{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495653378312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495653378312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 16:16:18 2017 " "Processing started: Wed May 24 16:16:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495653378312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495653378312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map microprocessador -c microprocessador --generate_functional_sim_netlist " "Command: quartus_map microprocessador -c microprocessador --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495653378312 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495653378539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/clk10hz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/clk10hz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk10Hz-Behavioral " "Found design unit 1: clk10Hz-Behavioral" {  } { { "../components/clk10Hz.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/clk10Hz.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378984 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk10Hz " "Found entity 1: clk10Hz" {  } { { "../components/clk10Hz.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/clk10Hz.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653378984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem-SYN " "Found design unit 1: progmem-SYN" {  } { { "progmem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378987 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "progmem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653378987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-SYN " "Found design unit 1: datamem-SYN" {  } { { "datamem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378990 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653378990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/programcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/programcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programcounter-Behavioral " "Found design unit 1: programcounter-Behavioral" {  } { { "../components/programcounter.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378992 ""} { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "../components/programcounter.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653378992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/microprocessador/microprocessador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/microprocessador/microprocessador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessador-Behavioral " "Found design unit 1: microprocessador-Behavioral" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378994 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessador " "Found entity 1: microprocessador" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653378994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/datapath/datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/datapath/datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Behavioral " "Found design unit 1: datapath-Behavioral" {  } { { "../datapath/datapath.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378997 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath/datapath.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653378997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653378997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/controlador/controlador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/controlador/controlador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-Behavioral " "Found design unit 1: controlador-Behavioral" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379000 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/register8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/register8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-description " "Found design unit 1: register8-description" {  } { { "../components/register8.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register8.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379002 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "../components/register8.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/register1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/register1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-description " "Found design unit 1: register1-description" {  } { { "../components/register1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379005 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "../components/register1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/mux5to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/mux5to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5to1-behavioral " "Found design unit 1: mux5to1-behavioral" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379007 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/mux4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/mux4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../components/mux4to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379009 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../components/mux4to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379011 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessador " "Elaborating entity \"microprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495653379038 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "externaldata_proc microprocessador.vhdl(26) " "VHDL Signal Declaration warning at microprocessador.vhdl(26): used implicit default value for signal \"externaldata_proc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1495653379040 "|microprocessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:controlador0 " "Elaborating entity \"controlador\" for hierarchy \"controlador:controlador0\"" {  } { { "../microprocessador/microprocessador.vhdl" "controlador0" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379048 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regload controlador.vhdl(105) " "VHDL Process Statement warning at controlador.vhdl(105): inferring latch(es) for signal or variable \"regload\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495653379056 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datamem_write_enable controlador.vhdl(105) " "VHDL Process Statement warning at controlador.vhdl(105): inferring latch(es) for signal or variable \"datamem_write_enable\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495653379056 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux0select controlador.vhdl(105) " "VHDL Process Statement warning at controlador.vhdl(105): inferring latch(es) for signal or variable \"mux0select\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495653379056 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2select controlador.vhdl(105) " "VHDL Process Statement warning at controlador.vhdl(105): inferring latch(es) for signal or variable \"mux2select\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495653379056 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux1select controlador.vhdl(105) " "VHDL Process Statement warning at controlador.vhdl(105): inferring latch(es) for signal or variable \"mux1select\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495653379057 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alucontrol controlador.vhdl(105) " "VHDL Process Statement warning at controlador.vhdl(105): inferring latch(es) for signal or variable \"alucontrol\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495653379057 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[0\] controlador.vhdl(105) " "Inferred latch for \"alucontrol\[0\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379058 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[1\] controlador.vhdl(105) " "Inferred latch for \"alucontrol\[1\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379058 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[2\] controlador.vhdl(105) " "Inferred latch for \"alucontrol\[2\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379058 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[3\] controlador.vhdl(105) " "Inferred latch for \"alucontrol\[3\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379058 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1select\[0\] controlador.vhdl(105) " "Inferred latch for \"mux1select\[0\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379058 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1select\[1\] controlador.vhdl(105) " "Inferred latch for \"mux1select\[1\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379058 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2select\[0\] controlador.vhdl(105) " "Inferred latch for \"mux2select\[0\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379058 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2select\[1\] controlador.vhdl(105) " "Inferred latch for \"mux2select\[1\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379058 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0select\[0\] controlador.vhdl(105) " "Inferred latch for \"mux0select\[0\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379058 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0select\[1\] controlador.vhdl(105) " "Inferred latch for \"mux0select\[1\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379059 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0select\[2\] controlador.vhdl(105) " "Inferred latch for \"mux0select\[2\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379060 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_write_enable controlador.vhdl(105) " "Inferred latch for \"datamem_write_enable\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379060 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regload\[4\] controlador.vhdl(105) " "Inferred latch for \"regload\[4\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379060 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regload\[5\] controlador.vhdl(105) " "Inferred latch for \"regload\[5\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379060 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regload\[6\] controlador.vhdl(105) " "Inferred latch for \"regload\[6\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379060 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regload\[7\] controlador.vhdl(105) " "Inferred latch for \"regload\[7\]\" at controlador.vhdl(105)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379061 "|microprocessador|controlador:controlador0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath0\"" {  } { { "../microprocessador/microprocessador.vhdl" "datapath0" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk10Hz datapath:datapath0\|clk10Hz:clk0 " "Elaborating entity \"clk10Hz\" for hierarchy \"datapath:datapath0\|clk10Hz:clk0\"" {  } { { "../datapath/datapath.vhdl" "clk0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter datapath:datapath0\|programcounter:programcounter0 " "Elaborating entity \"programcounter\" for hierarchy \"datapath:datapath0\|programcounter:programcounter0\"" {  } { { "../datapath/datapath.vhdl" "programcounter0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmem datapath:datapath0\|progmem:progmem0 " "Elaborating entity \"progmem\" for hierarchy \"datapath:datapath0\|progmem:progmem0\"" {  } { { "../datapath/datapath.vhdl" "progmem0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\"" {  } { { "progmem.vhd" "altsyncram_component" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\"" {  } { { "progmem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file progmem.mif " "Parameter \"init_file\" = \"progmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379129 ""}  } { { "progmem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_51d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_51d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_51d1 " "Found entity 1: altsyncram_51d1" {  } { { "db/altsyncram_51d1.tdf" "" { Text "E:/GitHub Repos/RISC-Project/quartus/db/altsyncram_51d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_51d1 datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated " "Elaborating entity \"altsyncram_51d1\" for hierarchy \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datapath:datapath0\|datamem:datamem0 " "Elaborating entity \"datamem\" for hierarchy \"datapath:datapath0\|datamem:datamem0\"" {  } { { "../datapath/datapath.vhdl" "datamem0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component\"" {  } { { "datamem.vhd" "altsyncram_component" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component\"" {  } { { "datamem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file datamem.mif " "Parameter \"init_file\" = \"datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379223 ""}  } { { "datamem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cuc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cuc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cuc1 " "Found entity 1: altsyncram_cuc1" {  } { { "db/altsyncram_cuc1.tdf" "" { Text "E:/GitHub Repos/RISC-Project/quartus/db/altsyncram_cuc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cuc1 datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component\|altsyncram_cuc1:auto_generated " "Elaborating entity \"altsyncram_cuc1\" for hierarchy \"datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component\|altsyncram_cuc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 datapath:datapath0\|register8:reg00 " "Elaborating entity \"register8\" for hierarchy \"datapath:datapath0\|register8:reg00\"" {  } { { "../datapath/datapath.vhdl" "reg00" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 datapath:datapath0\|register1:regcarryflag " "Elaborating entity \"register1\" for hierarchy \"datapath:datapath0\|register1:regcarryflag\"" {  } { { "../datapath/datapath.vhdl" "regcarryflag" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 datapath:datapath0\|mux5to1:mux0 " "Elaborating entity \"mux5to1\" for hierarchy \"datapath:datapath0\|mux5to1:mux0\"" {  } { { "../datapath/datapath.vhdl" "mux0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:datapath0\|mux4to1:mux1 " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:datapath0\|mux4to1:mux1\"" {  } { { "../datapath/datapath.vhdl" "mux1" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath0\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath0\|ALU:ALU0\"" {  } { { "../datapath/datapath.vhdl" "ALU0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379318 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_sign ALU.vhdl(21) " "VHDL Process Statement warning at ALU.vhdl(21): inferring latch(es) for signal or variable \"zero_sign\", which holds its previous value in one or more paths through the process" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495653379318 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_sign ALU.vhdl(21) " "Inferred latch for \"zero_sign\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495653379318 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "72 " "Inferred 72 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux0\"" {  } { { "../components/ALU.vhdl" "Mux0" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux1\"" {  } { { "../components/ALU.vhdl" "Mux1" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux2\"" {  } { { "../components/ALU.vhdl" "Mux2" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux3\"" {  } { { "../components/ALU.vhdl" "Mux3" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux4\"" {  } { { "../components/ALU.vhdl" "Mux4" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux5\"" {  } { { "../components/ALU.vhdl" "Mux5" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux6\"" {  } { { "../components/ALU.vhdl" "Mux6" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux7\"" {  } { { "../components/ALU.vhdl" "Mux7" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux8\"" {  } { { "../components/ALU.vhdl" "Mux8" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux9\"" {  } { { "../components/ALU.vhdl" "Mux9" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux10\"" {  } { { "../components/ALU.vhdl" "Mux10" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux11\"" {  } { { "../components/ALU.vhdl" "Mux11" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux12\"" {  } { { "../components/ALU.vhdl" "Mux12" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux13\"" {  } { { "../components/ALU.vhdl" "Mux13" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux14\"" {  } { { "../components/ALU.vhdl" "Mux14" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux15\"" {  } { { "../components/ALU.vhdl" "Mux15" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux16\"" {  } { { "../components/ALU.vhdl" "Mux16" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux17\"" {  } { { "../components/ALU.vhdl" "Mux17" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux18\"" {  } { { "../components/ALU.vhdl" "Mux18" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|ALU:ALU0\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|ALU:ALU0\|Mux19\"" {  } { { "../components/ALU.vhdl" "Mux19" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux2\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux2\|Mux0\"" {  } { { "../components/mux4to1.vhdl" "Mux0" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux2\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux2\|Mux1\"" {  } { { "../components/mux4to1.vhdl" "Mux1" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux2\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux2\|Mux2\"" {  } { { "../components/mux4to1.vhdl" "Mux2" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux2\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux2\|Mux3\"" {  } { { "../components/mux4to1.vhdl" "Mux3" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux2\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux2\|Mux4\"" {  } { { "../components/mux4to1.vhdl" "Mux4" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux2\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux2\|Mux5\"" {  } { { "../components/mux4to1.vhdl" "Mux5" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux2\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux2\|Mux6\"" {  } { { "../components/mux4to1.vhdl" "Mux6" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux2\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux2\|Mux7\"" {  } { { "../components/mux4to1.vhdl" "Mux7" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux1\|Mux0\"" {  } { { "../components/mux4to1.vhdl" "Mux0" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux1\|Mux1\"" {  } { { "../components/mux4to1.vhdl" "Mux1" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux1\|Mux2\"" {  } { { "../components/mux4to1.vhdl" "Mux2" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux1\|Mux3\"" {  } { { "../components/mux4to1.vhdl" "Mux3" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux1\|Mux4\"" {  } { { "../components/mux4to1.vhdl" "Mux4" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux1\|Mux5\"" {  } { { "../components/mux4to1.vhdl" "Mux5" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux1\|Mux6\"" {  } { { "../components/mux4to1.vhdl" "Mux6" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux4to1:mux1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux4to1:mux1\|Mux7\"" {  } { { "../components/mux4to1.vhdl" "Mux7" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux5to1:mux0\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux5to1:mux0\|Mux0\"" {  } { { "../components/mux5to1.vhdl" "Mux0" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux5to1:mux0\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux5to1:mux0\|Mux1\"" {  } { { "../components/mux5to1.vhdl" "Mux1" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux5to1:mux0\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux5to1:mux0\|Mux2\"" {  } { { "../components/mux5to1.vhdl" "Mux2" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux5to1:mux0\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux5to1:mux0\|Mux3\"" {  } { { "../components/mux5to1.vhdl" "Mux3" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux5to1:mux0\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux5to1:mux0\|Mux4\"" {  } { { "../components/mux5to1.vhdl" "Mux4" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux5to1:mux0\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux5to1:mux0\|Mux5\"" {  } { { "../components/mux5to1.vhdl" "Mux5" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux5to1:mux0\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux5to1:mux0\|Mux6\"" {  } { { "../components/mux5to1.vhdl" "Mux6" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|mux5to1:mux0\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|mux5to1:mux0\|Mux7\"" {  } { { "../components/mux5to1.vhdl" "Mux7" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|programcounter:programcounter0\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|programcounter:programcounter0\|Mux0\"" {  } { { "../components/programcounter.vhdl" "Mux0" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|programcounter:programcounter0\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|programcounter:programcounter0\|Mux1\"" {  } { { "../components/programcounter.vhdl" "Mux1" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|programcounter:programcounter0\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|programcounter:programcounter0\|Mux2\"" {  } { { "../components/programcounter.vhdl" "Mux2" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|programcounter:programcounter0\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|programcounter:programcounter0\|Mux3\"" {  } { { "../components/programcounter.vhdl" "Mux3" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|programcounter:programcounter0\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|programcounter:programcounter0\|Mux4\"" {  } { { "../components/programcounter.vhdl" "Mux4" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|programcounter:programcounter0\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|programcounter:programcounter0\|Mux5\"" {  } { { "../components/programcounter.vhdl" "Mux5" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|programcounter:programcounter0\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|programcounter:programcounter0\|Mux6\"" {  } { { "../components/programcounter.vhdl" "Mux6" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:datapath0\|programcounter:programcounter0\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:datapath0\|programcounter:programcounter0\|Mux7\"" {  } { { "../components/programcounter.vhdl" "Mux7" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux0\"" {  } { { "../controlador/controlador.vhdl" "Mux0" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux1\"" {  } { { "../controlador/controlador.vhdl" "Mux1" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux2\"" {  } { { "../controlador/controlador.vhdl" "Mux2" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux3\"" {  } { { "../controlador/controlador.vhdl" "Mux3" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux4\"" {  } { { "../controlador/controlador.vhdl" "Mux4" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux5\"" {  } { { "../controlador/controlador.vhdl" "Mux5" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux6\"" {  } { { "../controlador/controlador.vhdl" "Mux6" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux7\"" {  } { { "../controlador/controlador.vhdl" "Mux7" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux8\"" {  } { { "../controlador/controlador.vhdl" "Mux8" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux9\"" {  } { { "../controlador/controlador.vhdl" "Mux9" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux10\"" {  } { { "../controlador/controlador.vhdl" "Mux10" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux11\"" {  } { { "../controlador/controlador.vhdl" "Mux11" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux12\"" {  } { { "../controlador/controlador.vhdl" "Mux12" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux13\"" {  } { { "../controlador/controlador.vhdl" "Mux13" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux14\"" {  } { { "../controlador/controlador.vhdl" "Mux14" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux15\"" {  } { { "../controlador/controlador.vhdl" "Mux15" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux16\"" {  } { { "../controlador/controlador.vhdl" "Mux16" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux17\"" {  } { { "../controlador/controlador.vhdl" "Mux17" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux18\"" {  } { { "../controlador/controlador.vhdl" "Mux18" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlador:controlador0\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlador:controlador0\|Mux19\"" {  } { { "../controlador/controlador.vhdl" "Mux19" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379373 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1495653379373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux0\"" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux0 " "Instantiated megafunction \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379408 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "E:/GitHub Repos/RISC-Project/quartus/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux1\"" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux1 " "Instantiated megafunction \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379478 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux2\"" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux2 " "Instantiated megafunction \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379483 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux9\"" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux9 " "Instantiated megafunction \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379513 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux18 " "Elaborated megafunction instantiation \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux18\"" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux18 " "Instantiated megafunction \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379545 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux19 " "Elaborated megafunction instantiation \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux19\"" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux19 " "Instantiated megafunction \"datapath:datapath0\|ALU:ALU0\|lpm_mux:Mux19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379553 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|mux4to1:mux2\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"datapath:datapath0\|mux4to1:mux2\|lpm_mux:Mux0\"" {  } { { "../components/mux4to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|mux4to1:mux2\|lpm_mux:Mux0 " "Instantiated megafunction \"datapath:datapath0\|mux4to1:mux2\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379558 ""}  } { { "../components/mux4to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "E:/GitHub Repos/RISC-Project/quartus/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|mux5to1:mux0\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"datapath:datapath0\|mux5to1:mux0\|lpm_mux:Mux0\"" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|mux5to1:mux0\|lpm_mux:Mux0 " "Instantiated megafunction \"datapath:datapath0\|mux5to1:mux0\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379668 ""}  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "E:/GitHub Repos/RISC-Project/quartus/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495653379723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495653379723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux0\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux0 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379783 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux1\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux1 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379788 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux2\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux2 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379798 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux3\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux3 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379803 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux4\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux4 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379813 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux5\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux5 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379823 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux6\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux6 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379828 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux7\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux7 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379841 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux8\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux8 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379848 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux9\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux9 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379858 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux10 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux10\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux10 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379863 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux11 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux11\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux11 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379873 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux12 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux12\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux12 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379883 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux13 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux13\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux13 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379893 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux14 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux14\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux14 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379898 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux15 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux15\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux15 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379908 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux16 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux16\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux16 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379918 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux17 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux17\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux17 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379923 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux18 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux18\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux18 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379936 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador:controlador0\|lpm_mux:Mux19 " "Elaborated megafunction instantiation \"controlador:controlador0\|lpm_mux:Mux19\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495653379944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador:controlador0\|lpm_mux:Mux19 " "Instantiated megafunction \"controlador:controlador0\|lpm_mux:Mux19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495653379945 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495653379945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495653380108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 16:16:20 2017 " "Processing ended: Wed May 24 16:16:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495653380108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495653380108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495653380108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495653380108 ""}
