This repository contains 1-D convolution filter with a max kernel size of 128 elements. Implemented in a zedboard fpga board. 
Vivado IP contains the convolution filter that communicates with the Zynq processor using AXI interface.
The project folder contains the complete project in vivado. 
All codes written in vhdl.
