
---------- Begin Simulation Statistics ----------
final_tick                               2542153269500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228487                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   228485                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.38                       # Real time elapsed on the host
host_tick_rate                              660664031                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4199694                       # Number of instructions simulated
sim_ops                                       4199694                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012143                       # Number of seconds simulated
sim_ticks                                 12143424500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             53.995516                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  359561                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               665909                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2662                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114580                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            985136                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26085                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          159075                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           132990                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1193611                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72401                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28042                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4199694                       # Number of instructions committed
system.cpu.committedOps                       4199694                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.779739                       # CPI: cycles per instruction
system.cpu.discardedOps                        330425                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621487                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1482282                       # DTB hits
system.cpu.dtb.data_misses                       8573                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418856                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       877334                       # DTB read hits
system.cpu.dtb.read_misses                       7669                       # DTB read misses
system.cpu.dtb.write_accesses                  202631                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604948                       # DTB write hits
system.cpu.dtb.write_misses                       904                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18280                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3723188                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1168659                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           691492                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17059475                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173018                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  980935                       # ITB accesses
system.cpu.itb.fetch_acv                          386                       # ITB acv
system.cpu.itb.fetch_hits                      976288                       # ITB hits
system.cpu.itb.fetch_misses                      4647                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.33%     79.18% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.74%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6085                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14429                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2430     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2686     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5134                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2417     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2417     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4852                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11192520000     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8902500      0.07%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19503500      0.16%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               926931000      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12147857000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899851                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945072                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590755                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742735                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8188551500     67.41%     67.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3959305500     32.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24273134                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85460      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543591     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840261     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593179     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104864      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4199694                       # Class of committed instruction
system.cpu.quiesceCycles                        13715                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7213659                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22743455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22743455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22743455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22743455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116633.102564                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116633.102564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116633.102564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116633.102564                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12980489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12980489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12980489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12980489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66566.610256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66566.610256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66566.610256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66566.610256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22393958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22393958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116635.197917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116635.197917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12780992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12780992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66567.666667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66567.666667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.299370                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539648089000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.299370                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206211                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206211                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130662                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34916                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88622                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34557                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28979                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28979                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41344                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11377280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11377280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18112697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159951                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002695                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051839                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159520     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     431      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159951                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835285037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378367000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473018000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5705472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10205824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5705472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5705472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34916                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34916                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469840447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370599908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840440355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469840447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469840447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184019261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184019261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184019261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469840447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370599908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024459616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216931250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413583                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114009                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159466                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123322                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123322                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10492                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1943                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5741                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2037165250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4830427750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13674.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32424.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105430                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82024                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123322                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.757473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.387691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.577630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35163     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24479     29.54%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10073     12.16%     84.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4854      5.86%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2445      2.95%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1530      1.85%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          933      1.13%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          600      0.72%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2788      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82865                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.948045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.353103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.830966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1356     18.16%     18.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5626     75.33%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           299      4.00%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.23%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            31      0.42%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6640     88.91%     88.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.30%     90.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              490      6.56%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.38%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.74%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9534336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  671488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7766976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10205824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7892608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12143419500                       # Total gap between requests
system.mem_ctrls.avgGap                      42941.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5067072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7766976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417268786.082542061806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367875140.986794948578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639603433.117239713669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123322                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2574773000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2255654750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298357519500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28882.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32077.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419337.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            317408700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168676365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567265860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314473680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958223760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5309457090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191953440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7827458895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.584145                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    446093500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11291991000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274347360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145796310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496408500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319020300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958223760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5252868630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239606880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7686271740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.957510                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    570041250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11168043250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12136224500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1696032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1696032                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1696032                       # number of overall hits
system.cpu.icache.overall_hits::total         1696032                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89213                       # number of overall misses
system.cpu.icache.overall_misses::total         89213                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5493030000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5493030000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5493030000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5493030000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1785245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1785245                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1785245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1785245                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049972                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049972                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049972                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049972                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61572.080302                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61572.080302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61572.080302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61572.080302                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88622                       # number of writebacks
system.cpu.icache.writebacks::total             88622                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89213                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89213                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89213                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5403818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5403818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5403818000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5403818000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049972                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049972                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049972                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049972                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60572.091511                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60572.091511                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60572.091511                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60572.091511                       # average overall mshr miss latency
system.cpu.icache.replacements                  88622                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1696032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1696032                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89213                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5493030000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5493030000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1785245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1785245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049972                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049972                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61572.080302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61572.080302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5403818000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5403818000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049972                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049972                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60572.091511                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60572.091511                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.847728                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1751144                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.742322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.847728                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3659702                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3659702                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338344                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338344                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338344                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338344                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106015                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106015                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106015                       # number of overall misses
system.cpu.dcache.overall_misses::total        106015                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6789967000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6789967000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6789967000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6789967000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444359                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444359                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444359                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444359                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073399                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073399                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073399                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073399                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64047.229166                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64047.229166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64047.229166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64047.229166                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34740                       # number of writebacks
system.cpu.dcache.writebacks::total             34740                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418831500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418831500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418831500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418831500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048080                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048080                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048080                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048080                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63630.664555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63630.664555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63630.664555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63630.664555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69294                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3323022500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3323022500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67026.150712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67026.150712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702943500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702943500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66818.538020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66818.538020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3466944500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3466944500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61430.347113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61430.347113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715888000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715888000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59182.837237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59182.837237                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62659000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62659000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079675                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079675                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70324.354658                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70324.354658                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61768000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61768000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079675                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079675                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69324.354658                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69324.354658                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542153269500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.317912                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1405638                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69294                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.285133                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.317912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978826                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978826                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3003636                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3003636                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552924621500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 657720                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   657713                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.26                       # Real time elapsed on the host
host_tick_rate                              752924203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7403404                       # Number of instructions simulated
sim_ops                                       7403404                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008475                       # Number of seconds simulated
sim_ticks                                  8475153000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.469042                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  192635                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               433189                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1710                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             65538                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            584386                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20907                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          144860                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           123953                       # Number of indirect misses.
system.cpu.branchPred.lookups                  729632                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   56501                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        22478                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2464369                       # Number of instructions committed
system.cpu.committedOps                       2464369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.832161                       # CPI: cycles per instruction
system.cpu.discardedOps                        199646                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168060                       # DTB accesses
system.cpu.dtb.data_acv                            71                       # DTB access violations
system.cpu.dtb.data_hits                       841434                       # DTB hits
system.cpu.dtb.data_misses                       3404                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110587                       # DTB read accesses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_hits                       498407                       # DTB read hits
system.cpu.dtb.read_misses                       2913                       # DTB read misses
system.cpu.dtb.write_accesses                   57473                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      343027                       # DTB write hits
system.cpu.dtb.write_misses                       491                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4897                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2117139                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            637869                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           386736                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12599321                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146367                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  355517                       # ITB accesses
system.cpu.itb.fetch_acv                          193                       # ITB acv
system.cpu.itb.fetch_hits                      352896                       # ITB hits
system.cpu.itb.fetch_misses                      2621                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.79%      4.79% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5104     80.08%     85.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     157      2.46%     87.56% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.62% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.25%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6374                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9955                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2316     41.25%     41.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.69%     41.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3250     57.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5614                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2313     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.83%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2313     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4674                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6044919000     71.33%     71.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67469000      0.80%     72.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10711500      0.13%     72.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2351944500     27.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8475044000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998705                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832561                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543677                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704392                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7101503000     83.79%     83.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1373541000     16.21%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16836966                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43230      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1524613     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3582      0.15%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 486287     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339599     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58892      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2464369                       # Class of committed instruction
system.cpu.quiesceCycles                       113340                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4237645                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        261336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2663528502                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2663528502                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2663528502                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2663528502                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118284.417000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118284.417000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118284.417000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118284.417000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            69                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1536348571                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1536348571                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1536348571                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1536348571                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68227.576650                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68227.576650                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68227.576650                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68227.576650                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6276475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6276475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116231.018519                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116231.018519                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3576475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3576475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66231.018519                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66231.018519                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2657252027                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2657252027                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118289.353054                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118289.353054                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1532772096                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1532772096                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68232.376068                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68232.376068                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93836                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41972                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73942                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14689                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15460                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15460                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73953                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18738                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 373204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9464832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9464832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3433664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3436591                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14339183                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               59                       # Total snoops (count)
system.membus.snoopTraffic                       3776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132568                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001644                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040518                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132350     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                     218      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132568                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3124500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           738563842                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294476                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          187261000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          392943000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4732544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2185152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6917760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4732544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4732544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2686208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2686208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              108090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558402190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         257830390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             816240132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558402190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558402190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316950974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316950974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316950974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558402190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        257830390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1133191106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000243728500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7051                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7051                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              293026                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108317                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108091                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115824                       # Number of write requests accepted
system.mem_ctrls.readBursts                    108091                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1050                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5605                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1552965250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  514490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3482302750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15092.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33842.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       107                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73178                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80199                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                108091                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115824                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    369                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.679088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.937306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.255848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26551     41.29%     41.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19226     29.90%     71.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8048     12.52%     83.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3574      5.56%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1927      3.00%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1043      1.62%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          676      1.05%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          461      0.72%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2792      4.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64298                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.593533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.880582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.316569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1449     20.55%     20.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            914     12.96%     33.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4301     61.00%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           212      3.01%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            84      1.19%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            40      0.57%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            22      0.31%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.03%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7051                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.277975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.259070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.835317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6096     86.46%     86.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              340      4.82%     91.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              386      5.47%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              147      2.08%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.72%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.14%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.14%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7051                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6585472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  332352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7345664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6917824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7412736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       777.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       866.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    816.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    874.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8475156000                       # Total gap between requests
system.mem_ctrls.avgGap                      37849.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4409600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2175808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide           64                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7345664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 520297391.681306600571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256727872.641355276108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7551.486091165552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 866729367.599617481232                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2317440750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1164829500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 213134583250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31339.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34116.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1840159.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            265158180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            140912145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           410899860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          318138120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     668728320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3607697010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        217797120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5629330755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.215827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    531880250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7664035000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            194143740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            103170870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           324163140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          281258820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     668728320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3565351710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        253456320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5390272920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.008922                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    624814250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7571101000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               178000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117354502                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1161000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1649000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              105000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10711352000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       939725                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           939725                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       939725                       # number of overall hits
system.cpu.icache.overall_hits::total          939725                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73952                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73952                       # number of overall misses
system.cpu.icache.overall_misses::total         73952                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4785862500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4785862500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4785862500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4785862500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1013677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1013677                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1013677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1013677                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072954                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072954                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072954                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072954                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64715.795381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64715.795381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64715.795381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64715.795381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73942                       # number of writebacks
system.cpu.icache.writebacks::total             73942                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73952                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73952                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73952                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73952                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4711910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4711910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4711910500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4711910500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072954                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072954                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072954                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072954                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63715.795381                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63715.795381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63715.795381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63715.795381                       # average overall mshr miss latency
system.cpu.icache.replacements                  73942                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       939725                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          939725                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73952                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4785862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4785862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1013677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1013677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072954                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072954                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64715.795381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64715.795381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4711910500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4711910500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63715.795381                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63715.795381                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985543                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1067020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74463                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.329533                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985543                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2101306                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2101306                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       762044                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           762044                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       762044                       # number of overall hits
system.cpu.dcache.overall_hits::total          762044                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51816                       # number of overall misses
system.cpu.dcache.overall_misses::total         51816                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3397373500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3397373500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3397373500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3397373500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       813860                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       813860                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       813860                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       813860                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65566.108924                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65566.108924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65566.108924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65566.108924                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19508                       # number of writebacks
system.cpu.dcache.writebacks::total             19508                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33578                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33578                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2206595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2206595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2206595000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2206595000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233824000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233824000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041258                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041258                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041258                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041258                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65715.498243                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65715.498243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65715.498243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65715.498243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120403.707518                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120403.707518                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34143                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       461431                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          461431                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21867                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21867                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1543181500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1543181500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       483298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       483298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70571.248914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70571.248914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1280213500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1280213500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233824000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233824000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70690.971839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70690.971839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203857.018309                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203857.018309                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29949                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29949                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1854192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1854192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61911.649805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61911.649805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    926381500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    926381500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59890.192656                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59890.192656                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          577                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          577                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43379500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43379500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063240                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063240                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75181.109185                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75181.109185                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          577                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          577                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42802500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42802500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063240                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063240                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74181.109185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74181.109185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10771352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              837669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35167                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.819746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1697729                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1697729                       # Number of data accesses

---------- End Simulation Statistics   ----------
