digraph "CFG for '_Z7reduce4PiS_i' function" {
	label="CFG for '_Z7reduce4PiS_i' function";

	Node0x4d6b260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 1\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %4\l  %14 = zext i32 %13 to i64\l  %15 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %14\l  %16 = load i32, i32 addrspace(1)* %15, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %17 = add i32 %13, %10\l  %18 = zext i32 %17 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %21 = add nsw i32 %20, %16\l  %22 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ7reduce4PiS_iE5sdata, i32 0, i32 %4\l  store i32 %21, i32 addrspace(3)* %22, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %23 = icmp ult i16 %9, 2\l  br i1 %23, label %24, label %26\l|{<s0>T|<s1>F}}"];
	Node0x4d6b260:s0 -> Node0x4d6e950;
	Node0x4d6b260:s1 -> Node0x4d6e9e0;
	Node0x4d6e950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%24:\l24:                                               \l  %25 = icmp eq i32 %4, 0\l  br i1 %25, label %38, label %42\l|{<s0>T|<s1>F}}"];
	Node0x4d6e950:s0 -> Node0x4d6ebb0;
	Node0x4d6e950:s1 -> Node0x4d6ec00;
	Node0x4d6e9e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  %27 = phi i32 [ %28, %36 ], [ %10, %3 ]\l  %28 = lshr i32 %27, 1\l  %29 = icmp ult i32 %4, %28\l  br i1 %29, label %30, label %36\l|{<s0>T|<s1>F}}"];
	Node0x4d6e9e0:s0 -> Node0x4d6efd0;
	Node0x4d6e9e0:s1 -> Node0x4d6ed70;
	Node0x4d6efd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%30:\l30:                                               \l  %31 = add nuw nsw i32 %28, %4\l  %32 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ7reduce4PiS_iE5sdata, i32 0, i32 %31\l  %33 = load i32, i32 addrspace(3)* %32, align 4, !tbaa !7\l  %34 = load i32, i32 addrspace(3)* %22, align 4, !tbaa !7\l  %35 = add nsw i32 %34, %33\l  store i32 %35, i32 addrspace(3)* %22, align 4, !tbaa !7\l  br label %36\l}"];
	Node0x4d6efd0 -> Node0x4d6ed70;
	Node0x4d6ed70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %37 = icmp ult i32 %27, 4\l  br i1 %37, label %24, label %26, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4d6ed70:s0 -> Node0x4d6e950;
	Node0x4d6ed70:s1 -> Node0x4d6e9e0;
	Node0x4d6ebb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%38:\l38:                                               \l  %39 = load i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256\l... x i32] addrspace(3)* @_ZZ7reduce4PiS_iE5sdata, i32 0, i32 0), align 16, !tbaa\l... !7\l  %40 = zext i32 %5 to i64\l  %41 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %40\l  store i32 %39, i32 addrspace(1)* %41, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x4d6ebb0 -> Node0x4d6ec00;
	Node0x4d6ec00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%42:\l42:                                               \l  ret void\l}"];
}
