// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_13s_12s_22_1_1.h"
#include "myproject_mul_mul_12s_12s_22_1_1.h"
#include "myproject_mul_mul_13s_12s_25_1_1.h"
#include "myproject_mul_mul_12s_12s_24_1_1.h"
#include "myproject_mac_muladd_25s_12s_27ns_27_1_1.h"
#include "myproject_mul_mul_14s_12s_26_1_1.h"
#include "myproject_mul_mul_24s_12s_27_1_1.h"
#include "myproject_mac_mulsub_24s_12s_27ns_27_1_1.h"
#include "myproject_am_addmul_13s_15s_12s_22_1_1.h"
#include "myproject_mul_mul_14s_12s_22_1_1.h"
#include "myproject_mul_mul_26s_12s_27_1_1.h"
#include "myproject_mul_mul_25s_12s_27_1_1.h"
#include "myproject_mul_mul_15s_12s_22_1_1.h"
#include "myproject_am_addmul_15s_12s_12s_22_1_1.h"
#include "myproject_am_submul_15s_13s_12s_22_1_1.h"
#include "myproject_mac_mul_sub_25s_12s_27ns_27_1_1.h"
#include "myproject_am_submul_14s_12s_12s_22_1_1.h"
#include "myproject_mul_mul_17s_12s_22_1_1.h"
#include "myproject_mac_mulsub_24s_12s_27s_27_1_1.h"
#include "myproject_am_submul_15s_12s_12s_22_1_1.h"
#include "myproject_mul_mul_7ns_12s_17_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<192> > x_V;
    sc_out< sc_lv<12> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<12> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<12> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<12> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<12> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_mul_mul_13s_12s_22_1_1<1,1,13,12,22>* myproject_mul_mul_13s_12s_22_1_1_U1;
    myproject_mul_mul_12s_12s_22_1_1<1,1,12,12,22>* myproject_mul_mul_12s_12s_22_1_1_U2;
    myproject_mul_mul_13s_12s_25_1_1<1,1,13,12,25>* myproject_mul_mul_13s_12s_25_1_1_U3;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U4;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U5;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U6;
    myproject_mac_muladd_25s_12s_27ns_27_1_1<1,1,25,12,27,27>* myproject_mac_muladd_25s_12s_27ns_27_1_1_U7;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U8;
    myproject_mul_mul_14s_12s_26_1_1<1,1,14,12,26>* myproject_mul_mul_14s_12s_26_1_1_U9;
    myproject_mul_mul_13s_12s_25_1_1<1,1,13,12,25>* myproject_mul_mul_13s_12s_25_1_1_U10;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U11;
    myproject_mul_mul_13s_12s_25_1_1<1,1,13,12,25>* myproject_mul_mul_13s_12s_25_1_1_U12;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U13;
    myproject_mul_mul_24s_12s_27_1_1<1,1,24,12,27>* myproject_mul_mul_24s_12s_27_1_1_U14;
    myproject_mul_mul_12s_12s_22_1_1<1,1,12,12,22>* myproject_mul_mul_12s_12s_22_1_1_U15;
    myproject_mul_mul_24s_12s_27_1_1<1,1,24,12,27>* myproject_mul_mul_24s_12s_27_1_1_U16;
    myproject_mul_mul_24s_12s_27_1_1<1,1,24,12,27>* myproject_mul_mul_24s_12s_27_1_1_U17;
    myproject_mac_mulsub_24s_12s_27ns_27_1_1<1,1,24,12,27,27>* myproject_mac_mulsub_24s_12s_27ns_27_1_1_U18;
    myproject_am_addmul_13s_15s_12s_22_1_1<1,1,13,15,12,22>* myproject_am_addmul_13s_15s_12s_22_1_1_U19;
    myproject_mul_mul_14s_12s_22_1_1<1,1,14,12,22>* myproject_mul_mul_14s_12s_22_1_1_U20;
    myproject_mul_mul_26s_12s_27_1_1<1,1,26,12,27>* myproject_mul_mul_26s_12s_27_1_1_U21;
    myproject_mul_mul_25s_12s_27_1_1<1,1,25,12,27>* myproject_mul_mul_25s_12s_27_1_1_U22;
    myproject_mul_mul_15s_12s_22_1_1<1,1,15,12,22>* myproject_mul_mul_15s_12s_22_1_1_U23;
    myproject_mul_mul_24s_12s_27_1_1<1,1,24,12,27>* myproject_mul_mul_24s_12s_27_1_1_U24;
    myproject_mul_mul_24s_12s_27_1_1<1,1,24,12,27>* myproject_mul_mul_24s_12s_27_1_1_U25;
    myproject_am_addmul_15s_12s_12s_22_1_1<1,1,15,12,12,22>* myproject_am_addmul_15s_12s_12s_22_1_1_U26;
    myproject_am_submul_15s_13s_12s_22_1_1<1,1,15,13,12,22>* myproject_am_submul_15s_13s_12s_22_1_1_U27;
    myproject_mac_mul_sub_25s_12s_27ns_27_1_1<1,1,25,12,27,27>* myproject_mac_mul_sub_25s_12s_27ns_27_1_1_U28;
    myproject_am_submul_14s_12s_12s_22_1_1<1,1,14,12,12,22>* myproject_am_submul_14s_12s_12s_22_1_1_U29;
    myproject_am_submul_14s_12s_12s_22_1_1<1,1,14,12,12,22>* myproject_am_submul_14s_12s_12s_22_1_1_U30;
    myproject_mul_mul_17s_12s_22_1_1<1,1,17,12,22>* myproject_mul_mul_17s_12s_22_1_1_U31;
    myproject_mul_mul_12s_12s_22_1_1<1,1,12,12,22>* myproject_mul_mul_12s_12s_22_1_1_U32;
    myproject_mac_mulsub_24s_12s_27s_27_1_1<1,1,24,12,27,27>* myproject_mac_mulsub_24s_12s_27s_27_1_1_U33;
    myproject_mul_mul_15s_12s_22_1_1<1,1,15,12,22>* myproject_mul_mul_15s_12s_22_1_1_U34;
    myproject_mul_mul_13s_12s_22_1_1<1,1,13,12,22>* myproject_mul_mul_13s_12s_22_1_1_U35;
    myproject_mul_mul_15s_12s_22_1_1<1,1,15,12,22>* myproject_mul_mul_15s_12s_22_1_1_U36;
    myproject_am_submul_15s_12s_12s_22_1_1<1,1,15,12,12,22>* myproject_am_submul_15s_12s_12s_22_1_1_U37;
    myproject_mul_mul_7ns_12s_17_1_1<1,1,7,12,17>* myproject_mul_mul_7ns_12s_17_1_1_U38;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<192> > x_V_preg;
    sc_signal< sc_lv<192> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<12> > trunc_ln1117_fu_177_p1;
    sc_signal< sc_lv<12> > trunc_ln1117_reg_1394;
    sc_signal< sc_lv<12> > tmp_1_fu_181_p4;
    sc_signal< sc_lv<12> > tmp_1_reg_1399;
    sc_signal< sc_lv<12> > tmp_1_reg_1399_pp0_iter1_reg;
    sc_signal< sc_lv<12> > tmp_1_reg_1399_pp0_iter2_reg;
    sc_signal< sc_lv<22> > sext_ln1192_fu_191_p1;
    sc_signal< sc_lv<22> > sext_ln1192_reg_1410;
    sc_signal< sc_lv<22> > sext_ln1192_reg_1410_pp0_iter1_reg;
    sc_signal< sc_lv<24> > sext_ln1117_fu_195_p1;
    sc_signal< sc_lv<24> > sext_ln1117_reg_1415;
    sc_signal< sc_lv<12> > tmp_2_fu_203_p4;
    sc_signal< sc_lv<12> > tmp_2_reg_1421;
    sc_signal< sc_lv<12> > tmp_2_reg_1421_pp0_iter1_reg;
    sc_signal< sc_lv<12> > tmp_2_reg_1421_pp0_iter2_reg;
    sc_signal< sc_lv<22> > mul_ln1192_fu_1143_p2;
    sc_signal< sc_lv<22> > mul_ln1192_reg_1431;
    sc_signal< sc_lv<22> > sext_ln1192_2_fu_225_p1;
    sc_signal< sc_lv<22> > sext_ln1192_2_reg_1436;
    sc_signal< sc_lv<22> > sext_ln1192_2_reg_1436_pp0_iter1_reg;
    sc_signal< sc_lv<22> > mul_ln1192_1_fu_1149_p2;
    sc_signal< sc_lv<22> > mul_ln1192_1_reg_1443;
    sc_signal< sc_lv<12> > p_Val2_6_fu_233_p4;
    sc_signal< sc_lv<12> > p_Val2_6_reg_1448;
    sc_signal< sc_lv<12> > p_Val2_6_reg_1448_pp0_iter1_reg;
    sc_signal< sc_lv<13> > r_V_2_fu_243_p3;
    sc_signal< sc_lv<13> > r_V_2_reg_1464;
    sc_signal< sc_lv<13> > r_V_2_reg_1464_pp0_iter1_reg;
    sc_signal< sc_lv<25> > r_V_48_fu_1155_p2;
    sc_signal< sc_lv<25> > r_V_48_reg_1469;
    sc_signal< sc_lv<22> > trunc_ln1192_fu_255_p1;
    sc_signal< sc_lv<22> > trunc_ln1192_reg_1474;
    sc_signal< sc_lv<24> > sext_ln1118_13_fu_258_p1;
    sc_signal< sc_lv<24> > sext_ln1118_13_reg_1479;
    sc_signal< sc_lv<12> > tmp_4_reg_1485;
    sc_signal< sc_lv<12> > tmp_4_reg_1485_pp0_iter1_reg;
    sc_signal< sc_lv<12> > tmp_4_reg_1485_pp0_iter2_reg;
    sc_signal< sc_lv<12> > tmp_5_fu_272_p4;
    sc_signal< sc_lv<12> > tmp_5_reg_1492;
    sc_signal< sc_lv<12> > tmp_5_reg_1492_pp0_iter1_reg;
    sc_signal< sc_lv<12> > tmp_5_reg_1492_pp0_iter2_reg;
    sc_signal< sc_lv<24> > r_V_36_fu_1162_p2;
    sc_signal< sc_lv<24> > r_V_36_reg_1504;
    sc_signal< sc_lv<24> > r_V_43_fu_1168_p2;
    sc_signal< sc_lv<24> > r_V_43_reg_1509;
    sc_signal< sc_lv<24> > r_V_45_fu_1174_p2;
    sc_signal< sc_lv<24> > r_V_45_reg_1514;
    sc_signal< sc_lv<27> > sext_ln1192_1_fu_286_p1;
    sc_signal< sc_lv<27> > sext_ln1192_1_reg_1519;
    sc_signal< sc_lv<14> > r_V_8_fu_318_p3;
    sc_signal< sc_lv<14> > r_V_8_reg_1524;
    sc_signal< sc_lv<15> > r_V_47_fu_329_p2;
    sc_signal< sc_lv<15> > r_V_47_reg_1529;
    sc_signal< sc_lv<27> > add_ln1192_2_fu_363_p2;
    sc_signal< sc_lv<27> > add_ln1192_2_reg_1534;
    sc_signal< sc_lv<24> > r_V_12_fu_1189_p2;
    sc_signal< sc_lv<24> > r_V_12_reg_1539;
    sc_signal< sc_lv<26> > r_V_22_fu_1194_p2;
    sc_signal< sc_lv<26> > r_V_22_reg_1544;
    sc_signal< sc_lv<13> > r_V_1_fu_378_p3;
    sc_signal< sc_lv<13> > r_V_1_reg_1549;
    sc_signal< sc_lv<25> > r_V_23_fu_1200_p2;
    sc_signal< sc_lv<25> > r_V_23_reg_1555;
    sc_signal< sc_lv<15> > r_V_50_fu_389_p2;
    sc_signal< sc_lv<15> > r_V_50_reg_1560;
    sc_signal< sc_lv<15> > r_V_50_reg_1560_pp0_iter2_reg;
    sc_signal< sc_lv<24> > r_V_51_fu_1206_p2;
    sc_signal< sc_lv<24> > r_V_51_reg_1566;
    sc_signal< sc_lv<25> > r_V_32_fu_1211_p2;
    sc_signal< sc_lv<25> > r_V_32_reg_1571;
    sc_signal< sc_lv<17> > sext_ln1192_19_fu_398_p1;
    sc_signal< sc_lv<17> > sext_ln1192_19_reg_1576;
    sc_signal< sc_lv<17> > sext_ln1192_19_reg_1576_pp0_iter2_reg;
    sc_signal< sc_lv<17> > r_V_35_fu_401_p2;
    sc_signal< sc_lv<17> > r_V_35_reg_1581;
    sc_signal< sc_lv<24> > mul_ln1118_fu_1217_p2;
    sc_signal< sc_lv<24> > mul_ln1118_reg_1586;
    sc_signal< sc_lv<27> > mul_ln1192_20_fu_1222_p2;
    sc_signal< sc_lv<27> > mul_ln1192_20_reg_1591;
    sc_signal< sc_lv<22> > trunc_ln1192_1_fu_410_p1;
    sc_signal< sc_lv<22> > trunc_ln1192_1_reg_1596;
    sc_signal< sc_lv<22> > mul_ln1192_27_fu_1228_p2;
    sc_signal< sc_lv<22> > mul_ln1192_27_reg_1601;
    sc_signal< sc_lv<27> > mul_ln1192_24_fu_1234_p2;
    sc_signal< sc_lv<27> > mul_ln1192_24_reg_1606;
    sc_signal< sc_lv<27> > mul_ln1192_25_fu_1240_p2;
    sc_signal< sc_lv<27> > mul_ln1192_25_reg_1611;
    sc_signal< sc_lv<27> > sub_ln1192_2_fu_464_p2;
    sc_signal< sc_lv<27> > sub_ln1192_2_reg_1616;
    sc_signal< sc_lv<22> > mul_ln1192_5_fu_1261_p2;
    sc_signal< sc_lv<22> > mul_ln1192_5_reg_1621;
    sc_signal< sc_lv<32> > add_ln1192_6_fu_535_p2;
    sc_signal< sc_lv<32> > add_ln1192_6_reg_1626;
    sc_signal< sc_lv<27> > mul_ln1192_9_fu_1287_p2;
    sc_signal< sc_lv<27> > mul_ln1192_9_reg_1631;
    sc_signal< sc_lv<27> > mul_ln1192_10_fu_1293_p2;
    sc_signal< sc_lv<27> > mul_ln1192_10_reg_1636;
    sc_signal< sc_lv<22> > grp_fu_1299_p3;
    sc_signal< sc_lv<22> > mul_ln1192_11_reg_1641;
    sc_signal< sc_lv<22> > grp_fu_1306_p3;
    sc_signal< sc_lv<22> > mul_ln1192_12_reg_1646;
    sc_signal< sc_lv<17> > r_V_52_fu_569_p2;
    sc_signal< sc_lv<17> > r_V_52_reg_1651;
    sc_signal< sc_lv<27> > add_ln1192_10_fu_618_p2;
    sc_signal< sc_lv<27> > add_ln1192_10_reg_1656;
    sc_signal< sc_lv<22> > mul_ln1192_16_fu_1341_p2;
    sc_signal< sc_lv<22> > mul_ln1192_16_reg_1661;
    sc_signal< sc_lv<22> > mul_ln1192_17_fu_1347_p2;
    sc_signal< sc_lv<22> > mul_ln1192_17_reg_1666;
    sc_signal< sc_lv<27> > add_ln1192_13_fu_659_p2;
    sc_signal< sc_lv<27> > add_ln1192_13_reg_1671;
    sc_signal< sc_lv<22> > mul_ln1192_22_fu_1368_p2;
    sc_signal< sc_lv<22> > mul_ln1192_22_reg_1676;
    sc_signal< sc_lv<27> > shl_ln1192_19_fu_668_p3;
    sc_signal< sc_lv<27> > shl_ln1192_19_reg_1681;
    sc_signal< sc_lv<22> > mul_ln1192_23_fu_1373_p2;
    sc_signal< sc_lv<22> > mul_ln1192_23_reg_1686;
    sc_signal< sc_lv<12> > trunc_ln708_4_reg_1691;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<13> > r_V_fu_213_p3;
    sc_signal< sc_lv<27> > shl_ln1192_1_fu_302_p3;
    sc_signal< sc_lv<27> > shl_ln_fu_289_p3;
    sc_signal< sc_lv<15> > sext_ln1118_6_fu_325_p1;
    sc_signal< sc_lv<15> > sext_ln1118_4_fu_315_p1;
    sc_signal< sc_lv<25> > rhs_V_fu_335_p3;
    sc_signal< sc_lv<27> > sext_ln1192_3_fu_343_p1;
    sc_signal< sc_lv<27> > sub_ln1192_fu_309_p2;
    sc_signal< sc_lv<27> > shl_ln1192_2_fu_356_p3;
    sc_signal< sc_lv<27> > grp_fu_1180_p3;
    sc_signal< sc_lv<12> > r_V_35_fu_401_p1;
    sc_signal< sc_lv<15> > r_V_53_fu_446_p3;
    sc_signal< sc_lv<22> > grp_fu_1253_p3;
    sc_signal< sc_lv<27> > grp_fu_1246_p3;
    sc_signal< sc_lv<27> > shl_ln1192_3_fu_457_p3;
    sc_signal< sc_lv<14> > r_V_6_fu_472_p3;
    sc_signal< sc_lv<27> > mul_ln1192_6_fu_1266_p2;
    sc_signal< sc_lv<27> > mul_ln1192_7_fu_1273_p2;
    sc_signal< sc_lv<32> > shl_ln1192_6_fu_509_p3;
    sc_signal< sc_lv<32> > shl_ln1192_5_fu_493_p3;
    sc_signal< sc_lv<22> > mul_ln1192_8_fu_1280_p2;
    sc_signal< sc_lv<32> > shl_ln1192_7_fu_528_p3;
    sc_signal< sc_lv<32> > sub_ln1192_4_fu_516_p2;
    sc_signal< sc_lv<15> > r_V_3_fu_544_p3;
    sc_signal< sc_lv<16> > shl_ln1118_6_fu_558_p3;
    sc_signal< sc_lv<17> > sext_ln1118_20_fu_565_p1;
    sc_signal< sc_lv<17> > sext_ln1118_5_fu_431_p1;
    sc_signal< sc_lv<14> > shl_ln1118_7_fu_588_p3;
    sc_signal< sc_lv<22> > grp_fu_1323_p3;
    sc_signal< sc_lv<27> > grp_fu_1314_p3;
    sc_signal< sc_lv<27> > shl_ln1192_11_fu_599_p3;
    sc_signal< sc_lv<22> > grp_fu_1332_p3;
    sc_signal< sc_lv<27> > shl_ln1192_12_fu_611_p3;
    sc_signal< sc_lv<27> > sub_ln1192_9_fu_606_p2;
    sc_signal< sc_lv<22> > mul_ln1192_21_fu_1361_p2;
    sc_signal< sc_lv<27> > grp_fu_1353_p3;
    sc_signal< sc_lv<27> > shl_ln1192_16_fu_640_p3;
    sc_signal< sc_lv<27> > shl_ln1192_17_fu_652_p3;
    sc_signal< sc_lv<27> > sub_ln1192_13_fu_647_p2;
    sc_signal< sc_lv<15> > r_V_54_fu_678_p3;
    sc_signal< sc_lv<27> > sub_ln1192_18_fu_689_p2;
    sc_signal< sc_lv<16> > sext_ln1118_19_fu_551_p1;
    sc_signal< sc_lv<16> > sext_ln1118_3_fu_428_p1;
    sc_signal< sc_lv<16> > r_V_55_fu_701_p2;
    sc_signal< sc_lv<26> > rhs_V_9_fu_707_p3;
    sc_signal< sc_lv<27> > sub_ln1192_19_fu_695_p2;
    sc_signal< sc_lv<27> > sext_ln1192_29_fu_715_p1;
    sc_signal< sc_lv<27> > add_ln1192_18_fu_719_p2;
    sc_signal< sc_lv<32> > shl_ln1192_22_fu_733_p3;
    sc_signal< sc_lv<32> > shl_ln1192_21_fu_725_p3;
    sc_signal< sc_lv<16> > sext_ln1118_8_fu_453_p1;
    sc_signal< sc_lv<16> > sext_ln700_fu_434_p1;
    sc_signal< sc_lv<16> > r_V_56_fu_746_p2;
    sc_signal< sc_lv<31> > rhs_V_10_fu_752_p3;
    sc_signal< sc_lv<32> > add_ln1192_19_fu_740_p2;
    sc_signal< sc_lv<32> > sext_ln1192_32_fu_760_p1;
    sc_signal< sc_lv<32> > shl_ln1192_23_fu_770_p3;
    sc_signal< sc_lv<32> > sub_ln1192_20_fu_764_p2;
    sc_signal< sc_lv<22> > grp_fu_1379_p3;
    sc_signal< sc_lv<32> > add_ln1192_20_fu_777_p2;
    sc_signal< sc_lv<32> > shl_ln1192_24_fu_783_p3;
    sc_signal< sc_lv<32> > sub_ln1192_21_fu_790_p2;
    sc_signal< sc_lv<32> > ret_V_4_fu_796_p2;
    sc_signal< sc_lv<26> > rhs_V_1_fu_812_p3;
    sc_signal< sc_lv<27> > sext_ln1192_7_fu_819_p1;
    sc_signal< sc_lv<16> > shl_ln1118_5_fu_838_p3;
    sc_signal< sc_lv<17> > sext_ln1118_12_fu_845_p1;
    sc_signal< sc_lv<17> > sext_ln1118_9_fu_828_p1;
    sc_signal< sc_lv<27> > shl_ln1192_4_fu_831_p3;
    sc_signal< sc_lv<27> > add_ln1192_3_fu_823_p2;
    sc_signal< sc_lv<17> > r_V_49_fu_849_p2;
    sc_signal< sc_lv<27> > add_ln1192_4_fu_855_p2;
    sc_signal< sc_lv<27> > rhs_V_2_fu_861_p3;
    sc_signal< sc_lv<27> > sub_ln1192_3_fu_869_p2;
    sc_signal< sc_lv<27> > ret_V_fu_875_p2;
    sc_signal< sc_lv<32> > shl_ln1192_8_fu_892_p3;
    sc_signal< sc_lv<32> > shl_ln1192_9_fu_904_p3;
    sc_signal< sc_lv<32> > sub_ln1192_5_fu_899_p2;
    sc_signal< sc_lv<32> > shl_ln1192_s_fu_917_p3;
    sc_signal< sc_lv<32> > add_ln1192_7_fu_911_p2;
    sc_signal< sc_lv<32> > add_ln1192_8_fu_924_p2;
    sc_signal< sc_lv<32> > shl_ln1192_10_fu_930_p3;
    sc_signal< sc_lv<32> > sub_ln1192_6_fu_937_p2;
    sc_signal< sc_lv<32> > rhs_V_3_fu_943_p3;
    sc_signal< sc_lv<32> > sub_ln1192_7_fu_950_p2;
    sc_signal< sc_lv<32> > ret_V_1_fu_956_p2;
    sc_signal< sc_lv<27> > shl_ln1192_13_fu_973_p3;
    sc_signal< sc_lv<27> > sub_ln1192_10_fu_980_p2;
    sc_signal< sc_lv<27> > shl_ln1192_14_fu_985_p3;
    sc_signal< sc_lv<17> > mul_ln1192_18_fu_1388_p2;
    sc_signal< sc_lv<27> > shl_ln1192_15_fu_998_p3;
    sc_signal< sc_lv<27> > sub_ln1192_11_fu_992_p2;
    sc_signal< sc_lv<27> > add_ln1192_11_fu_1005_p2;
    sc_signal< sc_lv<27> > ret_V_2_fu_1011_p2;
    sc_signal< sc_lv<27> > shl_ln1192_18_fu_1028_p3;
    sc_signal< sc_lv<27> > sub_ln1192_14_fu_1035_p2;
    sc_signal< sc_lv<27> > shl_ln1192_20_fu_1045_p3;
    sc_signal< sc_lv<27> > add_ln1192_14_fu_1040_p2;
    sc_signal< sc_lv<25> > rhs_V_5_fu_1058_p3;
    sc_signal< sc_lv<27> > sext_ln1192_25_fu_1065_p1;
    sc_signal< sc_lv<27> > add_ln1192_15_fu_1052_p2;
    sc_signal< sc_lv<25> > rhs_V_6_fu_1075_p3;
    sc_signal< sc_lv<27> > add_ln1192_16_fu_1069_p2;
    sc_signal< sc_lv<27> > sext_ln1192_26_fu_1082_p1;
    sc_signal< sc_lv<25> > rhs_V_7_fu_1092_p3;
    sc_signal< sc_lv<27> > sub_ln1192_15_fu_1086_p2;
    sc_signal< sc_lv<27> > sext_ln1192_27_fu_1099_p1;
    sc_signal< sc_lv<22> > rhs_V_8_fu_1109_p3;
    sc_signal< sc_lv<27> > sub_ln1192_16_fu_1103_p2;
    sc_signal< sc_lv<27> > sext_ln1192_28_fu_1116_p1;
    sc_signal< sc_lv<27> > sub_ln1192_17_fu_1120_p2;
    sc_signal< sc_lv<27> > ret_V_3_fu_1126_p2;
    sc_signal< sc_lv<12> > r_V_36_fu_1162_p0;
    sc_signal< sc_lv<12> > r_V_36_fu_1162_p1;
    sc_signal< sc_lv<12> > r_V_43_fu_1168_p0;
    sc_signal< sc_lv<24> > sext_ln1118_21_fu_282_p1;
    sc_signal< sc_lv<12> > r_V_45_fu_1174_p0;
    sc_signal< sc_lv<12> > r_V_45_fu_1174_p1;
    sc_signal< sc_lv<12> > grp_fu_1180_p1;
    sc_signal< sc_lv<27> > grp_fu_1180_p2;
    sc_signal< sc_lv<12> > r_V_12_fu_1189_p1;
    sc_signal< sc_lv<13> > r_V_23_fu_1200_p0;
    sc_signal< sc_lv<25> > sext_ln1116_3_fu_385_p1;
    sc_signal< sc_lv<12> > r_V_51_fu_1206_p0;
    sc_signal< sc_lv<12> > r_V_51_fu_1206_p1;
    sc_signal< sc_lv<13> > r_V_32_fu_1211_p0;
    sc_signal< sc_lv<12> > mul_ln1118_fu_1217_p1;
    sc_signal< sc_lv<12> > mul_ln1192_20_fu_1222_p1;
    sc_signal< sc_lv<12> > mul_ln1192_24_fu_1234_p1;
    sc_signal< sc_lv<27> > sext_ln1192_31_fu_422_p1;
    sc_signal< sc_lv<12> > mul_ln1192_25_fu_1240_p1;
    sc_signal< sc_lv<12> > grp_fu_1246_p1;
    sc_signal< sc_lv<15> > grp_fu_1253_p1;
    sc_signal< sc_lv<12> > grp_fu_1253_p2;
    sc_signal< sc_lv<12> > mul_ln1192_5_fu_1261_p1;
    sc_signal< sc_lv<12> > mul_ln1192_6_fu_1266_p1;
    sc_signal< sc_lv<27> > sext_ln1192_9_fu_487_p1;
    sc_signal< sc_lv<12> > mul_ln1192_7_fu_1273_p1;
    sc_signal< sc_lv<27> > sext_ln1192_12_fu_506_p1;
    sc_signal< sc_lv<12> > mul_ln1192_8_fu_1280_p1;
    sc_signal< sc_lv<22> > sext_ln1118_17_fu_522_p1;
    sc_signal< sc_lv<24> > mul_ln1192_9_fu_1287_p0;
    sc_signal< sc_lv<27> > sext_ln1192_13_fu_541_p1;
    sc_signal< sc_lv<12> > mul_ln1192_9_fu_1287_p1;
    sc_signal< sc_lv<24> > mul_ln1192_10_fu_1293_p0;
    sc_signal< sc_lv<12> > mul_ln1192_10_fu_1293_p1;
    sc_signal< sc_lv<15> > grp_fu_1299_p0;
    sc_signal< sc_lv<12> > grp_fu_1299_p1;
    sc_signal< sc_lv<12> > grp_fu_1299_p2;
    sc_signal< sc_lv<15> > grp_fu_1306_p0;
    sc_signal< sc_lv<12> > grp_fu_1306_p2;
    sc_signal< sc_lv<22> > sext_ln1192_16_fu_555_p1;
    sc_signal< sc_lv<12> > grp_fu_1314_p1;
    sc_signal< sc_lv<27> > grp_fu_1314_p2;
    sc_signal< sc_lv<12> > grp_fu_1323_p2;
    sc_signal< sc_lv<22> > sext_ln1192_17_fu_575_p1;
    sc_signal< sc_lv<12> > grp_fu_1332_p2;
    sc_signal< sc_lv<12> > mul_ln1192_16_fu_1341_p1;
    sc_signal< sc_lv<12> > mul_ln1192_17_fu_1347_p0;
    sc_signal< sc_lv<12> > mul_ln1192_17_fu_1347_p1;
    sc_signal< sc_lv<12> > mul_ln1192_21_fu_1361_p1;
    sc_signal< sc_lv<12> > mul_ln1192_22_fu_1368_p1;
    sc_signal< sc_lv<12> > mul_ln1192_23_fu_1373_p1;
    sc_signal< sc_lv<12> > grp_fu_1379_p2;
    sc_signal< sc_lv<7> > mul_ln1192_18_fu_1388_p0;
    sc_signal< sc_lv<12> > mul_ln1192_18_fu_1388_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<192> ap_const_lv192_lc_1;
    static const sc_lv<32> ap_const_lv32_B4;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A8;
    static const sc_lv<32> ap_const_lv32_B3;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<17> ap_const_lv17_B;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<27> ap_const_lv27_0;
    static const sc_lv<32> ap_const_lv32_FF300000;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<27> ap_const_lv27_7F50000;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_FE600000;
    static const sc_lv<27> ap_const_lv27_7FB0000;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<27> ap_const_lv27_7F88000;
    static const sc_lv<17> ap_const_lv17_3A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_10_fu_618_p2();
    void thread_add_ln1192_11_fu_1005_p2();
    void thread_add_ln1192_13_fu_659_p2();
    void thread_add_ln1192_14_fu_1040_p2();
    void thread_add_ln1192_15_fu_1052_p2();
    void thread_add_ln1192_16_fu_1069_p2();
    void thread_add_ln1192_18_fu_719_p2();
    void thread_add_ln1192_19_fu_740_p2();
    void thread_add_ln1192_20_fu_777_p2();
    void thread_add_ln1192_2_fu_363_p2();
    void thread_add_ln1192_3_fu_823_p2();
    void thread_add_ln1192_4_fu_855_p2();
    void thread_add_ln1192_6_fu_535_p2();
    void thread_add_ln1192_7_fu_911_p2();
    void thread_add_ln1192_8_fu_924_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_1180_p1();
    void thread_grp_fu_1180_p2();
    void thread_grp_fu_1246_p1();
    void thread_grp_fu_1253_p1();
    void thread_grp_fu_1253_p2();
    void thread_grp_fu_1299_p0();
    void thread_grp_fu_1299_p1();
    void thread_grp_fu_1299_p2();
    void thread_grp_fu_1306_p0();
    void thread_grp_fu_1306_p2();
    void thread_grp_fu_1314_p1();
    void thread_grp_fu_1314_p2();
    void thread_grp_fu_1323_p2();
    void thread_grp_fu_1332_p2();
    void thread_grp_fu_1379_p2();
    void thread_mul_ln1118_fu_1217_p1();
    void thread_mul_ln1192_10_fu_1293_p0();
    void thread_mul_ln1192_10_fu_1293_p1();
    void thread_mul_ln1192_16_fu_1341_p1();
    void thread_mul_ln1192_17_fu_1347_p0();
    void thread_mul_ln1192_17_fu_1347_p1();
    void thread_mul_ln1192_18_fu_1388_p0();
    void thread_mul_ln1192_18_fu_1388_p1();
    void thread_mul_ln1192_20_fu_1222_p1();
    void thread_mul_ln1192_21_fu_1361_p1();
    void thread_mul_ln1192_22_fu_1368_p1();
    void thread_mul_ln1192_23_fu_1373_p1();
    void thread_mul_ln1192_24_fu_1234_p1();
    void thread_mul_ln1192_25_fu_1240_p1();
    void thread_mul_ln1192_5_fu_1261_p1();
    void thread_mul_ln1192_6_fu_1266_p1();
    void thread_mul_ln1192_7_fu_1273_p1();
    void thread_mul_ln1192_8_fu_1280_p1();
    void thread_mul_ln1192_9_fu_1287_p0();
    void thread_mul_ln1192_9_fu_1287_p1();
    void thread_p_Val2_6_fu_233_p4();
    void thread_r_V_12_fu_1189_p1();
    void thread_r_V_1_fu_378_p3();
    void thread_r_V_23_fu_1200_p0();
    void thread_r_V_2_fu_243_p3();
    void thread_r_V_32_fu_1211_p0();
    void thread_r_V_35_fu_401_p1();
    void thread_r_V_35_fu_401_p2();
    void thread_r_V_36_fu_1162_p0();
    void thread_r_V_36_fu_1162_p1();
    void thread_r_V_3_fu_544_p3();
    void thread_r_V_43_fu_1168_p0();
    void thread_r_V_45_fu_1174_p0();
    void thread_r_V_45_fu_1174_p1();
    void thread_r_V_47_fu_329_p2();
    void thread_r_V_49_fu_849_p2();
    void thread_r_V_50_fu_389_p2();
    void thread_r_V_51_fu_1206_p0();
    void thread_r_V_51_fu_1206_p1();
    void thread_r_V_52_fu_569_p2();
    void thread_r_V_53_fu_446_p3();
    void thread_r_V_54_fu_678_p3();
    void thread_r_V_55_fu_701_p2();
    void thread_r_V_56_fu_746_p2();
    void thread_r_V_6_fu_472_p3();
    void thread_r_V_8_fu_318_p3();
    void thread_r_V_fu_213_p3();
    void thread_ret_V_1_fu_956_p2();
    void thread_ret_V_2_fu_1011_p2();
    void thread_ret_V_3_fu_1126_p2();
    void thread_ret_V_4_fu_796_p2();
    void thread_ret_V_fu_875_p2();
    void thread_rhs_V_10_fu_752_p3();
    void thread_rhs_V_1_fu_812_p3();
    void thread_rhs_V_2_fu_861_p3();
    void thread_rhs_V_3_fu_943_p3();
    void thread_rhs_V_5_fu_1058_p3();
    void thread_rhs_V_6_fu_1075_p3();
    void thread_rhs_V_7_fu_1092_p3();
    void thread_rhs_V_8_fu_1109_p3();
    void thread_rhs_V_9_fu_707_p3();
    void thread_rhs_V_fu_335_p3();
    void thread_sext_ln1116_3_fu_385_p1();
    void thread_sext_ln1117_fu_195_p1();
    void thread_sext_ln1118_12_fu_845_p1();
    void thread_sext_ln1118_13_fu_258_p1();
    void thread_sext_ln1118_17_fu_522_p1();
    void thread_sext_ln1118_19_fu_551_p1();
    void thread_sext_ln1118_20_fu_565_p1();
    void thread_sext_ln1118_21_fu_282_p1();
    void thread_sext_ln1118_3_fu_428_p1();
    void thread_sext_ln1118_4_fu_315_p1();
    void thread_sext_ln1118_5_fu_431_p1();
    void thread_sext_ln1118_6_fu_325_p1();
    void thread_sext_ln1118_8_fu_453_p1();
    void thread_sext_ln1118_9_fu_828_p1();
    void thread_sext_ln1192_12_fu_506_p1();
    void thread_sext_ln1192_13_fu_541_p1();
    void thread_sext_ln1192_16_fu_555_p1();
    void thread_sext_ln1192_17_fu_575_p1();
    void thread_sext_ln1192_19_fu_398_p1();
    void thread_sext_ln1192_1_fu_286_p1();
    void thread_sext_ln1192_25_fu_1065_p1();
    void thread_sext_ln1192_26_fu_1082_p1();
    void thread_sext_ln1192_27_fu_1099_p1();
    void thread_sext_ln1192_28_fu_1116_p1();
    void thread_sext_ln1192_29_fu_715_p1();
    void thread_sext_ln1192_2_fu_225_p1();
    void thread_sext_ln1192_31_fu_422_p1();
    void thread_sext_ln1192_32_fu_760_p1();
    void thread_sext_ln1192_3_fu_343_p1();
    void thread_sext_ln1192_7_fu_819_p1();
    void thread_sext_ln1192_9_fu_487_p1();
    void thread_sext_ln1192_fu_191_p1();
    void thread_sext_ln700_fu_434_p1();
    void thread_shl_ln1118_5_fu_838_p3();
    void thread_shl_ln1118_6_fu_558_p3();
    void thread_shl_ln1118_7_fu_588_p3();
    void thread_shl_ln1192_10_fu_930_p3();
    void thread_shl_ln1192_11_fu_599_p3();
    void thread_shl_ln1192_12_fu_611_p3();
    void thread_shl_ln1192_13_fu_973_p3();
    void thread_shl_ln1192_14_fu_985_p3();
    void thread_shl_ln1192_15_fu_998_p3();
    void thread_shl_ln1192_16_fu_640_p3();
    void thread_shl_ln1192_17_fu_652_p3();
    void thread_shl_ln1192_18_fu_1028_p3();
    void thread_shl_ln1192_19_fu_668_p3();
    void thread_shl_ln1192_1_fu_302_p3();
    void thread_shl_ln1192_20_fu_1045_p3();
    void thread_shl_ln1192_21_fu_725_p3();
    void thread_shl_ln1192_22_fu_733_p3();
    void thread_shl_ln1192_23_fu_770_p3();
    void thread_shl_ln1192_24_fu_783_p3();
    void thread_shl_ln1192_2_fu_356_p3();
    void thread_shl_ln1192_3_fu_457_p3();
    void thread_shl_ln1192_4_fu_831_p3();
    void thread_shl_ln1192_5_fu_493_p3();
    void thread_shl_ln1192_6_fu_509_p3();
    void thread_shl_ln1192_7_fu_528_p3();
    void thread_shl_ln1192_8_fu_892_p3();
    void thread_shl_ln1192_9_fu_904_p3();
    void thread_shl_ln1192_s_fu_917_p3();
    void thread_shl_ln_fu_289_p3();
    void thread_sub_ln1192_10_fu_980_p2();
    void thread_sub_ln1192_11_fu_992_p2();
    void thread_sub_ln1192_13_fu_647_p2();
    void thread_sub_ln1192_14_fu_1035_p2();
    void thread_sub_ln1192_15_fu_1086_p2();
    void thread_sub_ln1192_16_fu_1103_p2();
    void thread_sub_ln1192_17_fu_1120_p2();
    void thread_sub_ln1192_18_fu_689_p2();
    void thread_sub_ln1192_19_fu_695_p2();
    void thread_sub_ln1192_20_fu_764_p2();
    void thread_sub_ln1192_21_fu_790_p2();
    void thread_sub_ln1192_2_fu_464_p2();
    void thread_sub_ln1192_3_fu_869_p2();
    void thread_sub_ln1192_4_fu_516_p2();
    void thread_sub_ln1192_5_fu_899_p2();
    void thread_sub_ln1192_6_fu_937_p2();
    void thread_sub_ln1192_7_fu_950_p2();
    void thread_sub_ln1192_9_fu_606_p2();
    void thread_sub_ln1192_fu_309_p2();
    void thread_tmp_1_fu_181_p4();
    void thread_tmp_2_fu_203_p4();
    void thread_tmp_5_fu_272_p4();
    void thread_trunc_ln1117_fu_177_p1();
    void thread_trunc_ln1192_1_fu_410_p1();
    void thread_trunc_ln1192_fu_255_p1();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
