#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Mar 31 16:24:52 2023
# Process ID: 13996
# Current directory: C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent59440 C:\Users\YuWenlu\Documents\CE339-6\22-23_CE339_yu_wenlu\assignment2\assignment2.xpr
# Log file: C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/vivado.log
# Journal file: C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2\vivado.jou
# Running On: NicoleYu, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16890 MB
#-----------------------------------------------------------
start_guioWARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xillinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/assignment2(1)/assignment2' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.gen/sources_1', nor could it be found using path 'C:/Users/Administrator/Desktop/assignment2(1)/assignment2/assignment2.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/utils_1/imports/synth_1/Top_Module.dcp', nor could it be found using path 'C:/Users/Administrator/Desktop/assignment2(1)/assignment2/assignment2.srcs/utils_1/imports/synth_1/Top_Module.dcp'.
WARNING: [Project 1-865] Could not find the file C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/utils_1/imports/synth_1/Top_Module.dcp
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/DaSiShang/CE339/assignment2_5/assignment2_5.srcs/utils_1/imports/synth_1/Top_Module.dcp'.
WARNING: [Project 1-865] Could not find the file D:/DaSiShang/CE339/assignment2_5/assignment2_5.srcs/utils_1/imports/synth_1/Top_Module.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'assignment2.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xillinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 17:42:51 2023...
ompile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Top_Module
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1767.617 ; gain = 193.906
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/imports/imports/four_digits.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Top_Module' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Top_Module.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Clock_Divider.vhd:12]
	Parameter modulo bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Clock_Divider.vhd:12]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/imports/Control.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/imports/Control.vhd:42]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/imports/vga_controller_640_60.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (3#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/imports/vga_controller_640_60.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Physics' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:39]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:65]
WARNING: [Synth 8-614] signal 'CUR_STATE' is read in the process but is not in the sensitivity list [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:95]
WARNING: [Synth 8-614] signal 'vx' is read in the process but is not in the sensitivity list [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:95]
WARNING: [Synth 8-614] signal 'vy' is read in the process but is not in the sensitivity list [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:95]
WARNING: [Synth 8-614] signal 'xAxis' is read in the process but is not in the sensitivity list [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:95]
WARNING: [Synth 8-614] signal 'yAxis' is read in the process but is not in the sensitivity list [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Physics' (4#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Graphics' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Graphics.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Basketball' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Basketball.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Basketball' (5#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Basketball.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Static_display' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Static_display.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Player' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Player.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Player' (6#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Player.vhd:34]
INFO: [Synth 8-638] synthesizing module 'basketry' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/basketry.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'basketry' (7#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/basketry.vhd:36]
WARNING: [Synth 8-3848] Net X_offset in module/entity Static_display does not have driver. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Static_display.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Static_display' (8#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Static_display.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Graphics' (9#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Graphics.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Feedback' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Feedback.vhd:35]
INFO: [Synth 8-638] synthesizing module 'score' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Score.vhd:33]
WARNING: [Synth 8-614] signal 'CY' is read in the process but is not in the sensitivity list [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Score.vhd:66]
WARNING: [Synth 8-614] signal 'score' is read in the process but is not in the sensitivity list [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Score.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'score' (10#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Score.vhd:33]
INFO: [Synth 8-638] synthesizing module 'four_digits' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/imports/imports/four_digits.vhd:42]
INFO: [Synth 8-638] synthesizing module 'one_digit' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/imports/imports/one_digit.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'one_digit' (11#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/imports/imports/one_digit.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider__parameterized0' [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Clock_Divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider__parameterized0' (11#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Clock_Divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'four_digits' (12#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/imports/imports/four_digits.vhd:42]
WARNING: [Synth 8-3848] Net x_asix in module/entity Feedback does not have driver. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Feedback.vhd:36]
WARNING: [Synth 8-3848] Net y_asix in module/entity Feedback does not have driver. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Feedback.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Feedback' (13#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Feedback.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Top_Module' (14#1) [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/sources_1/new/Top_Module.vhd:41]
WARNING: [Synth 8-7129] Port CX[31] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[30] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[29] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[28] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[27] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[26] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[25] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[24] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[23] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[22] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[21] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[20] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[19] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[18] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[17] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[16] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[15] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[14] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[13] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[12] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[11] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[10] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[9] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[8] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[7] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[6] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[5] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[4] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[3] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[2] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[1] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CX[0] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[31] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[30] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[29] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[28] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[27] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[26] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[25] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[24] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[23] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[22] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[21] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[20] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[19] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[18] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[17] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[16] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[15] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[14] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[13] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[12] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[11] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[10] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[9] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[8] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[7] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[6] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[5] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[4] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[3] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[2] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[1] in module Feedback is either unconnected or has no load
WARNING: [Synth 8-7129] Port CY[0] in module Feedback is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.035 ; gain = 273.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1847.035 ; gain = 273.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1847.035 ; gain = 273.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1847.035 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2031.523 ; gain = 457.812
33 Infos, 82 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2031.523 ; gain = 457.812
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 17:42:53 2023...
