###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Mon Nov 17 15:35:17 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1749                    69
clk_hfxt/prelayout_constraint_mode       1              112                     8
clk_lfxt/prelayout_constraint_mode       1              112                     4
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2055                   107
smclk/prelayout_constraint_mode          1              672                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.359     0.526     0.493        0.018       ignored                  -         0.166              -
                                clk_hfxt/prelayout_constraint_mode        -        0.651     0.777     0.764        0.031       ignored                  -         0.126              -
                                clk_lfxt/prelayout_constraint_mode        -        0.653     0.797     0.779        0.034       ignored                  -         0.144              -
                                clk_sck0/prelayout_constraint_mode        -        0.417     0.428     0.420        0.003       ignored                  -         0.011              -
                                clk_sck1/prelayout_constraint_mode        -        0.353     0.358     0.354        0.001       ignored                  -         0.005              -
                                mclk/prelayout_constraint_mode            -        0.737     0.889     0.862        0.021       ignored                  -         0.151              -
                                smclk/prelayout_constraint_mode           -        0.648     0.803     0.772        0.035       ignored                  -         0.155              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.360     0.526     0.494        0.018       auto computed       *0.154         0.167    99.7% {0.437, 0.526}
                                clk_hfxt/prelayout_constraint_mode    none         0.651     0.780     0.767        0.031       auto computed        0.154         0.129    100% {0.651, 0.780}
                                clk_lfxt/prelayout_constraint_mode    none         0.654     0.800     0.782        0.034       auto computed        0.154         0.146    100% {0.654, 0.800}
                                clk_sck0/prelayout_constraint_mode    none         0.419     0.429     0.422        0.003       auto computed        0.154         0.011    100% {0.419, 0.429}
                                clk_sck1/prelayout_constraint_mode    none         0.355     0.360     0.356        0.001       auto computed        0.154         0.005    100% {0.355, 0.360}
                                mclk/prelayout_constraint_mode        none         0.750     0.901     0.875        0.021       auto computed        0.154         0.151    100% {0.750, 0.901}
                                smclk/prelayout_constraint_mode       none         0.651     0.805     0.775        0.036       auto computed       *0.154         0.154    99.9% {0.652, 0.805}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.134     0.212     0.190        0.009       ignored                  -         0.078              -
                                clk_hfxt/prelayout_constraint_mode        -        0.209     0.287     0.280        0.018       ignored                  -         0.078              -
                                clk_lfxt/prelayout_constraint_mode        -        0.251     0.300     0.293        0.012       ignored                  -         0.049              -
                                clk_sck0/prelayout_constraint_mode        -        0.159     0.164     0.161        0.002       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.134     0.137     0.136        0.001       ignored                  -         0.002              -
                                mclk/prelayout_constraint_mode            -        0.281     0.348     0.334        0.009       ignored                  -         0.067              -
                                smclk/prelayout_constraint_mode           -        0.245     0.317     0.295        0.014       ignored                  -         0.072              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.135     0.212     0.191        0.009       ignored                  -         0.078              -
                                clk_hfxt/prelayout_constraint_mode        -        0.210     0.289     0.281        0.018       ignored                  -         0.079              -
                                clk_lfxt/prelayout_constraint_mode        -        0.252     0.301     0.295        0.012       ignored                  -         0.049              -
                                clk_sck0/prelayout_constraint_mode        -        0.160     0.164     0.162        0.002       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.135     0.138     0.137        0.001       ignored                  -         0.002              -
                                mclk/prelayout_constraint_mode            -        0.286     0.352     0.338        0.009       ignored                  -         0.066              -
                                smclk/prelayout_constraint_mode           -        0.246     0.318     0.297        0.014       ignored                  -         0.072              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.359        1      0.526        2
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer1/read_data_reg[23]/CK
                                clk_hfxt/prelayout_constraint_mode    0.651        9      0.777       10
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[31]/CK
                                clk_lfxt/prelayout_constraint_mode    0.653       17      0.797       18
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/compare1_output_reg/CK
                                clk_sck0/prelayout_constraint_mode    0.417       25      0.428       26
-    min spi0/s_tx_sreg_reg[10]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.353       33      0.358       34
-    min spi1/s_rx_sreg_reg[28]/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.737       41      0.889       42
-    min core/cg_insret/CG1/CK
-    max core/datapath_inst/rf/registers_reg[14][27]/CK
                                smclk/prelayout_constraint_mode       0.648       49      0.803       50
-    min saradc0/ADC_sync_clock_phase_shift_reg_reg[13]/CK
-    max uart0/rx_bit_cntr_reg[3]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.360        3      0.526        4
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer1/read_data_reg[23]/CK
                                clk_hfxt/prelayout_constraint_mode    0.651       11      0.780       12
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[31]/CK
                                clk_lfxt/prelayout_constraint_mode    0.654       19      0.800       20
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/compare1_output_reg/CK
                                clk_sck0/prelayout_constraint_mode    0.419       27      0.429       28
-    min spi0/s_tx_sreg_reg[20]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.355       35      0.360       36
-    min spi1/s_rx_sreg_reg[28]/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.750       43      0.901       44
-    min core/cg_insret/CG1/CK
-    max core/datapath_inst/rf/registers_reg[14][27]/CK
                                smclk/prelayout_constraint_mode       0.651       51      0.805       52
-    min uart0/baud_cntr_reg[0]/CK
-    max timer0/timer_value_reg[31]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.134        5      0.212        6
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max afe0/BIAS_DSADC_VCM_int_reg[7]/CK
                                clk_hfxt/prelayout_constraint_mode    0.209       13      0.287       14
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[21]/CK
                                clk_lfxt/prelayout_constraint_mode    0.251       21      0.300       22
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/compare1_output_reg/CK
                                clk_sck0/prelayout_constraint_mode    0.159       29      0.164       30
-    min spi0/s_tx_sreg_reg[22]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.134       37      0.137       38
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[15]/CK
                                mclk/prelayout_constraint_mode        0.281       45      0.348       46
-    min timer1/divider_counter_reg[0]/CK
-    max core/datapath_inst/rf/registers_reg[26][27]/CK
                                smclk/prelayout_constraint_mode       0.245       53      0.317       54
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.135        7      0.212        8
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max afe0/BIAS_DSADC_VCM_int_reg[7]/CK
                                clk_hfxt/prelayout_constraint_mode    0.210       15      0.289       16
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[21]/CK
                                clk_lfxt/prelayout_constraint_mode    0.252       23      0.301       24
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/compare1_output_reg/CK
                                clk_sck0/prelayout_constraint_mode    0.160       31      0.164       32
-    min spi0/s_tx_sreg_reg[22]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.135       39      0.138       40
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[15]/CK
                                mclk/prelayout_constraint_mode        0.286       47      0.352       48
-    min timer1/divider_counter_reg[0]/CK
-    max core/datapath_inst/rf/registers_reg[26][27]/CK
                                smclk/prelayout_constraint_mode       0.246       55      0.318       56
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.359

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH   rise   -       0.000   0.071  0.068  (528.700,428.300)  -            3    
adddec0/CTS_ccl_inv_00341/A
-     INVX7P5BA10TH     rise   0.003   0.003   0.071  -      (316.900,404.900)  235.200   -       
adddec0/CTS_ccl_inv_00341/Y
-     INVX7P5BA10TH     rise   0.058   0.061   0.064  0.051  (316.900,405.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX16BA10TH      fall   0.000   0.062   0.054  -      (288.900,404.900)   28.200   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX16BA10TH      fall   0.104   0.166   0.149  0.312  (288.900,404.500)    0.400     19    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.012   0.178   0.180  -      (417.700,448.300)  172.600   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.182   0.359   0.104  0.005  (420.300,448.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.359   0.104  -      (417.100,447.100)    4.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer1/read_data_reg[19]/CK
Delay     : 0.526

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH   rise   -       0.000   0.071  0.068  (528.700,428.300)  -            3    
adddec0/CTS_ccl_inv_00341/A
-     INVX7P5BA10TH     rise   0.003   0.003   0.071  -      (316.900,404.900)  235.200   -       
adddec0/CTS_ccl_inv_00341/Y
-     INVX7P5BA10TH     rise   0.058   0.061   0.064  0.051  (316.900,405.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX16BA10TH      fall   0.000   0.062   0.054  -      (288.900,404.900)   28.200   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX16BA10TH      fall   0.104   0.166   0.149  0.312  (288.900,404.500)    0.400     19    
adddec0/gen_cg_periph[7].cg_periph/CG1/CK
-     PREICGX7P5BA10TH  rise   0.001   0.167   0.178  -      (287.900,367.700)   37.800   -       
adddec0/gen_cg_periph[7].cg_periph/CG1/ECK
-     PREICGX7P5BA10TH  rise   0.168   0.335   0.111  0.086  (284.500,366.900)    4.200     18    
timer1/CTS_cci_inv_00291/A
-     INVX2BA10TH       rise   0.000   0.336   0.111  -      (291.300,375.100)   15.000   -       
timer1/CTS_cci_inv_00291/Y
-     INVX2BA10TH       rise   0.055   0.390   0.042  0.006  (291.500,375.300)    0.400      1    
timer1/CTS_ccl_a_inv_00287/A
-     INVX3BA10TH       fall   0.000   0.390   0.039  -      (294.500,375.100)    3.200   -       
timer1/CTS_ccl_a_inv_00287/Y
-     INVX3BA10TH       fall   0.134   0.525   0.180  0.072  (294.500,375.500)    0.400     33    
timer1/read_data_reg[19]/CK
-     DFFQX0P5MA10TH    rise   0.001   0.526   0.217  -      (236.500,368.900)   64.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.360

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH   rise   -       0.000   0.071  0.068  (528.700,428.300)  -            3    
adddec0/CTS_ccl_inv_00341/A
-     INVX7P5BA10TH     rise   0.003   0.003   0.071  -      (316.900,404.900)  235.200   -       
adddec0/CTS_ccl_inv_00341/Y
-     INVX7P5BA10TH     rise   0.058   0.061   0.064  0.051  (316.900,405.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX16BA10TH      fall   0.001   0.062   0.054  -      (288.900,404.900)   28.200   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX16BA10TH      fall   0.104   0.167   0.149  0.312  (288.900,404.500)    0.400     19    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.012   0.178   0.180  -      (417.700,448.300)  172.600   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.182   0.360   0.104  0.005  (420.300,448.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.360   0.104  -      (417.100,447.100)    4.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer1/read_data_reg[19]/CK
Delay     : 0.526

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH   rise   -       0.000   0.071  0.068  (528.700,428.300)  -            3    
adddec0/CTS_ccl_inv_00341/A
-     INVX7P5BA10TH     rise   0.003   0.003   0.071  -      (316.900,404.900)  235.200   -       
adddec0/CTS_ccl_inv_00341/Y
-     INVX7P5BA10TH     rise   0.058   0.061   0.064  0.051  (316.900,405.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX16BA10TH      fall   0.001   0.062   0.054  -      (288.900,404.900)   28.200   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX16BA10TH      fall   0.104   0.167   0.149  0.312  (288.900,404.500)    0.400     19    
adddec0/gen_cg_periph[7].cg_periph/CG1/CK
-     PREICGX7P5BA10TH  rise   0.001   0.168   0.178  -      (287.900,367.700)   37.800   -       
adddec0/gen_cg_periph[7].cg_periph/CG1/ECK
-     PREICGX7P5BA10TH  rise   0.168   0.336   0.111  0.086  (284.500,366.900)    4.200     18    
timer1/CTS_cci_inv_00291/A
-     INVX2BA10TH       rise   0.000   0.336   0.111  -      (291.300,375.100)   15.000   -       
timer1/CTS_cci_inv_00291/Y
-     INVX2BA10TH       rise   0.055   0.391   0.042  0.006  (291.500,375.300)    0.400      1    
timer1/CTS_ccl_a_inv_00287/A
-     INVX3BA10TH       fall   0.000   0.391   0.039  -      (294.500,375.100)    3.200   -       
timer1/CTS_ccl_a_inv_00287/Y
-     INVX3BA10TH       fall   0.134   0.525   0.180  0.072  (294.500,375.500)    0.400     33    
timer1/read_data_reg[19]/CK
-     DFFQX0P5MA10TH    rise   0.001   0.526   0.217  -      (236.500,368.900)   64.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.134

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH   rise   -       0.000   0.033  0.069  (528.700,428.300)  -            3    
adddec0/CTS_ccl_inv_00341/A
-     INVX7P5BA10TH     rise   0.003   0.003   0.033  -      (316.900,404.900)  235.200   -       
adddec0/CTS_ccl_inv_00341/Y
-     INVX7P5BA10TH     rise   0.023   0.026   0.030  0.054  (316.900,405.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX16BA10TH      fall   0.000   0.026   0.026  -      (288.900,404.900)   28.200   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX16BA10TH      fall   0.037   0.064   0.059  0.303  (288.900,404.500)    0.400     19    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.011   0.075   0.085  -      (417.700,448.300)  172.600   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.059   0.134   0.045  0.005  (420.300,448.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.134   0.045  -      (417.100,447.100)    4.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : afe0/BIAS_DSADC_VCM_int_reg[0]/CK
Delay     : 0.212

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH  rise   -       0.000   0.033  0.069  (528.700,428.300)   -            3    
adddec0/CTS_ccl_inv_00341/A
-     INVX7P5BA10TH    rise   0.003   0.003   0.033  -      (316.900,404.900)   235.200   -       
adddec0/CTS_ccl_inv_00341/Y
-     INVX7P5BA10TH    rise   0.023   0.026   0.030  0.054  (316.900,405.100)     0.200      2    
adddec0/CTS_ccl_a_inv_00338/A
-     INVX11BA10TH     fall   0.000   0.026   0.026  -      (298.100,395.100)    28.800   -       
adddec0/CTS_ccl_a_inv_00338/Y
-     INVX11BA10TH     fall   0.028   0.054   0.035  0.107  (298.100,395.500)     0.400      5    
adddec0/gen_cg_periph[12].cg_periph/CG1/CK
-     PREICGX16BA10TH  rise   0.005   0.059   0.042  -      (441.300,456.300)   204.000   -       
adddec0/gen_cg_periph[12].cg_periph/CG1/ECK
-     PREICGX16BA10TH  rise   0.049   0.109   0.055  0.212  (436.900,457.500)     5.600     29    
afe0/RC_CG_HIER_INST23/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.027   0.135   0.072  -      (1076.700,436.300)  661.000   -       
afe0/RC_CG_HIER_INST23/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.076   0.212   0.071  0.016  (1079.300,436.300)    2.600      8    
afe0/BIAS_DSADC_VCM_int_reg[0]/CK
-     DFFRPQX1MA10TH   rise   0.000   0.212   0.071  -      (1083.100,431.300)    8.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.135

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH   rise   -       0.000   0.033  0.069  (528.700,428.300)  -            3    
adddec0/CTS_ccl_inv_00341/A
-     INVX7P5BA10TH     rise   0.003   0.003   0.033  -      (316.900,404.900)  235.200   -       
adddec0/CTS_ccl_inv_00341/Y
-     INVX7P5BA10TH     rise   0.023   0.026   0.030  0.054  (316.900,405.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX16BA10TH      fall   0.001   0.027   0.026  -      (288.900,404.900)   28.200   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX16BA10TH      fall   0.037   0.064   0.059  0.303  (288.900,404.500)    0.400     19    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.011   0.076   0.085  -      (417.700,448.300)  172.600   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.059   0.135   0.045  0.005  (420.300,448.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.135   0.045  -      (417.100,447.100)    4.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : afe0/BIAS_DSADC_VCM_int_reg[0]/CK
Delay     : 0.212

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH  rise   -       0.000   0.033  0.069  (528.700,428.300)   -            3    
adddec0/CTS_ccl_inv_00341/A
-     INVX7P5BA10TH    rise   0.003   0.003   0.033  -      (316.900,404.900)   235.200   -       
adddec0/CTS_ccl_inv_00341/Y
-     INVX7P5BA10TH    rise   0.023   0.026   0.030  0.054  (316.900,405.100)     0.200      2    
adddec0/CTS_ccl_a_inv_00338/A
-     INVX11BA10TH     fall   0.001   0.027   0.026  -      (298.100,395.100)    28.800   -       
adddec0/CTS_ccl_a_inv_00338/Y
-     INVX11BA10TH     fall   0.028   0.055   0.035  0.107  (298.100,395.500)     0.400      5    
adddec0/gen_cg_periph[12].cg_periph/CG1/CK
-     PREICGX16BA10TH  rise   0.005   0.060   0.042  -      (441.300,456.300)   204.000   -       
adddec0/gen_cg_periph[12].cg_periph/CG1/ECK
-     PREICGX16BA10TH  rise   0.049   0.109   0.055  0.212  (436.900,457.500)     5.600     29    
afe0/RC_CG_HIER_INST23/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.027   0.136   0.072  -      (1076.700,436.300)  661.000   -       
afe0/RC_CG_HIER_INST23/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.076   0.212   0.071  0.016  (1079.300,436.300)    2.600      8    
afe0/BIAS_DSADC_VCM_int_reg[0]/CK
-     DFFRPQX1MA10TH   rise   0.000   0.212   0.071  -      (1083.100,431.300)    8.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     : 0.651

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.173  0.017  (301.500,416.300)  -           1     
system0/CTS_ccl_a_inv_00516/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.173  -      (297.100,391.100)   29.600   -       
system0/CTS_ccl_a_inv_00516/Y
-     INVX7P5BA10TH   rise   0.050   0.051   0.043  0.009  (297.100,390.900)    0.200     1     
system0/CTS_ccl_a_inv_00512/A
-     INVX4BA10TH     fall   0.000   0.051   0.044  -      (299.100,399.100)   10.200   -       
system0/CTS_ccl_a_inv_00512/Y
-     INVX4BA10TH     fall   0.057   0.107   0.058  0.029  (298.300,399.100)    0.800     4     
CTS_ccl_a_inv_00496/A
-     INVX1BA10TH     rise   0.000   0.107   0.070  -      (295.500,403.100)    6.800   -       
CTS_ccl_a_inv_00496/Y
-     INVX1BA10TH     rise   0.054   0.162   0.057  0.005  (295.300,403.700)    0.800     1     
CTS_cdb_buf_01179/A
-     DLY4X0P5MA10TH  fall   0.000   0.162   0.046  -      (293.700,416.900)   14.800   -       
CTS_cdb_buf_01179/Y
-     DLY4X0P5MA10TH  fall   0.384   0.545   0.060  0.002  (295.500,416.700)    2.000     1     
CTS_ccl_a_inv_00493/A
-     INVX1BA10TH     fall   0.000   0.545   0.060  -      (296.700,416.900)    1.400   -       
CTS_ccl_a_inv_00493/Y
-     INVX1BA10TH     fall   0.105   0.651   0.118  0.015  (296.900,416.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.651   0.149  -      (293.900,415.300)    4.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/timer_value_reg[13]/CK
Delay     :  0.777

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.173  0.017  (301.500,416.300)  -            1    
system0/CTS_ccl_a_inv_00516/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.173  -      (297.100,391.100)   29.600   -       
system0/CTS_ccl_a_inv_00516/Y
-     INVX7P5BA10TH    rise   0.050   0.051   0.043  0.009  (297.100,390.900)    0.200      1    
system0/CTS_ccl_a_inv_00512/A
-     INVX4BA10TH      fall   0.000   0.051   0.044  -      (299.100,399.100)   10.200   -       
system0/CTS_ccl_a_inv_00512/Y
-     INVX4BA10TH      fall   0.057   0.107   0.058  0.029  (298.300,399.100)    0.800      4    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX11BA10TH  rise   0.000   0.107   0.070  -      (303.700,391.700)   12.800   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX11BA10TH  rise   0.094   0.202   0.046  0.033  (307.300,391.700)    3.600      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.001   0.203   0.046  -      (483.300,392.900)  177.200   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.129   0.332   0.114  0.005  (484.300,392.500)    1.400      1    
timer0/CTS_cid_inv_00886/A
-     INVX2BA10TH      rise   0.000   0.332   0.114  -      (484.900,383.100)   10.000   -       
timer0/CTS_cid_inv_00886/Y
-     INVX2BA10TH      rise   0.064   0.396   0.052  0.009  (484.700,383.300)    0.400      1    
timer0/CTS_cid_inv_00885/A
-     INVX5BA10TH      fall   0.000   0.396   0.047  -      (483.500,383.100)    1.400   -       
timer0/CTS_cid_inv_00885/Y
-     INVX5BA10TH      fall   0.038   0.433   0.029  0.015  (483.300,383.300)    0.400      1    
timer0/CTS_ccl_a_inv_00120/A
-     INVX9BA10TH      rise   0.000   0.433   0.035  -      (480.100,383.100)    3.400   -       
timer0/CTS_ccl_a_inv_00120/Y
-     INVX9BA10TH      rise   0.048   0.481   0.071  0.065  (479.900,383.300)    0.400      1    
timer0/CTS_ccl_a_inv_00116/A
-     INVX11BA10TH     fall   0.004   0.486   0.060  -      (198.100,364.900)  300.200   -       
timer0/CTS_ccl_a_inv_00116/Y
-     INVX11BA10TH     fall   0.036   0.522   0.027  0.022  (198.100,364.500)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.522   0.029  -      (185.900,323.700)   53.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.068   0.589   0.030  0.014  (182.100,322.900)    4.600      1    
timer0/g12388/A0
-     AOI21X8MA10TH    rise   0.000   0.589   0.030  -      (182.700,315.100)    8.400   -       
timer0/g12388/Y
-     AOI21X8MA10TH    rise   0.041   0.630   0.054  0.014  (183.100,315.700)    1.000      1    
timer0/g11982/A0
-     OAI21X8MA10TH    fall   0.000   0.630   0.044  -      (184.900,319.100)    5.200   -       
timer0/g11982/Y
-     OAI21X8MA10TH    fall   0.144   0.775   0.127  0.082  (184.900,318.900)    0.200     38    
timer0/timer_value_reg[13]/CK
-     DFFSRPQX1MA10TH  rise   0.002   0.777   0.213  -      (224.700,283.100)   75.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.651

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.173  0.017  (301.500,416.300)  -           1     
system0/CTS_ccl_a_inv_00516/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.173  -      (297.100,391.100)   29.600   -       
system0/CTS_ccl_a_inv_00516/Y
-     INVX7P5BA10TH   rise   0.050   0.051   0.044  0.009  (297.100,390.900)    0.200     1     
system0/CTS_ccl_a_inv_00512/A
-     INVX4BA10TH     fall   0.000   0.051   0.044  -      (299.100,399.100)   10.200   -       
system0/CTS_ccl_a_inv_00512/Y
-     INVX4BA10TH     fall   0.057   0.108   0.058  0.029  (298.300,399.100)    0.800     4     
CTS_ccl_a_inv_00496/A
-     INVX1BA10TH     rise   0.000   0.108   0.070  -      (295.500,403.100)    6.800   -       
CTS_ccl_a_inv_00496/Y
-     INVX1BA10TH     rise   0.054   0.162   0.057  0.005  (295.300,403.700)    0.800     1     
CTS_cdb_buf_01179/A
-     DLY4X0P5MA10TH  fall   0.000   0.162   0.046  -      (293.700,416.900)   14.800   -       
CTS_cdb_buf_01179/Y
-     DLY4X0P5MA10TH  fall   0.384   0.546   0.060  0.002  (295.500,416.700)    2.000     1     
CTS_ccl_a_inv_00493/A
-     INVX1BA10TH     fall   0.000   0.546   0.060  -      (296.700,416.900)    1.400   -       
CTS_ccl_a_inv_00493/Y
-     INVX1BA10TH     fall   0.105   0.651   0.118  0.015  (296.900,416.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.651   0.149  -      (293.900,415.300)    4.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/timer_value_reg[13]/CK
Delay     :  0.780

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.173  0.017  (301.500,416.300)  -            1    
system0/CTS_ccl_a_inv_00516/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.173  -      (297.100,391.100)   29.600   -       
system0/CTS_ccl_a_inv_00516/Y
-     INVX7P5BA10TH    rise   0.050   0.051   0.044  0.009  (297.100,390.900)    0.200      1    
system0/CTS_ccl_a_inv_00512/A
-     INVX4BA10TH      fall   0.000   0.051   0.044  -      (299.100,399.100)   10.200   -       
system0/CTS_ccl_a_inv_00512/Y
-     INVX4BA10TH      fall   0.057   0.108   0.058  0.029  (298.300,399.100)    0.800      4    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX11BA10TH  rise   0.000   0.108   0.070  -      (303.700,391.700)   12.800   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX11BA10TH  rise   0.094   0.202   0.046  0.033  (307.300,391.700)    3.600      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.001   0.203   0.046  -      (483.300,392.900)  177.200   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.129   0.333   0.120  0.005  (484.300,392.500)    1.400      1    
timer0/CTS_cid_inv_00886/A
-     INVX2BA10TH      rise   0.000   0.333   0.120  -      (484.900,383.100)   10.000   -       
timer0/CTS_cid_inv_00886/Y
-     INVX2BA10TH      rise   0.065   0.398   0.052  0.009  (484.700,383.300)    0.400      1    
timer0/CTS_cid_inv_00885/A
-     INVX5BA10TH      fall   0.000   0.398   0.048  -      (483.500,383.100)    1.400   -       
timer0/CTS_cid_inv_00885/Y
-     INVX5BA10TH      fall   0.038   0.436   0.029  0.015  (483.300,383.300)    0.400      1    
timer0/CTS_ccl_a_inv_00120/A
-     INVX9BA10TH      rise   0.000   0.436   0.035  -      (480.100,383.100)    3.400   -       
timer0/CTS_ccl_a_inv_00120/Y
-     INVX9BA10TH      rise   0.048   0.484   0.071  0.065  (479.900,383.300)    0.400      1    
timer0/CTS_ccl_a_inv_00116/A
-     INVX11BA10TH     fall   0.004   0.488   0.060  -      (198.100,364.900)  300.200   -       
timer0/CTS_ccl_a_inv_00116/Y
-     INVX11BA10TH     fall   0.036   0.525   0.027  0.022  (198.100,364.500)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.525   0.029  -      (185.900,323.700)   53.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.068   0.593   0.030  0.014  (182.100,322.900)    4.600      1    
timer0/g12388/A0
-     AOI21X8MA10TH    rise   0.000   0.593   0.030  -      (182.700,315.100)    8.400   -       
timer0/g12388/Y
-     AOI21X8MA10TH    rise   0.041   0.633   0.054  0.014  (183.100,315.700)    1.000      1    
timer0/g11982/A0
-     OAI21X8MA10TH    fall   0.000   0.633   0.044  -      (184.900,319.100)    5.200   -       
timer0/g11982/Y
-     OAI21X8MA10TH    fall   0.144   0.778   0.127  0.082  (184.900,318.900)    0.200     38    
timer0/timer_value_reg[13]/CK
-     DFFSRPQX1MA10TH  rise   0.002   0.780   0.213  -      (224.700,283.100)   75.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.209

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.080  0.018  (301.500,416.300)  -           1     
system0/CTS_ccl_a_inv_00516/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.080  -      (297.100,391.100)   29.600   -       
system0/CTS_ccl_a_inv_00516/Y
-     INVX7P5BA10TH   rise   0.012   0.012   0.020  0.009  (297.100,390.900)    0.200     1     
system0/CTS_ccl_a_inv_00512/A
-     INVX4BA10TH     fall   0.000   0.013   0.021  -      (299.100,399.100)   10.200   -       
system0/CTS_ccl_a_inv_00512/Y
-     INVX4BA10TH     fall   0.021   0.034   0.022  0.026  (298.300,399.100)    0.800     4     
CTS_ccl_a_inv_00496/A
-     INVX1BA10TH     rise   0.000   0.034   0.027  -      (295.500,403.100)    6.800   -       
CTS_ccl_a_inv_00496/Y
-     INVX1BA10TH     rise   0.019   0.053   0.025  0.005  (295.300,403.700)    0.800     1     
CTS_cdb_buf_01179/A
-     DLY4X0P5MA10TH  fall   0.000   0.053   0.021  -      (293.700,416.900)   14.800   -       
CTS_cdb_buf_01179/Y
-     DLY4X0P5MA10TH  fall   0.114   0.167   0.024  0.002  (295.500,416.700)    2.000     1     
CTS_ccl_a_inv_00493/A
-     INVX1BA10TH     fall   0.000   0.167   0.024  -      (296.700,416.900)    1.400   -       
CTS_ccl_a_inv_00493/Y
-     INVX1BA10TH     fall   0.043   0.209   0.051  0.015  (296.900,416.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.209   0.066  -      (293.900,415.300)    4.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/timer_value_reg[18]/CK
Delay     :  0.287

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.080  0.018  (301.500,416.300)  -            1    
system0/CTS_ccl_a_inv_00516/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.080  -      (297.100,391.100)   29.600   -       
system0/CTS_ccl_a_inv_00516/Y
-     INVX7P5BA10TH    rise   0.012   0.012   0.020  0.009  (297.100,390.900)    0.200      1    
system0/CTS_ccl_a_inv_00512/A
-     INVX4BA10TH      fall   0.000   0.013   0.021  -      (299.100,399.100)   10.200   -       
system0/CTS_ccl_a_inv_00512/Y
-     INVX4BA10TH      fall   0.021   0.034   0.022  0.026  (298.300,399.100)    0.800      4    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX11BA10TH  rise   0.000   0.034   0.027  -      (303.700,391.700)   12.800   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX11BA10TH  rise   0.034   0.068   0.020  0.033  (307.300,391.700)    3.600      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.001   0.069   0.020  -      (483.300,392.900)  177.200   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.048   0.116   0.048  0.005  (484.300,392.500)    1.400      1    
timer0/CTS_cid_inv_00886/A
-     INVX2BA10TH      rise   0.000   0.116   0.048  -      (484.900,383.100)   10.000   -       
timer0/CTS_cid_inv_00886/Y
-     INVX2BA10TH      rise   0.021   0.137   0.025  0.009  (484.700,383.300)    0.400      1    
timer0/CTS_cid_inv_00885/A
-     INVX5BA10TH      fall   0.000   0.137   0.024  -      (483.500,383.100)    1.400   -       
timer0/CTS_cid_inv_00885/Y
-     INVX5BA10TH      fall   0.016   0.153   0.015  0.016  (483.300,383.300)    0.400      1    
timer0/CTS_ccl_a_inv_00120/A
-     INVX9BA10TH      rise   0.000   0.153   0.017  -      (480.100,383.100)    3.400   -       
timer0/CTS_ccl_a_inv_00120/Y
-     INVX9BA10TH      rise   0.018   0.171   0.032  0.066  (479.900,383.300)    0.400      1    
timer0/CTS_ccl_a_inv_00116/A
-     INVX11BA10TH     fall   0.005   0.176   0.028  -      (198.100,364.900)  300.200   -       
timer0/CTS_ccl_a_inv_00116/Y
-     INVX11BA10TH     fall   0.012   0.188   0.014  0.019  (198.100,364.500)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.188   0.014  -      (185.900,323.700)   53.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.025   0.213   0.013  0.015  (182.100,322.900)    4.600      1    
timer0/g12388/A0
-     AOI21X8MA10TH    rise   0.000   0.213   0.013  -      (182.700,315.100)    8.400   -       
timer0/g12388/Y
-     AOI21X8MA10TH    rise   0.015   0.229   0.022  0.015  (183.100,315.700)    1.000      1    
timer0/g11982/A0
-     OAI21X8MA10TH    fall   0.000   0.229   0.018  -      (184.900,319.100)    5.200   -       
timer0/g11982/Y
-     OAI21X8MA10TH    fall   0.056   0.285   0.053  0.085  (184.900,318.900)    0.200     38    
timer0/timer_value_reg[18]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.287   0.090  -      (247.300,283.100)   98.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.210

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.080  0.018  (301.500,416.300)  -           1     
system0/CTS_ccl_a_inv_00516/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.080  -      (297.100,391.100)   29.600   -       
system0/CTS_ccl_a_inv_00516/Y
-     INVX7P5BA10TH   rise   0.012   0.013   0.020  0.009  (297.100,390.900)    0.200     1     
system0/CTS_ccl_a_inv_00512/A
-     INVX4BA10TH     fall   0.000   0.013   0.021  -      (299.100,399.100)   10.200   -       
system0/CTS_ccl_a_inv_00512/Y
-     INVX4BA10TH     fall   0.021   0.034   0.022  0.026  (298.300,399.100)    0.800     4     
CTS_ccl_a_inv_00496/A
-     INVX1BA10TH     rise   0.000   0.034   0.027  -      (295.500,403.100)    6.800   -       
CTS_ccl_a_inv_00496/Y
-     INVX1BA10TH     rise   0.019   0.053   0.025  0.005  (295.300,403.700)    0.800     1     
CTS_cdb_buf_01179/A
-     DLY4X0P5MA10TH  fall   0.000   0.053   0.021  -      (293.700,416.900)   14.800   -       
CTS_cdb_buf_01179/Y
-     DLY4X0P5MA10TH  fall   0.114   0.167   0.024  0.002  (295.500,416.700)    2.000     1     
CTS_ccl_a_inv_00493/A
-     INVX1BA10TH     fall   0.000   0.167   0.024  -      (296.700,416.900)    1.400   -       
CTS_ccl_a_inv_00493/Y
-     INVX1BA10TH     fall   0.043   0.210   0.051  0.015  (296.900,416.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.210   0.066  -      (293.900,415.300)    4.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/timer_value_reg[18]/CK
Delay     :  0.289

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.080  0.018  (301.500,416.300)  -            1    
system0/CTS_ccl_a_inv_00516/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.080  -      (297.100,391.100)   29.600   -       
system0/CTS_ccl_a_inv_00516/Y
-     INVX7P5BA10TH    rise   0.012   0.013   0.020  0.009  (297.100,390.900)    0.200      1    
system0/CTS_ccl_a_inv_00512/A
-     INVX4BA10TH      fall   0.000   0.013   0.021  -      (299.100,399.100)   10.200   -       
system0/CTS_ccl_a_inv_00512/Y
-     INVX4BA10TH      fall   0.021   0.034   0.022  0.026  (298.300,399.100)    0.800      4    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX11BA10TH  rise   0.000   0.034   0.027  -      (303.700,391.700)   12.800   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX11BA10TH  rise   0.034   0.068   0.020  0.033  (307.300,391.700)    3.600      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.001   0.069   0.020  -      (483.300,392.900)  177.200   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.048   0.117   0.051  0.005  (484.300,392.500)    1.400      1    
timer0/CTS_cid_inv_00886/A
-     INVX2BA10TH      rise   0.000   0.117   0.051  -      (484.900,383.100)   10.000   -       
timer0/CTS_cid_inv_00886/Y
-     INVX2BA10TH      rise   0.021   0.138   0.026  0.009  (484.700,383.300)    0.400      1    
timer0/CTS_cid_inv_00885/A
-     INVX5BA10TH      fall   0.000   0.138   0.024  -      (483.500,383.100)    1.400   -       
timer0/CTS_cid_inv_00885/Y
-     INVX5BA10TH      fall   0.016   0.153   0.015  0.016  (483.300,383.300)    0.400      1    
timer0/CTS_ccl_a_inv_00120/A
-     INVX9BA10TH      rise   0.000   0.154   0.017  -      (480.100,383.100)    3.400   -       
timer0/CTS_ccl_a_inv_00120/Y
-     INVX9BA10TH      rise   0.018   0.172   0.032  0.066  (479.900,383.300)    0.400      1    
timer0/CTS_ccl_a_inv_00116/A
-     INVX11BA10TH     fall   0.005   0.177   0.028  -      (198.100,364.900)  300.200   -       
timer0/CTS_ccl_a_inv_00116/Y
-     INVX11BA10TH     fall   0.012   0.189   0.014  0.019  (198.100,364.500)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.189   0.014  -      (185.900,323.700)   53.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.025   0.215   0.013  0.015  (182.100,322.900)    4.600      1    
timer0/g12388/A0
-     AOI21X8MA10TH    rise   0.000   0.215   0.013  -      (182.700,315.100)    8.400   -       
timer0/g12388/Y
-     AOI21X8MA10TH    rise   0.015   0.230   0.022  0.015  (183.100,315.700)    1.000      1    
timer0/g11982/A0
-     OAI21X8MA10TH    fall   0.000   0.230   0.018  -      (184.900,319.100)    5.200   -       
timer0/g11982/Y
-     OAI21X8MA10TH    fall   0.056   0.286   0.053  0.085  (184.900,318.900)    0.200     38    
timer0/timer_value_reg[18]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.289   0.090  -      (247.300,283.100)   98.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.653

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.079  0.006  (307.300,404.300)  -           1     
system0/CTS_ccl_a_inv_00490/A
-     INVX2BA10TH     rise   0.000   0.000   0.079  -      (311.700,399.100)    9.600   -       
system0/CTS_ccl_a_inv_00490/Y
-     INVX2BA10TH     rise   0.056   0.056   0.056  0.011  (311.500,399.300)    0.400     1     
system0/CTS_ccl_a_inv_00486/A
-     INVX4BA10TH     fall   0.000   0.057   0.046  -      (301.300,403.100)   14.000   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX4BA10TH     fall   0.053   0.110   0.051  0.025  (300.500,403.100)    0.800     4     
CTS_ccl_a_inv_00470/A
-     INVX1BA10TH     rise   0.000   0.110   0.062  -      (327.100,412.900)   36.400   -       
CTS_ccl_a_inv_00470/Y
-     INVX1BA10TH     rise   0.149   0.259   0.276  0.029  (326.900,412.300)    0.800     1     
CTS_ccl_a_inv_00467/A
-     INVX1BA10TH     fall   0.001   0.260   0.219  -      (214.500,487.100)  187.200   -       
CTS_ccl_a_inv_00467/Y
-     INVX1BA10TH     fall   0.173   0.433   0.144  0.017  (214.700,487.700)    0.800     1     
CTS_cdb_inv_01177/A
-     INVX1BA10TH     rise   0.000   0.433   0.171  -      (292.700,456.900)  108.800   -       
CTS_cdb_inv_01177/Y
-     INVX1BA10TH     rise   0.098   0.531   0.082  0.007  (292.900,456.300)    0.800     1     
CTS_cdb_inv_01178/A
-     INVX1BA10TH     fall   0.000   0.531   0.074  -      (300.700,432.900)   31.200   -       
CTS_cdb_inv_01178/Y
-     INVX1BA10TH     fall   0.122   0.653   0.134  0.017  (300.900,432.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.653   0.170  -      (288.700,423.300)   21.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/compare0_int_flag_reg/CK
Delay     :  0.797

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.079  0.006  (307.300,404.300)  -            1    
system0/CTS_ccl_a_inv_00490/A
-     INVX2BA10TH      rise   0.000   0.000   0.079  -      (311.700,399.100)    9.600   -       
system0/CTS_ccl_a_inv_00490/Y
-     INVX2BA10TH      rise   0.056   0.056   0.056  0.011  (311.500,399.300)    0.400      1    
system0/CTS_ccl_a_inv_00486/A
-     INVX4BA10TH      fall   0.000   0.057   0.046  -      (301.300,403.100)   14.000   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX4BA10TH      fall   0.053   0.110   0.051  0.025  (300.500,403.100)    0.800      4    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.110   0.062  -      (304.500,403.700)    4.600   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX6BA10TH   rise   0.111   0.220   0.069  0.035  (307.300,402.900)    3.600      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.001   0.222   0.069  -      (471.300,396.900)  170.000   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.126   0.348   0.097  0.004  (470.700,396.500)    1.000      1    
timer1/CTS_cid_inv_00832/A
-     INVX2BA10TH      rise   0.000   0.348   0.097  -      (469.900,392.900)    4.400   -       
timer1/CTS_cid_inv_00832/Y
-     INVX2BA10TH      rise   0.079   0.427   0.092  0.019  (469.700,392.700)    0.400      1    
timer1/CTS_cid_inv_00831/A
-     INVX5BA10TH      fall   0.000   0.427   0.074  -      (410.900,388.900)   62.600   -       
timer1/CTS_cid_inv_00831/Y
-     INVX5BA10TH      fall   0.077   0.505   0.073  0.044  (411.100,388.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX6BA10TH   rise   0.002   0.507   0.087  -      (199.700,387.700)  212.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX6BA10TH   rise   0.099   0.606   0.043  0.015  (196.900,386.900)    3.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.606   0.043  -      (197.300,372.900)   14.400   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.045   0.650   0.055  0.015  (196.900,372.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.650   0.045  -      (195.900,360.900)   12.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.145   0.795   0.126  0.075  (197.900,361.100)    2.200     38    
timer1/compare0_int_flag_reg/CK
-     DFFRPQX1MA10TH   rise   0.002   0.797   0.197  -      (247.300,363.300)   51.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.654

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.079  0.006  (307.300,404.300)  -           1     
system0/CTS_ccl_a_inv_00490/A
-     INVX2BA10TH     rise   0.000   0.000   0.079  -      (311.700,399.100)    9.600   -       
system0/CTS_ccl_a_inv_00490/Y
-     INVX2BA10TH     rise   0.056   0.057   0.056  0.011  (311.500,399.300)    0.400     1     
system0/CTS_ccl_a_inv_00486/A
-     INVX4BA10TH     fall   0.000   0.057   0.046  -      (301.300,403.100)   14.000   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX4BA10TH     fall   0.053   0.110   0.051  0.025  (300.500,403.100)    0.800     4     
CTS_ccl_a_inv_00470/A
-     INVX1BA10TH     rise   0.000   0.110   0.062  -      (327.100,412.900)   36.400   -       
CTS_ccl_a_inv_00470/Y
-     INVX1BA10TH     rise   0.149   0.259   0.276  0.029  (326.900,412.300)    0.800     1     
CTS_ccl_a_inv_00467/A
-     INVX1BA10TH     fall   0.001   0.260   0.219  -      (214.500,487.100)  187.200   -       
CTS_ccl_a_inv_00467/Y
-     INVX1BA10TH     fall   0.173   0.433   0.144  0.017  (214.700,487.700)    0.800     1     
CTS_cdb_inv_01177/A
-     INVX1BA10TH     rise   0.001   0.434   0.171  -      (292.700,456.900)  108.800   -       
CTS_cdb_inv_01177/Y
-     INVX1BA10TH     rise   0.098   0.532   0.082  0.007  (292.900,456.300)    0.800     1     
CTS_cdb_inv_01178/A
-     INVX1BA10TH     fall   0.000   0.532   0.074  -      (300.700,432.900)   31.200   -       
CTS_cdb_inv_01178/Y
-     INVX1BA10TH     fall   0.122   0.654   0.134  0.017  (300.900,432.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.654   0.170  -      (288.700,423.300)   21.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/compare0_int_flag_reg/CK
Delay     :  0.800

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.079  0.006  (307.300,404.300)  -            1    
system0/CTS_ccl_a_inv_00490/A
-     INVX2BA10TH      rise   0.000   0.000   0.079  -      (311.700,399.100)    9.600   -       
system0/CTS_ccl_a_inv_00490/Y
-     INVX2BA10TH      rise   0.056   0.057   0.056  0.011  (311.500,399.300)    0.400      1    
system0/CTS_ccl_a_inv_00486/A
-     INVX4BA10TH      fall   0.000   0.057   0.046  -      (301.300,403.100)   14.000   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX4BA10TH      fall   0.053   0.110   0.051  0.025  (300.500,403.100)    0.800      4    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.110   0.062  -      (304.500,403.700)    4.600   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX6BA10TH   rise   0.111   0.221   0.069  0.035  (307.300,402.900)    3.600      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.001   0.222   0.069  -      (471.300,396.900)  170.000   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.126   0.348   0.103  0.004  (470.700,396.500)    1.000      1    
timer1/CTS_cid_inv_00832/A
-     INVX2BA10TH      rise   0.000   0.348   0.103  -      (469.900,392.900)    4.400   -       
timer1/CTS_cid_inv_00832/Y
-     INVX2BA10TH      rise   0.081   0.429   0.092  0.019  (469.700,392.700)    0.400      1    
timer1/CTS_cid_inv_00831/A
-     INVX5BA10TH      fall   0.001   0.430   0.074  -      (410.900,388.900)   62.600   -       
timer1/CTS_cid_inv_00831/Y
-     INVX5BA10TH      fall   0.077   0.507   0.073  0.044  (411.100,388.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX6BA10TH   rise   0.002   0.510   0.087  -      (199.700,387.700)  212.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX6BA10TH   rise   0.099   0.608   0.043  0.015  (196.900,386.900)    3.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.608   0.043  -      (197.300,372.900)   14.400   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.045   0.653   0.055  0.015  (196.900,372.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.653   0.045  -      (195.900,360.900)   12.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.145   0.798   0.126  0.075  (197.900,361.100)    2.200     38    
timer1/compare0_int_flag_reg/CK
-     DFFRPQX1MA10TH   rise   0.002   0.800   0.197  -      (247.300,363.300)   51.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.251

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.035  0.006  (307.300,404.300)  -           1     
system0/CTS_ccl_a_inv_00490/A
-     INVX2BA10TH     rise   0.000   0.000   0.035  -      (311.700,399.100)    9.600   -       
system0/CTS_ccl_a_inv_00490/Y
-     INVX2BA10TH     rise   0.020   0.021   0.026  0.011  (311.500,399.300)    0.400     1     
system0/CTS_ccl_a_inv_00486/A
-     INVX4BA10TH     fall   0.000   0.021   0.023  -      (301.300,403.100)   14.000   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX4BA10TH     fall   0.021   0.041   0.021  0.023  (300.500,403.100)    0.800     4     
CTS_ccl_a_inv_00470/A
-     INVX1BA10TH     rise   0.000   0.041   0.025  -      (327.100,412.900)   36.400   -       
CTS_ccl_a_inv_00470/Y
-     INVX1BA10TH     rise   0.059   0.101   0.121  0.029  (326.900,412.300)    0.800     1     
CTS_ccl_a_inv_00467/A
-     INVX1BA10TH     fall   0.001   0.102   0.093  -      (214.500,487.100)  187.200   -       
CTS_ccl_a_inv_00467/Y
-     INVX1BA10TH     fall   0.065   0.167   0.070  0.017  (214.700,487.700)    0.800     1     
CTS_cdb_inv_01177/A
-     INVX1BA10TH     rise   0.000   0.167   0.078  -      (292.700,456.900)  108.800   -       
CTS_cdb_inv_01177/Y
-     INVX1BA10TH     rise   0.032   0.199   0.042  0.007  (292.900,456.300)    0.800     1     
CTS_cdb_inv_01178/A
-     INVX1BA10TH     fall   0.000   0.200   0.038  -      (300.700,432.900)   31.200   -       
CTS_cdb_inv_01178/Y
-     INVX1BA10TH     fall   0.051   0.251   0.058  0.018  (300.900,432.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.251   0.076  -      (288.700,423.300)   21.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/compare0_int_flag_reg/CK
Delay     :  0.300

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.035  0.006  (307.300,404.300)  -            1    
system0/CTS_ccl_a_inv_00490/A
-     INVX2BA10TH      rise   0.000   0.000   0.035  -      (311.700,399.100)    9.600   -       
system0/CTS_ccl_a_inv_00490/Y
-     INVX2BA10TH      rise   0.020   0.021   0.026  0.011  (311.500,399.300)    0.400      1    
system0/CTS_ccl_a_inv_00486/A
-     INVX4BA10TH      fall   0.000   0.021   0.023  -      (301.300,403.100)   14.000   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX4BA10TH      fall   0.021   0.041   0.021  0.023  (300.500,403.100)    0.800      4    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.041   0.025  -      (304.500,403.700)    4.600   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX6BA10TH   rise   0.041   0.082   0.030  0.036  (307.300,402.900)    3.600      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.001   0.084   0.030  -      (471.300,396.900)  170.000   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.045   0.128   0.041  0.004  (470.700,396.500)    1.000      1    
timer1/CTS_cid_inv_00832/A
-     INVX2BA10TH      rise   0.000   0.128   0.041  -      (469.900,392.900)    4.400   -       
timer1/CTS_cid_inv_00832/Y
-     INVX2BA10TH      rise   0.029   0.157   0.041  0.019  (469.700,392.700)    0.400      1    
timer1/CTS_cid_inv_00831/A
-     INVX5BA10TH      fall   0.000   0.158   0.034  -      (410.900,388.900)   62.600   -       
timer1/CTS_cid_inv_00831/Y
-     INVX5BA10TH      fall   0.029   0.187   0.033  0.043  (411.100,388.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX6BA10TH   rise   0.002   0.189   0.038  -      (199.700,387.700)  212.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX6BA10TH   rise   0.036   0.225   0.019  0.016  (196.900,386.900)    3.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.225   0.019  -      (197.300,372.900)   14.400   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.016   0.241   0.022  0.015  (196.900,372.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.241   0.018  -      (195.900,360.900)   12.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.057   0.298   0.052  0.077  (197.900,361.100)    2.200     38    
timer1/compare0_int_flag_reg/CK
-     DFFRPQX1MA10TH   rise   0.002   0.300   0.084  -      (247.300,363.300)   51.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.252

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.035  0.006  (307.300,404.300)  -           1     
system0/CTS_ccl_a_inv_00490/A
-     INVX2BA10TH     rise   0.000   0.000   0.035  -      (311.700,399.100)    9.600   -       
system0/CTS_ccl_a_inv_00490/Y
-     INVX2BA10TH     rise   0.020   0.021   0.026  0.011  (311.500,399.300)    0.400     1     
system0/CTS_ccl_a_inv_00486/A
-     INVX4BA10TH     fall   0.000   0.021   0.023  -      (301.300,403.100)   14.000   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX4BA10TH     fall   0.021   0.041   0.021  0.023  (300.500,403.100)    0.800     4     
CTS_ccl_a_inv_00470/A
-     INVX1BA10TH     rise   0.000   0.041   0.025  -      (327.100,412.900)   36.400   -       
CTS_ccl_a_inv_00470/Y
-     INVX1BA10TH     rise   0.059   0.101   0.121  0.029  (326.900,412.300)    0.800     1     
CTS_ccl_a_inv_00467/A
-     INVX1BA10TH     fall   0.001   0.102   0.093  -      (214.500,487.100)  187.200   -       
CTS_ccl_a_inv_00467/Y
-     INVX1BA10TH     fall   0.065   0.167   0.070  0.017  (214.700,487.700)    0.800     1     
CTS_cdb_inv_01177/A
-     INVX1BA10TH     rise   0.001   0.168   0.078  -      (292.700,456.900)  108.800   -       
CTS_cdb_inv_01177/Y
-     INVX1BA10TH     rise   0.032   0.200   0.042  0.007  (292.900,456.300)    0.800     1     
CTS_cdb_inv_01178/A
-     INVX1BA10TH     fall   0.000   0.200   0.038  -      (300.700,432.900)   31.200   -       
CTS_cdb_inv_01178/Y
-     INVX1BA10TH     fall   0.051   0.252   0.058  0.018  (300.900,432.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.252   0.076  -      (288.700,423.300)   21.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/compare0_int_flag_reg/CK
Delay     :  0.301

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.035  0.006  (307.300,404.300)  -            1    
system0/CTS_ccl_a_inv_00490/A
-     INVX2BA10TH      rise   0.000   0.000   0.035  -      (311.700,399.100)    9.600   -       
system0/CTS_ccl_a_inv_00490/Y
-     INVX2BA10TH      rise   0.020   0.021   0.026  0.011  (311.500,399.300)    0.400      1    
system0/CTS_ccl_a_inv_00486/A
-     INVX4BA10TH      fall   0.000   0.021   0.023  -      (301.300,403.100)   14.000   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX4BA10TH      fall   0.021   0.041   0.021  0.023  (300.500,403.100)    0.800      4    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.041   0.025  -      (304.500,403.700)    4.600   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX6BA10TH   rise   0.041   0.082   0.030  0.036  (307.300,402.900)    3.600      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.001   0.084   0.030  -      (471.300,396.900)  170.000   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.045   0.128   0.043  0.004  (470.700,396.500)    1.000      1    
timer1/CTS_cid_inv_00832/A
-     INVX2BA10TH      rise   0.000   0.128   0.043  -      (469.900,392.900)    4.400   -       
timer1/CTS_cid_inv_00832/Y
-     INVX2BA10TH      rise   0.030   0.158   0.041  0.019  (469.700,392.700)    0.400      1    
timer1/CTS_cid_inv_00831/A
-     INVX5BA10TH      fall   0.001   0.159   0.034  -      (410.900,388.900)   62.600   -       
timer1/CTS_cid_inv_00831/Y
-     INVX5BA10TH      fall   0.029   0.188   0.033  0.043  (411.100,388.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX6BA10TH   rise   0.002   0.190   0.038  -      (199.700,387.700)  212.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX6BA10TH   rise   0.036   0.226   0.019  0.016  (196.900,386.900)    3.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.226   0.019  -      (197.300,372.900)   14.400   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.016   0.242   0.022  0.015  (196.900,372.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.242   0.018  -      (195.900,360.900)   12.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.057   0.299   0.052  0.077  (197.900,361.100)    2.200     38    
timer1/compare0_int_flag_reg/CK
-     DFFRPQX1MA10TH   rise   0.002   0.301   0.084  -      (247.300,363.300)   51.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[10]/CK
Delay     :  0.417

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.121  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00451/A
-     INVX4BA10TH      rise   0.000   0.000   0.121  -      (1181.900,407.100)   13.585   -       
CTS_ccl_inv_00451/Y
-     INVX4BA10TH      rise   0.053   0.053   0.032  0.009  (1181.100,407.100)    0.800      1    
CTS_ccl_inv_00448/A
-     INVX5BA10TH      fall   0.000   0.053   0.040  -      (1180.500,411.100)    4.600   -       
CTS_ccl_inv_00448/Y
-     INVX5BA10TH      fall   0.095   0.147   0.124  0.080  (1180.300,411.300)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.008   0.155   0.150  -      (672.700,412.900)   509.200   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.102   0.257   0.108  0.014  (674.500,412.300)     2.400      1    
spi0/CTS_cid_inv_00656/A
-     INVX7P5BA10TH    rise   0.000   0.257   0.108  -      (664.900,412.900)    10.200   -       
spi0/CTS_cid_inv_00656/Y
-     INVX7P5BA10TH    rise   0.073   0.331   0.072  0.056  (664.900,413.100)     0.200      2    
spi0/CTS_ccl_a_inv_00443/A
-     INVX13BA10TH     fall   0.003   0.333   0.064  -      (497.100,415.100)   169.800   -       
spi0/CTS_ccl_a_inv_00443/Y
-     INVX13BA10TH     fall   0.084   0.417   0.091  0.152  (497.100,415.500)     0.400     66    
spi0/s_tx_sreg_reg[10]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.417   0.107  -      (499.900,419.100)     6.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.428

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.121  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00451/A
-     INVX4BA10TH      rise   0.000   0.000   0.121  -      (1181.900,407.100)   13.585   -       
CTS_ccl_inv_00451/Y
-     INVX4BA10TH      rise   0.053   0.053   0.032  0.009  (1181.100,407.100)    0.800     1     
CTS_ccl_inv_00448/A
-     INVX5BA10TH      fall   0.000   0.053   0.040  -      (1180.500,411.100)    4.600   -       
CTS_ccl_inv_00448/Y
-     INVX5BA10TH      fall   0.095   0.147   0.124  0.080  (1180.300,411.300)    0.400     1     
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.008   0.155   0.150  -      (672.700,412.900)   509.200   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.102   0.257   0.108  0.014  (674.500,412.300)     2.400     1     
spi0/CTS_cid_inv_00656/A
-     INVX7P5BA10TH    rise   0.000   0.257   0.108  -      (664.900,412.900)    10.200   -       
spi0/CTS_cid_inv_00656/Y
-     INVX7P5BA10TH    rise   0.073   0.331   0.072  0.056  (664.900,413.100)     0.200     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX4BA10TH   fall   0.003   0.333   0.064  -      (495.500,431.700)   188.000   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   fall   0.094   0.428   0.040  0.012  (492.700,430.900)     3.600     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.428   0.040  -      (488.500,444.900)    18.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[20]/CK
Delay     :  0.419

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.121  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00451/A
-     INVX4BA10TH      rise   0.000   0.000   0.121  -      (1181.900,407.100)   13.585   -       
CTS_ccl_inv_00451/Y
-     INVX4BA10TH      rise   0.053   0.053   0.032  0.009  (1181.100,407.100)    0.800      1    
CTS_ccl_inv_00448/A
-     INVX5BA10TH      fall   0.000   0.053   0.040  -      (1180.500,411.100)    4.600   -       
CTS_ccl_inv_00448/Y
-     INVX5BA10TH      fall   0.095   0.147   0.124  0.080  (1180.300,411.300)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.008   0.155   0.150  -      (672.700,412.900)   509.200   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.102   0.257   0.112  0.014  (674.500,412.300)     2.400      1    
spi0/CTS_cid_inv_00656/A
-     INVX7P5BA10TH    rise   0.000   0.257   0.112  -      (664.900,412.900)    10.200   -       
spi0/CTS_cid_inv_00656/Y
-     INVX7P5BA10TH    rise   0.074   0.332   0.073  0.056  (664.900,413.100)     0.200      2    
spi0/CTS_ccl_a_inv_00443/A
-     INVX13BA10TH     fall   0.003   0.335   0.065  -      (497.100,415.100)   169.800   -       
spi0/CTS_ccl_a_inv_00443/Y
-     INVX13BA10TH     fall   0.084   0.419   0.091  0.152  (497.100,415.500)     0.400     66    
spi0/s_tx_sreg_reg[20]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.419   0.107  -      (504.500,420.900)    12.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.429

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.121  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00451/A
-     INVX4BA10TH      rise   0.000   0.000   0.121  -      (1181.900,407.100)   13.585   -       
CTS_ccl_inv_00451/Y
-     INVX4BA10TH      rise   0.053   0.053   0.032  0.009  (1181.100,407.100)    0.800     1     
CTS_ccl_inv_00448/A
-     INVX5BA10TH      fall   0.000   0.053   0.040  -      (1180.500,411.100)    4.600   -       
CTS_ccl_inv_00448/Y
-     INVX5BA10TH      fall   0.095   0.147   0.124  0.080  (1180.300,411.300)    0.400     1     
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.008   0.155   0.150  -      (672.700,412.900)   509.200   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.102   0.257   0.112  0.014  (674.500,412.300)     2.400     1     
spi0/CTS_cid_inv_00656/A
-     INVX7P5BA10TH    rise   0.000   0.257   0.112  -      (664.900,412.900)    10.200   -       
spi0/CTS_cid_inv_00656/Y
-     INVX7P5BA10TH    rise   0.074   0.332   0.073  0.056  (664.900,413.100)     0.200     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX4BA10TH   fall   0.003   0.335   0.065  -      (495.500,431.700)   188.000   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   fall   0.095   0.429   0.040  0.012  (492.700,430.900)     3.600     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.429   0.040  -      (488.500,444.900)    18.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[22]/CK
Delay     :  0.159

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.055  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00451/A
-     INVX4BA10TH      rise   0.000   0.000   0.055  -      (1181.900,407.100)   13.585   -       
CTS_ccl_inv_00451/Y
-     INVX4BA10TH      rise   0.015   0.015   0.016  0.010  (1181.100,407.100)    0.800      1    
CTS_ccl_inv_00448/A
-     INVX5BA10TH      fall   0.000   0.015   0.020  -      (1180.500,411.100)    4.600   -       
CTS_ccl_inv_00448/Y
-     INVX5BA10TH      fall   0.039   0.054   0.055  0.081  (1180.300,411.300)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.008   0.062   0.069  -      (672.700,412.900)   509.200   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.034   0.096   0.045  0.015  (674.500,412.300)     2.400      1    
spi0/CTS_cid_inv_00656/A
-     INVX7P5BA10TH    rise   0.000   0.096   0.045  -      (664.900,412.900)    10.200   -       
spi0/CTS_cid_inv_00656/Y
-     INVX7P5BA10TH    rise   0.026   0.122   0.033  0.057  (664.900,413.100)     0.200      2    
spi0/CTS_ccl_a_inv_00443/A
-     INVX13BA10TH     fall   0.003   0.125   0.031  -      (497.100,415.100)   169.800   -       
spi0/CTS_ccl_a_inv_00443/Y
-     INVX13BA10TH     fall   0.035   0.159   0.042  0.157  (497.100,415.500)     0.400     66    
spi0/s_tx_sreg_reg[22]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.159   0.050  -      (504.100,415.100)     7.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[3]/CKN
Delay     :  0.164

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.055  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00451/A
-     INVX4BA10TH      rise   0.000   0.000   0.055  -      (1181.900,407.100)   13.585   -       
CTS_ccl_inv_00451/Y
-     INVX4BA10TH      rise   0.015   0.015   0.016  0.010  (1181.100,407.100)    0.800      1    
CTS_ccl_inv_00448/A
-     INVX5BA10TH      fall   0.000   0.015   0.020  -      (1180.500,411.100)    4.600   -       
CTS_ccl_inv_00448/Y
-     INVX5BA10TH      fall   0.039   0.054   0.055  0.081  (1180.300,411.300)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.008   0.062   0.069  -      (672.700,412.900)   509.200   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.034   0.096   0.045  0.015  (674.500,412.300)     2.400      1    
spi0/CTS_cid_inv_00656/A
-     INVX7P5BA10TH    rise   0.000   0.096   0.045  -      (664.900,412.900)    10.200   -       
spi0/CTS_cid_inv_00656/Y
-     INVX7P5BA10TH    rise   0.026   0.122   0.033  0.057  (664.900,413.100)     0.200      2    
spi0/CTS_ccl_a_inv_00443/A
-     INVX13BA10TH     fall   0.003   0.125   0.031  -      (497.100,415.100)   169.800   -       
spi0/CTS_ccl_a_inv_00443/Y
-     INVX13BA10TH     fall   0.035   0.159   0.042  0.157  (497.100,415.500)     0.400     66    
spi0/s_rx_sreg_reg[3]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.164   0.050  -      (333.900,416.900)   164.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[22]/CK
Delay     :  0.160

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.055  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00451/A
-     INVX4BA10TH      rise   0.000   0.000   0.055  -      (1181.900,407.100)   13.585   -       
CTS_ccl_inv_00451/Y
-     INVX4BA10TH      rise   0.015   0.016   0.016  0.010  (1181.100,407.100)    0.800      1    
CTS_ccl_inv_00448/A
-     INVX5BA10TH      fall   0.000   0.016   0.020  -      (1180.500,411.100)    4.600   -       
CTS_ccl_inv_00448/Y
-     INVX5BA10TH      fall   0.039   0.054   0.055  0.081  (1180.300,411.300)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.008   0.063   0.069  -      (672.700,412.900)   509.200   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.034   0.097   0.045  0.015  (674.500,412.300)     2.400      1    
spi0/CTS_cid_inv_00656/A
-     INVX7P5BA10TH    rise   0.000   0.097   0.045  -      (664.900,412.900)    10.200   -       
spi0/CTS_cid_inv_00656/Y
-     INVX7P5BA10TH    rise   0.026   0.122   0.034  0.057  (664.900,413.100)     0.200      2    
spi0/CTS_ccl_a_inv_00443/A
-     INVX13BA10TH     fall   0.003   0.125   0.031  -      (497.100,415.100)   169.800   -       
spi0/CTS_ccl_a_inv_00443/Y
-     INVX13BA10TH     fall   0.035   0.159   0.042  0.157  (497.100,415.500)     0.400     66    
spi0/s_tx_sreg_reg[22]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.160   0.050  -      (504.100,415.100)     7.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[3]/CKN
Delay     :  0.164

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.055  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00451/A
-     INVX4BA10TH      rise   0.000   0.000   0.055  -      (1181.900,407.100)   13.585   -       
CTS_ccl_inv_00451/Y
-     INVX4BA10TH      rise   0.015   0.016   0.016  0.010  (1181.100,407.100)    0.800      1    
CTS_ccl_inv_00448/A
-     INVX5BA10TH      fall   0.000   0.016   0.020  -      (1180.500,411.100)    4.600   -       
CTS_ccl_inv_00448/Y
-     INVX5BA10TH      fall   0.039   0.054   0.055  0.081  (1180.300,411.300)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.008   0.063   0.069  -      (672.700,412.900)   509.200   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.034   0.097   0.045  0.015  (674.500,412.300)     2.400      1    
spi0/CTS_cid_inv_00656/A
-     INVX7P5BA10TH    rise   0.000   0.097   0.045  -      (664.900,412.900)    10.200   -       
spi0/CTS_cid_inv_00656/Y
-     INVX7P5BA10TH    rise   0.026   0.122   0.034  0.057  (664.900,413.100)     0.200      2    
spi0/CTS_ccl_a_inv_00443/A
-     INVX13BA10TH     fall   0.003   0.125   0.031  -      (497.100,415.100)   169.800   -       
spi0/CTS_ccl_a_inv_00443/Y
-     INVX13BA10TH     fall   0.035   0.159   0.042  0.157  (497.100,415.500)     0.400     66    
spi0/s_rx_sreg_reg[3]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.164   0.050  -      (333.900,416.900)   164.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[28]/CKN
Delay     :  0.353

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.060  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00568/A
-     INVX3BA10TH      rise   0.000   0.000   0.060  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00568/Y
-     INVX3BA10TH      rise   0.051   0.051   0.057  0.017  (646.300,3.500)      0.400      1    
CTS_cid_inv_00567/A
-     INVX9BA10TH      fall   0.000   0.051   0.047  -      (636.300,7.100)     13.600   -       
CTS_cid_inv_00567/Y
-     INVX9BA10TH      fall   0.054   0.105   0.055  0.059  (636.100,7.300)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.005   0.109   0.066  -      (487.500,261.100)  402.400   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.076   0.186   0.114  0.011  (488.500,260.300)    1.800      1    
spi1/CTS_cid_inv_00678/A
-     INVX6BA10TH      rise   0.000   0.186   0.114  -      (479.500,260.900)    9.600   -       
spi1/CTS_cid_inv_00678/Y
-     INVX6BA10TH      rise   0.081   0.267   0.083  0.052  (479.700,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00419/A
-     INVX11BA10TH     fall   0.003   0.270   0.073  -      (312.500,283.100)  189.600   -       
spi1/CTS_ccl_a_inv_00419/Y
-     INVX11BA10TH     fall   0.084   0.353   0.086  0.125  (312.500,283.500)    0.400     66    
spi1/s_rx_sreg_reg[28]/CKN
-     DFFNRPQX1MA10TH  rise   0.000   0.353   0.102  -      (312.700,280.900)    2.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.358

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.060  0.005  (646.215,0.000)    -           1     
CTS_cid_inv_00568/A
-     INVX3BA10TH      rise   0.000   0.000   0.060  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00568/Y
-     INVX3BA10TH      rise   0.051   0.051   0.057  0.017  (646.300,3.500)      0.400     1     
CTS_cid_inv_00567/A
-     INVX9BA10TH      fall   0.000   0.051   0.047  -      (636.300,7.100)     13.600   -       
CTS_cid_inv_00567/Y
-     INVX9BA10TH      fall   0.054   0.105   0.055  0.059  (636.100,7.300)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.005   0.109   0.066  -      (487.500,261.100)  402.400   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.076   0.186   0.114  0.011  (488.500,260.300)    1.800     1     
spi1/CTS_cid_inv_00678/A
-     INVX6BA10TH      rise   0.000   0.186   0.114  -      (479.500,260.900)    9.600   -       
spi1/CTS_cid_inv_00678/Y
-     INVX6BA10TH      rise   0.081   0.267   0.083  0.052  (479.700,260.700)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX5BA10TH   fall   0.003   0.270   0.073  -      (303.100,279.700)  195.600   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX5BA10TH   fall   0.088   0.358   0.032  0.008  (300.300,278.900)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.358   0.032  -      (294.100,275.100)   10.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[28]/CKN
Delay     :  0.355

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.060  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00568/A
-     INVX3BA10TH      rise   0.000   0.000   0.060  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00568/Y
-     INVX3BA10TH      rise   0.051   0.051   0.057  0.017  (646.300,3.500)      0.400      1    
CTS_cid_inv_00567/A
-     INVX9BA10TH      fall   0.000   0.051   0.047  -      (636.300,7.100)     13.600   -       
CTS_cid_inv_00567/Y
-     INVX9BA10TH      fall   0.054   0.105   0.055  0.059  (636.100,7.300)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.005   0.110   0.066  -      (487.500,261.100)  402.400   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.076   0.186   0.120  0.011  (488.500,260.300)    1.800      1    
spi1/CTS_cid_inv_00678/A
-     INVX6BA10TH      rise   0.000   0.186   0.120  -      (479.500,260.900)    9.600   -       
spi1/CTS_cid_inv_00678/Y
-     INVX6BA10TH      rise   0.083   0.269   0.083  0.052  (479.700,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00419/A
-     INVX11BA10TH     fall   0.003   0.272   0.073  -      (312.500,283.100)  189.600   -       
spi1/CTS_ccl_a_inv_00419/Y
-     INVX11BA10TH     fall   0.084   0.355   0.086  0.125  (312.500,283.500)    0.400     66    
spi1/s_rx_sreg_reg[28]/CKN
-     DFFNRPQX1MA10TH  rise   0.000   0.355   0.102  -      (312.700,280.900)    2.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.360

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.060  0.005  (646.215,0.000)    -           1     
CTS_cid_inv_00568/A
-     INVX3BA10TH      rise   0.000   0.000   0.060  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00568/Y
-     INVX3BA10TH      rise   0.051   0.051   0.057  0.017  (646.300,3.500)      0.400     1     
CTS_cid_inv_00567/A
-     INVX9BA10TH      fall   0.000   0.051   0.047  -      (636.300,7.100)     13.600   -       
CTS_cid_inv_00567/Y
-     INVX9BA10TH      fall   0.054   0.105   0.055  0.059  (636.100,7.300)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.005   0.110   0.066  -      (487.500,261.100)  402.400   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.076   0.186   0.120  0.011  (488.500,260.300)    1.800     1     
spi1/CTS_cid_inv_00678/A
-     INVX6BA10TH      rise   0.000   0.186   0.120  -      (479.500,260.900)    9.600   -       
spi1/CTS_cid_inv_00678/Y
-     INVX6BA10TH      rise   0.083   0.269   0.083  0.052  (479.700,260.700)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX5BA10TH   fall   0.003   0.272   0.073  -      (303.100,279.700)  195.600   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX5BA10TH   fall   0.088   0.360   0.032  0.008  (300.300,278.900)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.360   0.032  -      (294.100,275.100)   10.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.134

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.027  0.005  (646.215,0.000)    -           1     
CTS_cid_inv_00568/A
-     INVX3BA10TH     rise   0.000   0.000   0.027  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00568/Y
-     INVX3BA10TH     rise   0.020   0.020   0.026  0.017  (646.300,3.500)      0.400     1     
CTS_cid_inv_00567/A
-     INVX9BA10TH     fall   0.000   0.020   0.022  -      (636.300,7.100)     13.600   -       
CTS_cid_inv_00567/Y
-     INVX9BA10TH     fall   0.021   0.040   0.025  0.059  (636.100,7.300)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.005   0.045   0.031  -      (487.500,261.100)  402.400   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.026   0.071   0.043  0.012  (488.500,260.300)    1.800     1     
spi1/CTS_cid_inv_00678/A
-     INVX6BA10TH     rise   0.000   0.071   0.043  -      (479.500,260.900)    9.600   -       
spi1/CTS_cid_inv_00678/Y
-     INVX6BA10TH     rise   0.027   0.099   0.038  0.052  (479.700,260.700)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.003   0.101   0.034  -      (303.100,279.700)  195.600   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.033   0.134   0.014  0.009  (300.300,278.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.134   0.014  -      (301.700,276.700)    3.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[9]/CK
Delay     :  0.137

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.027  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00568/A
-     INVX3BA10TH      rise   0.000   0.000   0.027  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00568/Y
-     INVX3BA10TH      rise   0.020   0.020   0.026  0.017  (646.300,3.500)      0.400      1    
CTS_cid_inv_00567/A
-     INVX9BA10TH      fall   0.000   0.020   0.022  -      (636.300,7.100)     13.600   -       
CTS_cid_inv_00567/Y
-     INVX9BA10TH      fall   0.021   0.040   0.025  0.059  (636.100,7.300)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.005   0.045   0.031  -      (487.500,261.100)  402.400   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.026   0.071   0.043  0.012  (488.500,260.300)    1.800      1    
spi1/CTS_cid_inv_00678/A
-     INVX6BA10TH      rise   0.000   0.071   0.043  -      (479.500,260.900)    9.600   -       
spi1/CTS_cid_inv_00678/Y
-     INVX6BA10TH      rise   0.027   0.099   0.038  0.052  (479.700,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00419/A
-     INVX11BA10TH     fall   0.003   0.101   0.034  -      (312.500,283.100)  189.600   -       
spi1/CTS_ccl_a_inv_00419/Y
-     INVX11BA10TH     fall   0.035   0.136   0.040  0.129  (312.500,283.500)    0.400     66    
spi1/s_tx_sreg_reg[9]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.137   0.046  -      (295.300,320.900)   54.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.135

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.027  0.005  (646.215,0.000)    -           1     
CTS_cid_inv_00568/A
-     INVX3BA10TH     rise   0.000   0.000   0.027  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00568/Y
-     INVX3BA10TH     rise   0.020   0.020   0.026  0.017  (646.300,3.500)      0.400     1     
CTS_cid_inv_00567/A
-     INVX9BA10TH     fall   0.000   0.020   0.022  -      (636.300,7.100)     13.600   -       
CTS_cid_inv_00567/Y
-     INVX9BA10TH     fall   0.021   0.041   0.025  0.059  (636.100,7.300)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.005   0.045   0.031  -      (487.500,261.100)  402.400   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.026   0.071   0.046  0.012  (488.500,260.300)    1.800     1     
spi1/CTS_cid_inv_00678/A
-     INVX6BA10TH     rise   0.000   0.072   0.046  -      (479.500,260.900)    9.600   -       
spi1/CTS_cid_inv_00678/Y
-     INVX6BA10TH     rise   0.028   0.099   0.038  0.052  (479.700,260.700)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.003   0.102   0.034  -      (303.100,279.700)  195.600   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.033   0.135   0.014  0.009  (300.300,278.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.135   0.014  -      (301.700,276.700)    3.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[9]/CK
Delay     :  0.138

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.027  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00568/A
-     INVX3BA10TH      rise   0.000   0.000   0.027  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00568/Y
-     INVX3BA10TH      rise   0.020   0.020   0.026  0.017  (646.300,3.500)      0.400      1    
CTS_cid_inv_00567/A
-     INVX9BA10TH      fall   0.000   0.020   0.022  -      (636.300,7.100)     13.600   -       
CTS_cid_inv_00567/Y
-     INVX9BA10TH      fall   0.021   0.041   0.025  0.059  (636.100,7.300)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.005   0.045   0.031  -      (487.500,261.100)  402.400   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.026   0.071   0.046  0.012  (488.500,260.300)    1.800      1    
spi1/CTS_cid_inv_00678/A
-     INVX6BA10TH      rise   0.000   0.072   0.046  -      (479.500,260.900)    9.600   -       
spi1/CTS_cid_inv_00678/Y
-     INVX6BA10TH      rise   0.028   0.099   0.038  0.052  (479.700,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00419/A
-     INVX11BA10TH     fall   0.003   0.102   0.034  -      (312.500,283.100)  189.600   -       
spi1/CTS_ccl_a_inv_00419/Y
-     INVX11BA10TH     fall   0.035   0.136   0.040  0.129  (312.500,283.500)    0.400     66    
spi1/s_tx_sreg_reg[9]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.138   0.046  -      (295.300,320.900)   54.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 41
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.737

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.135  0.002  (268.900,450.700)  -            1    
system0/CTS_ccl_a_inv_00416/A
-     INVX1BA10TH      rise   0.000   0.000   0.135  -      (269.700,451.100)    1.200   -       
system0/CTS_ccl_a_inv_00416/Y
-     INVX1BA10TH      rise   0.086   0.086   0.080  0.007  (269.900,451.700)    0.800      1    
system0/CTS_ccl_a_inv_00412/A
-     INVX3BA10TH      fall   0.000   0.086   0.067  -      (279.100,447.100)   13.800   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX3BA10TH      fall   0.069   0.155   0.065  0.024  (279.100,447.500)    0.400      4    
CTS_ccl_inv_00388/A
-     INVX1BA10TH      rise   0.000   0.155   0.078  -      (293.900,400.900)   61.400   -       
CTS_ccl_inv_00388/Y
-     INVX1BA10TH      rise   0.065   0.220   0.076  0.007  (294.100,400.300)    0.800      1    
CTS_ccl_a_inv_00385/A
-     INVX4BA10TH      fall   0.000   0.220   0.060  -      (295.700,399.100)    2.800   -       
CTS_ccl_a_inv_00385/Y
-     INVX4BA10TH      fall   0.092   0.312   0.102  0.054  (294.900,399.100)    0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX11BA10TH  rise   0.003   0.315   0.124  -      (525.100,428.300)  259.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH  rise   0.127   0.442   0.071  0.068  (528.700,428.300)    3.600      3    
core/CTS_ccl_inv_00359/A
-     INVX6BA10TH      rise   0.000   0.442   0.071  -      (519.300,439.100)   20.200   -       
core/CTS_ccl_inv_00359/Y
-     INVX6BA10TH      rise   0.084   0.526   0.119  0.077  (519.100,439.300)    0.400      2    
core/CTS_ccl_a_inv_00351/A
-     INVX16BA10TH     fall   0.002   0.528   0.100  -      (590.700,443.100)   75.400   -       
core/CTS_ccl_a_inv_00351/Y
-     INVX16BA10TH     fall   0.086   0.614   0.078  0.153  (590.700,443.500)    0.400     22    
core/g19461/A
-     INVX2BA10TH      rise   0.003   0.616   0.091  -      (388.300,452.900)  211.800   -       
core/g19461/Y
-     INVX2BA10TH      rise   0.119   0.736   0.187  0.040  (388.500,452.700)    0.400      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.002   0.737   0.149  -      (596.100,467.700)  222.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 42
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[14][8]/CK
Delay     :  0.889

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.135  0.002  (268.900,450.700)  -            1    
system0/CTS_ccl_a_inv_00416/A
-     INVX1BA10TH      rise   0.000   0.000   0.135  -      (269.700,451.100)    1.200   -       
system0/CTS_ccl_a_inv_00416/Y
-     INVX1BA10TH      rise   0.086   0.086   0.080  0.007  (269.900,451.700)    0.800      1    
system0/CTS_ccl_a_inv_00412/A
-     INVX3BA10TH      fall   0.000   0.086   0.067  -      (279.100,447.100)   13.800   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX3BA10TH      fall   0.069   0.155   0.065  0.024  (279.100,447.500)    0.400      4    
CTS_ccl_inv_00388/A
-     INVX1BA10TH      rise   0.000   0.155   0.078  -      (293.900,400.900)   61.400   -       
CTS_ccl_inv_00388/Y
-     INVX1BA10TH      rise   0.065   0.220   0.076  0.007  (294.100,400.300)    0.800      1    
CTS_ccl_a_inv_00385/A
-     INVX4BA10TH      fall   0.000   0.220   0.060  -      (295.700,399.100)    2.800   -       
CTS_ccl_a_inv_00385/Y
-     INVX4BA10TH      fall   0.092   0.312   0.102  0.054  (294.900,399.100)    0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX11BA10TH  rise   0.003   0.315   0.124  -      (525.100,428.300)  259.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH  rise   0.127   0.442   0.071  0.068  (528.700,428.300)    3.600      3    
core/CTS_ccl_inv_00359/A
-     INVX6BA10TH      rise   0.000   0.442   0.071  -      (519.300,439.100)   20.200   -       
core/CTS_ccl_inv_00359/Y
-     INVX6BA10TH      rise   0.084   0.526   0.119  0.077  (519.100,439.300)    0.400      2    
core/CTS_ccl_a_inv_00349/A
-     INVX13BA10TH     fall   0.003   0.529   0.100  -      (709.900,444.900)  196.400   -       
core/CTS_ccl_a_inv_00349/Y
-     INVX13BA10TH     fall   0.104   0.633   0.108  0.181  (709.900,444.500)    0.400     29    
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.003   0.636   0.128  -      (728.500,432.300)   30.800   -       
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.250   0.886   0.276  0.091  (731.100,432.700)    3.000     32    
core/datapath_inst/rf/registers_reg[14][8]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.889   0.276  -      (727.900,288.700)  147.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 43
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.750

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.166  0.002  (268.900,450.700)  -            1    
system0/CTS_ccl_a_inv_00416/A
-     INVX1BA10TH      rise   0.000   0.000   0.166  -      (269.700,451.100)    1.200   -       
system0/CTS_ccl_a_inv_00416/Y
-     INVX1BA10TH      rise   0.096   0.096   0.080  0.007  (269.900,451.700)    0.800      1    
system0/CTS_ccl_a_inv_00412/A
-     INVX3BA10TH      fall   0.000   0.096   0.073  -      (279.100,447.100)   13.800   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX3BA10TH      fall   0.071   0.167   0.065  0.024  (279.100,447.500)    0.400      4    
CTS_ccl_inv_00388/A
-     INVX1BA10TH      rise   0.000   0.167   0.078  -      (293.900,400.900)   61.400   -       
CTS_ccl_inv_00388/Y
-     INVX1BA10TH      rise   0.065   0.233   0.076  0.007  (294.100,400.300)    0.800      1    
CTS_ccl_a_inv_00385/A
-     INVX4BA10TH      fall   0.000   0.233   0.060  -      (295.700,399.100)    2.800   -       
CTS_ccl_a_inv_00385/Y
-     INVX4BA10TH      fall   0.092   0.325   0.102  0.054  (294.900,399.100)    0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX11BA10TH  rise   0.003   0.327   0.124  -      (525.100,428.300)  259.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH  rise   0.127   0.455   0.071  0.068  (528.700,428.300)    3.600      3    
core/CTS_ccl_inv_00359/A
-     INVX6BA10TH      rise   0.000   0.455   0.071  -      (519.300,439.100)   20.200   -       
core/CTS_ccl_inv_00359/Y
-     INVX6BA10TH      rise   0.084   0.539   0.119  0.077  (519.100,439.300)    0.400      2    
core/CTS_ccl_a_inv_00351/A
-     INVX16BA10TH     fall   0.002   0.541   0.100  -      (590.700,443.100)   75.400   -       
core/CTS_ccl_a_inv_00351/Y
-     INVX16BA10TH     fall   0.086   0.627   0.078  0.153  (590.700,443.500)    0.400     22    
core/g19461/A
-     INVX2BA10TH      rise   0.003   0.629   0.091  -      (388.300,452.900)  211.800   -       
core/g19461/Y
-     INVX2BA10TH      rise   0.119   0.748   0.187  0.040  (388.500,452.700)    0.400      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.002   0.750   0.149  -      (596.100,467.700)  222.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 44
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[14][8]/CK
Delay     :  0.901

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.166  0.002  (268.900,450.700)  -            1    
system0/CTS_ccl_a_inv_00416/A
-     INVX1BA10TH      rise   0.000   0.000   0.166  -      (269.700,451.100)    1.200   -       
system0/CTS_ccl_a_inv_00416/Y
-     INVX1BA10TH      rise   0.096   0.096   0.080  0.007  (269.900,451.700)    0.800      1    
system0/CTS_ccl_a_inv_00412/A
-     INVX3BA10TH      fall   0.000   0.096   0.073  -      (279.100,447.100)   13.800   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX3BA10TH      fall   0.071   0.167   0.065  0.024  (279.100,447.500)    0.400      4    
CTS_ccl_inv_00388/A
-     INVX1BA10TH      rise   0.000   0.167   0.078  -      (293.900,400.900)   61.400   -       
CTS_ccl_inv_00388/Y
-     INVX1BA10TH      rise   0.065   0.233   0.076  0.007  (294.100,400.300)    0.800      1    
CTS_ccl_a_inv_00385/A
-     INVX4BA10TH      fall   0.000   0.233   0.060  -      (295.700,399.100)    2.800   -       
CTS_ccl_a_inv_00385/Y
-     INVX4BA10TH      fall   0.092   0.325   0.102  0.054  (294.900,399.100)    0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX11BA10TH  rise   0.003   0.327   0.124  -      (525.100,428.300)  259.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH  rise   0.127   0.455   0.071  0.068  (528.700,428.300)    3.600      3    
core/CTS_ccl_inv_00359/A
-     INVX6BA10TH      rise   0.000   0.455   0.071  -      (519.300,439.100)   20.200   -       
core/CTS_ccl_inv_00359/Y
-     INVX6BA10TH      rise   0.084   0.539   0.119  0.077  (519.100,439.300)    0.400      2    
core/CTS_ccl_a_inv_00349/A
-     INVX13BA10TH     fall   0.003   0.542   0.100  -      (709.900,444.900)  196.400   -       
core/CTS_ccl_a_inv_00349/Y
-     INVX13BA10TH     fall   0.104   0.646   0.108  0.181  (709.900,444.500)    0.400     29    
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.003   0.649   0.128  -      (728.500,432.300)   30.800   -       
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.250   0.899   0.276  0.091  (731.100,432.700)    3.000     32    
core/datapath_inst/rf/registers_reg[14][8]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.901   0.276  -      (727.900,288.700)  147.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 45
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer1/divider_counter_reg[0]/CK
Delay     :  0.281

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.048  0.002  (268.900,450.700)  -           1     
system0/CTS_ccl_a_inv_00416/A
-     INVX1BA10TH      rise   0.000   0.000   0.048  -      (269.700,451.100)    1.200   -       
system0/CTS_ccl_a_inv_00416/Y
-     INVX1BA10TH      rise   0.028   0.028   0.037  0.008  (269.900,451.700)    0.800     1     
system0/CTS_ccl_a_inv_00412/A
-     INVX3BA10TH      fall   0.000   0.028   0.030  -      (279.100,447.100)   13.800   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX3BA10TH      fall   0.026   0.054   0.028  0.023  (279.100,447.500)    0.400     4     
timer1/clk_mux/MuxGen[1].CG1/CK
-     PREICGX4BA10TH   rise   0.000   0.054   0.033  -      (290.900,408.300)   51.000   -       
timer1/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX4BA10TH   rise   0.051   0.105   0.044  0.037  (293.700,409.100)    3.600     1     
timer1/clk_mux/g130/A
-     OR4X0P7MA10TH    rise   0.002   0.107   0.044  -      (470.100,396.900)  188.600   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.046   0.153   0.041  0.004  (470.700,396.500)    1.000     1     
timer1/CTS_cid_inv_00832/A
-     INVX2BA10TH      rise   0.000   0.153   0.041  -      (469.900,392.900)    4.400   -       
timer1/CTS_cid_inv_00832/Y
-     INVX2BA10TH      rise   0.029   0.182   0.041  0.019  (469.700,392.700)    0.400     1     
timer1/CTS_cid_inv_00831/A
-     INVX5BA10TH      fall   0.000   0.182   0.034  -      (410.900,388.900)   62.600   -       
timer1/CTS_cid_inv_00831/Y
-     INVX5BA10TH      fall   0.029   0.212   0.033  0.043  (411.100,388.700)    0.400     2     
timer1/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH   rise   0.002   0.214   0.038  -      (195.500,392.300)  219.200   -       
timer1/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH   rise   0.041   0.255   0.023  0.007  (192.700,393.100)    3.600     2     
timer1/CTS_cci_inv_00100/A
-     INVX1BA10TH      rise   0.000   0.255   0.023  -      (188.700,392.900)    4.200   -       
timer1/CTS_cci_inv_00100/Y
-     INVX1BA10TH      rise   0.013   0.268   0.015  0.002  (188.900,392.300)    0.800     1     
timer1/CTS_ccl_a_inv_00097/A
-     INVX1BA10TH      fall   0.000   0.268   0.013  -      (189.900,392.900)    1.600   -       
timer1/CTS_ccl_a_inv_00097/Y
-     INVX1BA10TH      fall   0.014   0.281   0.013  0.003  (190.100,392.300)    0.800     1     
timer1/divider_counter_reg[0]/CK
-     DFFRPQNX1MA10TH  rise   0.000   0.281   0.017  -      (191.300,383.100)   10.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 46
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[26][8]/CK
Delay     :  0.348

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.048  0.002  (268.900,450.700)  -            1    
system0/CTS_ccl_a_inv_00416/A
-     INVX1BA10TH      rise   0.000   0.000   0.048  -      (269.700,451.100)    1.200   -       
system0/CTS_ccl_a_inv_00416/Y
-     INVX1BA10TH      rise   0.028   0.028   0.037  0.008  (269.900,451.700)    0.800      1    
system0/CTS_ccl_a_inv_00412/A
-     INVX3BA10TH      fall   0.000   0.028   0.030  -      (279.100,447.100)   13.800   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX3BA10TH      fall   0.026   0.054   0.028  0.023  (279.100,447.500)    0.400      4    
CTS_ccl_inv_00388/A
-     INVX1BA10TH      rise   0.000   0.054   0.033  -      (293.900,400.900)   61.400   -       
CTS_ccl_inv_00388/Y
-     INVX1BA10TH      rise   0.024   0.078   0.035  0.008  (294.100,400.300)    0.800      1    
CTS_ccl_a_inv_00385/A
-     INVX4BA10TH      fall   0.000   0.078   0.027  -      (295.700,399.100)    2.800   -       
CTS_ccl_a_inv_00385/Y
-     INVX4BA10TH      fall   0.037   0.115   0.045  0.053  (294.900,399.100)    0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX11BA10TH  rise   0.003   0.118   0.055  -      (525.100,428.300)  259.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH  rise   0.046   0.164   0.033  0.069  (528.700,428.300)    3.600      3    
core/CTS_ccl_inv_00359/A
-     INVX6BA10TH      rise   0.000   0.165   0.033  -      (519.300,439.100)   20.200   -       
core/CTS_ccl_inv_00359/Y
-     INVX6BA10TH      rise   0.033   0.198   0.056  0.081  (519.100,439.300)    0.400      2    
core/CTS_ccl_a_inv_00351/A
-     INVX16BA10TH     fall   0.002   0.200   0.046  -      (590.700,443.100)   75.400   -       
core/CTS_ccl_a_inv_00351/Y
-     INVX16BA10TH     fall   0.032   0.232   0.037  0.146  (590.700,443.500)    0.400     22    
core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.003   0.235   0.041  -      (646.900,400.300)   99.400   -       
core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.111   0.346   0.148  0.073  (649.700,401.100)    3.600     32    
core/datapath_inst/rf/registers_reg[26][8]/CK
-     DFFRPQX1MA10TH   rise   0.002   0.348   0.148  -      (644.500,315.300)   91.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 47
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer1/divider_counter_reg[0]/CK
Delay     :  0.286

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.062  0.002  (268.900,450.700)  -           1     
system0/CTS_ccl_a_inv_00416/A
-     INVX1BA10TH      rise   0.000   0.000   0.062  -      (269.700,451.100)    1.200   -       
system0/CTS_ccl_a_inv_00416/Y
-     INVX1BA10TH      rise   0.030   0.030   0.037  0.008  (269.900,451.700)    0.800     1     
system0/CTS_ccl_a_inv_00412/A
-     INVX3BA10TH      fall   0.000   0.030   0.034  -      (279.100,447.100)   13.800   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX3BA10TH      fall   0.027   0.058   0.028  0.023  (279.100,447.500)    0.400     4     
timer1/clk_mux/MuxGen[1].CG1/CK
-     PREICGX4BA10TH   rise   0.000   0.058   0.033  -      (290.900,408.300)   51.000   -       
timer1/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX4BA10TH   rise   0.051   0.109   0.044  0.037  (293.700,409.100)    3.600     1     
timer1/clk_mux/g130/A
-     OR4X0P7MA10TH    rise   0.002   0.111   0.044  -      (470.100,396.900)  188.600   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.046   0.157   0.043  0.004  (470.700,396.500)    1.000     1     
timer1/CTS_cid_inv_00832/A
-     INVX2BA10TH      rise   0.000   0.157   0.043  -      (469.900,392.900)    4.400   -       
timer1/CTS_cid_inv_00832/Y
-     INVX2BA10TH      rise   0.030   0.186   0.041  0.019  (469.700,392.700)    0.400     1     
timer1/CTS_cid_inv_00831/A
-     INVX5BA10TH      fall   0.001   0.187   0.034  -      (410.900,388.900)   62.600   -       
timer1/CTS_cid_inv_00831/Y
-     INVX5BA10TH      fall   0.029   0.216   0.033  0.043  (411.100,388.700)    0.400     2     
timer1/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH   rise   0.002   0.219   0.038  -      (195.500,392.300)  219.200   -       
timer1/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH   rise   0.041   0.259   0.023  0.007  (192.700,393.100)    3.600     2     
timer1/CTS_cci_inv_00100/A
-     INVX1BA10TH      rise   0.000   0.259   0.023  -      (188.700,392.900)    4.200   -       
timer1/CTS_cci_inv_00100/Y
-     INVX1BA10TH      rise   0.013   0.272   0.015  0.002  (188.900,392.300)    0.800     1     
timer1/CTS_ccl_a_inv_00097/A
-     INVX1BA10TH      fall   0.000   0.272   0.013  -      (189.900,392.900)    1.600   -       
timer1/CTS_ccl_a_inv_00097/Y
-     INVX1BA10TH      fall   0.014   0.286   0.013  0.003  (190.100,392.300)    0.800     1     
timer1/divider_counter_reg[0]/CK
-     DFFRPQNX1MA10TH  rise   0.000   0.286   0.017  -      (191.300,383.100)   10.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 48
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[26][8]/CK
Delay     :  0.352

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.062  0.002  (268.900,450.700)  -            1    
system0/CTS_ccl_a_inv_00416/A
-     INVX1BA10TH      rise   0.000   0.000   0.062  -      (269.700,451.100)    1.200   -       
system0/CTS_ccl_a_inv_00416/Y
-     INVX1BA10TH      rise   0.030   0.030   0.037  0.008  (269.900,451.700)    0.800      1    
system0/CTS_ccl_a_inv_00412/A
-     INVX3BA10TH      fall   0.000   0.030   0.034  -      (279.100,447.100)   13.800   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX3BA10TH      fall   0.027   0.058   0.028  0.023  (279.100,447.500)    0.400      4    
CTS_ccl_inv_00388/A
-     INVX1BA10TH      rise   0.000   0.058   0.033  -      (293.900,400.900)   61.400   -       
CTS_ccl_inv_00388/Y
-     INVX1BA10TH      rise   0.024   0.082   0.035  0.008  (294.100,400.300)    0.800      1    
CTS_ccl_a_inv_00385/A
-     INVX4BA10TH      fall   0.000   0.082   0.027  -      (295.700,399.100)    2.800   -       
CTS_ccl_a_inv_00385/Y
-     INVX4BA10TH      fall   0.037   0.119   0.045  0.053  (294.900,399.100)    0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX11BA10TH  rise   0.003   0.122   0.055  -      (525.100,428.300)  259.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX11BA10TH  rise   0.046   0.168   0.033  0.069  (528.700,428.300)    3.600      3    
core/CTS_ccl_inv_00359/A
-     INVX6BA10TH      rise   0.000   0.169   0.033  -      (519.300,439.100)   20.200   -       
core/CTS_ccl_inv_00359/Y
-     INVX6BA10TH      rise   0.033   0.202   0.056  0.081  (519.100,439.300)    0.400      2    
core/CTS_ccl_a_inv_00351/A
-     INVX16BA10TH     fall   0.002   0.204   0.046  -      (590.700,443.100)   75.400   -       
core/CTS_ccl_a_inv_00351/Y
-     INVX16BA10TH     fall   0.032   0.236   0.037  0.146  (590.700,443.500)    0.400     22    
core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.003   0.239   0.041  -      (646.900,400.300)   99.400   -       
core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.111   0.350   0.148  0.073  (649.700,401.100)    3.600     32    
core/datapath_inst/rf/registers_reg[26][8]/CK
-     DFFRPQX1MA10TH   rise   0.002   0.352   0.148  -      (644.500,315.300)   91.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 49
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : saradc0/ADC_sync_clock_phase_shift_reg_reg[13]/CK
Delay     :  0.648

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.064  0.004  (288.100,427.700)  -            1    
system0/CTS_ccl_a_inv_00250/A
-     INVX2BA10TH      rise   0.000   0.000   0.064  -      (289.500,424.900)    4.200   -       
system0/CTS_ccl_a_inv_00250/Y
-     INVX2BA10TH      rise   0.043   0.043   0.040  0.007  (289.700,424.700)    0.400      1    
system0/CTS_ccl_a_inv_00246/A
-     INVX4BA10TH      fall   0.000   0.043   0.033  -      (291.700,424.900)    2.200   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX4BA10TH      fall   0.043   0.086   0.043  0.020  (292.500,424.900)    0.800      4    
CTS_ccl_inv_00243/A
-     INVX2BA10TH      rise   0.000   0.086   0.052  -      (291.700,432.900)    8.800   -       
CTS_ccl_inv_00243/Y
-     INVX2BA10TH      rise   0.042   0.128   0.045  0.008  (291.900,432.700)    0.400      1    
CTS_ccl_a_inv_00240/A
-     INVX4BA10TH      fall   0.000   0.128   0.036  -      (297.500,428.900)    9.400   -       
CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH      fall   0.039   0.167   0.035  0.016  (298.300,428.900)    0.800      1    
CTS_ccl_a_inv_00237/A
-     INVX4BA10TH      rise   0.000   0.167   0.042  -      (324.100,460.900)   57.800   -       
CTS_ccl_a_inv_00237/Y
-     INVX4BA10TH      rise   0.041   0.208   0.048  0.019  (324.900,460.900)    0.800      2    
CTS_ccl_a_inv_00229/A
-     INVX5BA10TH      fall   0.000   0.208   0.040  -      (315.500,472.900)   21.400   -       
CTS_ccl_a_inv_00229/Y
-     INVX5BA10TH      fall   0.081   0.289   0.098  0.064  (315.300,472.700)    0.400      4    
CTS_ccl_a_inv_00226/A
-     INVX4BA10TH      rise   0.001   0.290   0.117  -      (357.900,467.100)   48.200   -       
CTS_ccl_a_inv_00226/Y
-     INVX4BA10TH      rise   0.118   0.407   0.159  0.071  (358.700,467.100)    0.800      6    
saradc0/RC_CG_HIER_INST171/RC_CGIC_INST/CK
-     PREICGX1BA10TH   fall   0.002   0.409   0.132  -      (477.900,464.300)  122.000   -       
saradc0/RC_CG_HIER_INST171/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   fall   0.239   0.648   0.227  0.029  (480.500,464.300)    2.600     16    
saradc0/ADC_sync_clock_phase_shift_reg_reg[13]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.648   0.227  -      (482.900,475.100)   13.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 50
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart0/rx_bit_cntr_reg[0]/CK
Delay     :  0.803

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.064  0.004  (288.100,427.700)  -           1     
system0/CTS_ccl_a_inv_00250/A
-     INVX2BA10TH       rise   0.000   0.000   0.064  -      (289.500,424.900)    4.200   -       
system0/CTS_ccl_a_inv_00250/Y
-     INVX2BA10TH       rise   0.043   0.043   0.040  0.007  (289.700,424.700)    0.400     1     
system0/CTS_ccl_a_inv_00246/A
-     INVX4BA10TH       fall   0.000   0.043   0.033  -      (291.700,424.900)    2.200   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX4BA10TH       fall   0.043   0.086   0.043  0.020  (292.500,424.900)    0.800     4     
CTS_ccl_inv_00243/A
-     INVX2BA10TH       rise   0.000   0.086   0.052  -      (291.700,432.900)    8.800   -       
CTS_ccl_inv_00243/Y
-     INVX2BA10TH       rise   0.042   0.128   0.045  0.008  (291.900,432.700)    0.400     1     
CTS_ccl_a_inv_00240/A
-     INVX4BA10TH       fall   0.000   0.128   0.036  -      (297.500,428.900)    9.400   -       
CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH       fall   0.039   0.167   0.035  0.016  (298.300,428.900)    0.800     1     
CTS_ccl_a_inv_00237/A
-     INVX4BA10TH       rise   0.000   0.167   0.042  -      (324.100,460.900)   57.800   -       
CTS_ccl_a_inv_00237/Y
-     INVX4BA10TH       rise   0.041   0.208   0.048  0.019  (324.900,460.900)    0.800     2     
CTS_ccl_a_inv_00229/A
-     INVX5BA10TH       fall   0.000   0.208   0.040  -      (315.500,472.900)   21.400   -       
CTS_ccl_a_inv_00229/Y
-     INVX5BA10TH       fall   0.081   0.289   0.098  0.064  (315.300,472.700)    0.400     4     
uart0/cgu_baud_clk_src/CG1/CK
-     PREICGX3BA10TH    rise   0.000   0.289   0.117  -      (312.300,456.300)   19.400   -       
uart0/cgu_baud_clk_src/CG1/ECK
-     PREICGX3BA10TH    rise   0.116   0.405   0.050  0.009  (309.700,456.700)    3.000     2     
uart0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH    rise   0.000   0.405   0.050  -      (304.700,455.700)    6.000   -       
uart0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH    rise   0.099   0.504   0.053  0.010  (307.300,455.300)    3.000     2     
uart0/CTS_cci_inv_00084/A
-     INVX1BA10TH       rise   0.000   0.504   0.053  -      (306.100,459.100)    5.000   -       
uart0/CTS_cci_inv_00084/Y
-     INVX1BA10TH       rise   0.049   0.553   0.060  0.005  (305.900,459.700)    0.800     1     
uart0/CTS_ccl_a_inv_00079/A
-     INVX3BA10TH       fall   0.000   0.553   0.047  -      (304.500,459.100)    2.000   -       
uart0/CTS_ccl_a_inv_00079/Y
-     INVX3BA10TH       fall   0.073   0.627   0.082  0.031  (304.500,459.500)    0.400     8     
uart0/RC_CG_HIER_INST292/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.000   0.627   0.099  -      (296.900,471.700)   19.800   -       
uart0/RC_CG_HIER_INST292/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.177   0.803   0.137  0.007  (294.300,471.500)    2.800     4     
uart0/rx_bit_cntr_reg[0]/CK
-     DFFRPQNX1MA10TH   rise   0.000   0.803   0.137  -      (293.300,472.900)    2.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 51
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart0/baud_cntr_reg[0]/CK
Delay     :  0.651

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.064  0.004  (288.100,427.700)  -           1     
system0/CTS_ccl_a_inv_00250/A
-     INVX2BA10TH       rise   0.000   0.000   0.064  -      (289.500,424.900)    4.200   -       
system0/CTS_ccl_a_inv_00250/Y
-     INVX2BA10TH       rise   0.043   0.043   0.040  0.007  (289.700,424.700)    0.400     1     
system0/CTS_ccl_a_inv_00246/A
-     INVX4BA10TH       fall   0.000   0.043   0.033  -      (291.700,424.900)    2.200   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX4BA10TH       fall   0.043   0.086   0.043  0.020  (292.500,424.900)    0.800     4     
CTS_ccl_inv_00243/A
-     INVX2BA10TH       rise   0.000   0.086   0.052  -      (291.700,432.900)    8.800   -       
CTS_ccl_inv_00243/Y
-     INVX2BA10TH       rise   0.042   0.129   0.045  0.008  (291.900,432.700)    0.400     1     
CTS_ccl_a_inv_00240/A
-     INVX4BA10TH       fall   0.000   0.129   0.036  -      (297.500,428.900)    9.400   -       
CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH       fall   0.039   0.168   0.035  0.016  (298.300,428.900)    0.800     1     
CTS_ccl_a_inv_00237/A
-     INVX4BA10TH       rise   0.000   0.168   0.042  -      (324.100,460.900)   57.800   -       
CTS_ccl_a_inv_00237/Y
-     INVX4BA10TH       rise   0.041   0.209   0.048  0.019  (324.900,460.900)    0.800     2     
CTS_ccl_a_inv_00229/A
-     INVX5BA10TH       fall   0.000   0.209   0.040  -      (315.500,472.900)   21.400   -       
CTS_ccl_a_inv_00229/Y
-     INVX5BA10TH       fall   0.081   0.290   0.098  0.064  (315.300,472.700)    0.400     4     
uart0/cgu_baud_clk_src/CG1/CK
-     PREICGX3BA10TH    rise   0.000   0.290   0.117  -      (312.300,456.300)   19.400   -       
uart0/cgu_baud_clk_src/CG1/ECK
-     PREICGX3BA10TH    rise   0.116   0.406   0.050  0.009  (309.700,456.700)    3.000     2     
uart0/CTS_ccl_a_inv_00094/A
-     INVX1BA10TH       rise   0.000   0.406   0.050  -      (302.700,463.100)   13.400   -       
uart0/CTS_ccl_a_inv_00094/Y
-     INVX1BA10TH       rise   0.070   0.477   0.110  0.011  (302.500,463.700)    0.800     2     
uart0/CTS_cfo_inv_01026/A
-     INVX1BA10TH       fall   0.000   0.477   0.087  -      (277.300,455.100)   33.800   -       
uart0/CTS_cfo_inv_01026/Y
-     INVX1BA10TH       fall   0.074   0.551   0.061  0.007  (277.500,455.700)    0.800     1     
uart0/CTS_cfo_inv_01025/A
-     INVX1BA10TH       rise   0.000   0.551   0.073  -      (292.100,468.900)   27.800   -       
uart0/CTS_cfo_inv_01025/Y
-     INVX1BA10TH       rise   0.058   0.609   0.064  0.006  (292.300,468.300)    0.800     1     
uart0/CTS_ccl_a_inv_00087/A
-     INVX1BA10TH       fall   0.000   0.609   0.051  -      (301.900,483.100)   24.400   -       
uart0/CTS_ccl_a_inv_00087/Y
-     INVX1BA10TH       fall   0.042   0.651   0.031  0.003  (302.100,483.700)    0.800     1     
uart0/baud_cntr_reg[0]/CK
-     SDFFRPQNX1MA10TH  rise   0.000   0.651   0.038  -      (305.700,488.900)    8.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 52
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/timer_value_reg[13]/CK
Delay     :  0.805

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.064  0.004  (288.100,427.700)  -            1    
system0/CTS_ccl_a_inv_00250/A
-     INVX2BA10TH      rise   0.000   0.000   0.064  -      (289.500,424.900)    4.200   -       
system0/CTS_ccl_a_inv_00250/Y
-     INVX2BA10TH      rise   0.043   0.043   0.040  0.007  (289.700,424.700)    0.400      1    
system0/CTS_ccl_a_inv_00246/A
-     INVX4BA10TH      fall   0.000   0.043   0.033  -      (291.700,424.900)    2.200   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX4BA10TH      fall   0.043   0.086   0.043  0.020  (292.500,424.900)    0.800      4    
timer0/clk_mux/MuxGen[0].CG1/CK
-     PREICGX5BA10TH   rise   0.000   0.086   0.052  -      (286.100,412.300)   19.000   -       
timer0/clk_mux/MuxGen[0].CG1/ECK
-     PREICGX5BA10TH   rise   0.122   0.208   0.090  0.042  (288.900,413.100)    3.600      1    
timer0/clk_mux/g130/D
-     OR4X0P7MA10TH    rise   0.002   0.210   0.090  -      (484.700,392.900)  216.000   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.147   0.358   0.120  0.005  (484.300,392.500)    0.800      1    
timer0/CTS_cid_inv_00886/A
-     INVX2BA10TH      rise   0.000   0.358   0.120  -      (484.900,383.100)   10.000   -       
timer0/CTS_cid_inv_00886/Y
-     INVX2BA10TH      rise   0.065   0.423   0.052  0.009  (484.700,383.300)    0.400      1    
timer0/CTS_cid_inv_00885/A
-     INVX5BA10TH      fall   0.000   0.423   0.048  -      (483.500,383.100)    1.400   -       
timer0/CTS_cid_inv_00885/Y
-     INVX5BA10TH      fall   0.038   0.461   0.029  0.015  (483.300,383.300)    0.400      1    
timer0/CTS_ccl_a_inv_00120/A
-     INVX9BA10TH      rise   0.000   0.461   0.035  -      (480.100,383.100)    3.400   -       
timer0/CTS_ccl_a_inv_00120/Y
-     INVX9BA10TH      rise   0.048   0.509   0.071  0.065  (479.900,383.300)    0.400      1    
timer0/CTS_ccl_a_inv_00116/A
-     INVX11BA10TH     fall   0.004   0.514   0.060  -      (198.100,364.900)  300.200   -       
timer0/CTS_ccl_a_inv_00116/Y
-     INVX11BA10TH     fall   0.036   0.550   0.027  0.022  (198.100,364.500)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.550   0.029  -      (185.900,323.700)   53.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.068   0.618   0.030  0.014  (182.100,322.900)    4.600      1    
timer0/g12388/A0
-     AOI21X8MA10TH    rise   0.000   0.618   0.030  -      (182.700,315.100)    8.400   -       
timer0/g12388/Y
-     AOI21X8MA10TH    rise   0.041   0.659   0.054  0.014  (183.100,315.700)    1.000      1    
timer0/g11982/A0
-     OAI21X8MA10TH    fall   0.000   0.659   0.044  -      (184.900,319.100)    5.200   -       
timer0/g11982/Y
-     OAI21X8MA10TH    fall   0.144   0.803   0.127  0.082  (184.900,318.900)    0.200     38    
timer0/timer_value_reg[13]/CK
-     DFFSRPQX1MA10TH  rise   0.002   0.805   0.213  -      (224.700,283.100)   75.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 53
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.245

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.029  0.004  (288.100,427.700)  -           1     
system0/CTS_ccl_a_inv_00250/A
-     INVX2BA10TH     rise   0.000   0.000   0.029  -      (289.500,424.900)    4.200   -       
system0/CTS_ccl_a_inv_00250/Y
-     INVX2BA10TH     rise   0.016   0.016   0.019  0.007  (289.700,424.700)    0.400     1     
system0/CTS_ccl_a_inv_00246/A
-     INVX4BA10TH     fall   0.000   0.016   0.017  -      (291.700,424.900)    2.200   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX4BA10TH     fall   0.017   0.033   0.018  0.019  (292.500,424.900)    0.800     4     
CTS_ccl_inv_00243/A
-     INVX2BA10TH     rise   0.000   0.033   0.021  -      (291.700,432.900)    8.800   -       
CTS_ccl_inv_00243/Y
-     INVX2BA10TH     rise   0.015   0.048   0.020  0.009  (291.900,432.700)    0.400     1     
CTS_ccl_a_inv_00240/A
-     INVX4BA10TH     fall   0.000   0.048   0.017  -      (297.500,428.900)    9.400   -       
CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH     fall   0.016   0.064   0.016  0.017  (298.300,428.900)    0.800     1     
CTS_ccl_a_inv_00237/A
-     INVX4BA10TH     rise   0.000   0.064   0.019  -      (324.100,460.900)   57.800   -       
CTS_ccl_a_inv_00237/Y
-     INVX4BA10TH     rise   0.016   0.080   0.022  0.020  (324.900,460.900)    0.800     2     
CTS_ccl_a_inv_00229/A
-     INVX5BA10TH     fall   0.000   0.080   0.018  -      (315.500,472.900)   21.400   -       
CTS_ccl_a_inv_00229/Y
-     INVX5BA10TH     fall   0.034   0.114   0.043  0.063  (315.300,472.700)    0.400     4     
afe0/cg_clk_afe/CG1/CK
-     PREICGX1BA10TH  rise   0.002   0.116   0.052  -      (521.700,463.700)  215.400   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX1BA10TH  rise   0.050   0.166   0.032  0.005  (519.100,463.700)    2.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH  rise   0.000   0.166   0.032  -      (516.100,472.300)   11.600   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH  rise   0.042   0.208   0.027  0.009  (513.300,473.100)    3.600     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00192/A
-     INVX1BA10TH     rise   0.000   0.208   0.027  -      (514.100,464.900)    9.000   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00192/Y
-     INVX1BA10TH     rise   0.020   0.228   0.027  0.006  (514.300,464.300)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00189/A
-     INVX1BA10TH     fall   0.000   0.228   0.022  -      (525.300,471.100)   17.800   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00189/Y
-     INVX1BA10TH     fall   0.017   0.245   0.017  0.004  (525.500,471.700)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.245   0.019  -      (533.900,475.300)   12.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 54
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.317

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.029  0.004  (288.100,427.700)  -            1    
system0/CTS_ccl_a_inv_00250/A
-     INVX2BA10TH     rise   0.000   0.000   0.029  -      (289.500,424.900)    4.200   -       
system0/CTS_ccl_a_inv_00250/Y
-     INVX2BA10TH     rise   0.016   0.016   0.019  0.007  (289.700,424.700)    0.400      1    
system0/CTS_ccl_a_inv_00246/A
-     INVX4BA10TH     fall   0.000   0.016   0.017  -      (291.700,424.900)    2.200   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX4BA10TH     fall   0.017   0.033   0.018  0.019  (292.500,424.900)    0.800      4    
CTS_ccl_inv_00243/A
-     INVX2BA10TH     rise   0.000   0.033   0.021  -      (291.700,432.900)    8.800   -       
CTS_ccl_inv_00243/Y
-     INVX2BA10TH     rise   0.015   0.048   0.020  0.009  (291.900,432.700)    0.400      1    
CTS_ccl_a_inv_00240/A
-     INVX4BA10TH     fall   0.000   0.048   0.017  -      (297.500,428.900)    9.400   -       
CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH     fall   0.016   0.064   0.016  0.017  (298.300,428.900)    0.800      1    
CTS_ccl_a_inv_00237/A
-     INVX4BA10TH     rise   0.000   0.064   0.019  -      (324.100,460.900)   57.800   -       
CTS_ccl_a_inv_00237/Y
-     INVX4BA10TH     rise   0.016   0.080   0.022  0.020  (324.900,460.900)    0.800      2    
CTS_ccl_a_inv_00229/A
-     INVX5BA10TH     fall   0.000   0.080   0.018  -      (315.500,472.900)   21.400   -       
CTS_ccl_a_inv_00229/Y
-     INVX5BA10TH     fall   0.034   0.114   0.043  0.063  (315.300,472.700)    0.400      4    
CTS_ccl_a_inv_00226/A
-     INVX4BA10TH     rise   0.001   0.115   0.052  -      (357.900,467.100)   48.200   -       
CTS_ccl_a_inv_00226/Y
-     INVX4BA10TH     rise   0.045   0.160   0.069  0.070  (358.700,467.100)    0.800      6    
CTS_ccl_a_inv_00222/A
-     INVX3BA10TH     fall   0.002   0.162   0.057  -      (477.900,460.900)  125.400   -       
CTS_ccl_a_inv_00222/Y
-     INVX3BA10TH     fall   0.032   0.194   0.036  0.022  (477.900,460.500)    0.400      3    
CTS_ccl_a_inv_00219/A
-     INVX1BA10TH     rise   0.000   0.194   0.037  -      (473.700,464.900)    8.600   -       
CTS_ccl_a_inv_00219/Y
-     INVX1BA10TH     rise   0.025   0.219   0.034  0.007  (473.900,464.300)    0.800      2    
CTS_ccl_a_inv_00216/A
-     INVX2BA10TH     fall   0.000   0.219   0.028  -      (472.700,464.900)    1.800   -       
CTS_ccl_a_inv_00216/Y
-     INVX2BA10TH     fall   0.095   0.313   0.130  0.082  (472.500,464.700)    0.400     17    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.003   0.317   0.166  -      (291.700,431.300)  214.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 55
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.246

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.029  0.004  (288.100,427.700)  -           1     
system0/CTS_ccl_a_inv_00250/A
-     INVX2BA10TH     rise   0.000   0.000   0.029  -      (289.500,424.900)    4.200   -       
system0/CTS_ccl_a_inv_00250/Y
-     INVX2BA10TH     rise   0.016   0.016   0.019  0.007  (289.700,424.700)    0.400     1     
system0/CTS_ccl_a_inv_00246/A
-     INVX4BA10TH     fall   0.000   0.016   0.017  -      (291.700,424.900)    2.200   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX4BA10TH     fall   0.017   0.033   0.018  0.019  (292.500,424.900)    0.800     4     
CTS_ccl_inv_00243/A
-     INVX2BA10TH     rise   0.000   0.033   0.021  -      (291.700,432.900)    8.800   -       
CTS_ccl_inv_00243/Y
-     INVX2BA10TH     rise   0.015   0.048   0.020  0.009  (291.900,432.700)    0.400     1     
CTS_ccl_a_inv_00240/A
-     INVX4BA10TH     fall   0.000   0.049   0.017  -      (297.500,428.900)    9.400   -       
CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH     fall   0.016   0.064   0.016  0.017  (298.300,428.900)    0.800     1     
CTS_ccl_a_inv_00237/A
-     INVX4BA10TH     rise   0.000   0.065   0.019  -      (324.100,460.900)   57.800   -       
CTS_ccl_a_inv_00237/Y
-     INVX4BA10TH     rise   0.016   0.081   0.022  0.020  (324.900,460.900)    0.800     2     
CTS_ccl_a_inv_00229/A
-     INVX5BA10TH     fall   0.000   0.081   0.018  -      (315.500,472.900)   21.400   -       
CTS_ccl_a_inv_00229/Y
-     INVX5BA10TH     fall   0.034   0.115   0.043  0.063  (315.300,472.700)    0.400     4     
afe0/cg_clk_afe/CG1/CK
-     PREICGX1BA10TH  rise   0.002   0.117   0.052  -      (521.700,463.700)  215.400   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX1BA10TH  rise   0.050   0.166   0.032  0.005  (519.100,463.700)    2.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH  rise   0.000   0.166   0.032  -      (516.100,472.300)   11.600   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH  rise   0.042   0.208   0.027  0.009  (513.300,473.100)    3.600     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00192/A
-     INVX1BA10TH     rise   0.000   0.208   0.027  -      (514.100,464.900)    9.000   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00192/Y
-     INVX1BA10TH     rise   0.020   0.228   0.027  0.006  (514.300,464.300)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00189/A
-     INVX1BA10TH     fall   0.000   0.228   0.022  -      (525.300,471.100)   17.800   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00189/Y
-     INVX1BA10TH     fall   0.017   0.246   0.017  0.004  (525.500,471.700)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.246   0.019  -      (533.900,475.300)   12.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 56
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.318

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.029  0.004  (288.100,427.700)  -            1    
system0/CTS_ccl_a_inv_00250/A
-     INVX2BA10TH     rise   0.000   0.000   0.029  -      (289.500,424.900)    4.200   -       
system0/CTS_ccl_a_inv_00250/Y
-     INVX2BA10TH     rise   0.016   0.016   0.019  0.007  (289.700,424.700)    0.400      1    
system0/CTS_ccl_a_inv_00246/A
-     INVX4BA10TH     fall   0.000   0.016   0.017  -      (291.700,424.900)    2.200   -       
system0/CTS_ccl_a_inv_00246/Y
-     INVX4BA10TH     fall   0.017   0.033   0.018  0.019  (292.500,424.900)    0.800      4    
CTS_ccl_inv_00243/A
-     INVX2BA10TH     rise   0.000   0.033   0.021  -      (291.700,432.900)    8.800   -       
CTS_ccl_inv_00243/Y
-     INVX2BA10TH     rise   0.015   0.048   0.020  0.009  (291.900,432.700)    0.400      1    
CTS_ccl_a_inv_00240/A
-     INVX4BA10TH     fall   0.000   0.049   0.017  -      (297.500,428.900)    9.400   -       
CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH     fall   0.016   0.064   0.016  0.017  (298.300,428.900)    0.800      1    
CTS_ccl_a_inv_00237/A
-     INVX4BA10TH     rise   0.000   0.065   0.019  -      (324.100,460.900)   57.800   -       
CTS_ccl_a_inv_00237/Y
-     INVX4BA10TH     rise   0.016   0.081   0.022  0.020  (324.900,460.900)    0.800      2    
CTS_ccl_a_inv_00229/A
-     INVX5BA10TH     fall   0.000   0.081   0.018  -      (315.500,472.900)   21.400   -       
CTS_ccl_a_inv_00229/Y
-     INVX5BA10TH     fall   0.034   0.115   0.043  0.063  (315.300,472.700)    0.400      4    
CTS_ccl_a_inv_00226/A
-     INVX4BA10TH     rise   0.001   0.116   0.052  -      (357.900,467.100)   48.200   -       
CTS_ccl_a_inv_00226/Y
-     INVX4BA10TH     rise   0.045   0.161   0.069  0.070  (358.700,467.100)    0.800      6    
CTS_ccl_a_inv_00222/A
-     INVX3BA10TH     fall   0.002   0.162   0.057  -      (477.900,460.900)  125.400   -       
CTS_ccl_a_inv_00222/Y
-     INVX3BA10TH     fall   0.032   0.195   0.036  0.022  (477.900,460.500)    0.400      3    
CTS_ccl_a_inv_00219/A
-     INVX1BA10TH     rise   0.000   0.195   0.037  -      (473.700,464.900)    8.600   -       
CTS_ccl_a_inv_00219/Y
-     INVX1BA10TH     rise   0.025   0.220   0.034  0.007  (473.900,464.300)    0.800      2    
CTS_ccl_a_inv_00216/A
-     INVX2BA10TH     fall   0.000   0.220   0.028  -      (472.700,464.900)    1.800   -       
CTS_ccl_a_inv_00216/Y
-     INVX2BA10TH     fall   0.095   0.314   0.130  0.082  (472.500,464.700)    0.400     17    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.003   0.318   0.166  -      (291.700,431.300)  214.200   -       
------------------------------------------------------------------------------------------------------

