

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lp4'
================================================================
* Date:           Mon Dec  2 12:52:42 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  2.650 us|  2.650 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp4     |      263|      263|        16|          8|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     177|    -|
|Register         |        -|     -|     307|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     307|     193|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_206_p2  |         +|   0|  0|  14|           7|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  16|           8|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add6815_fu_56            |   9|          2|   32|         64|
    |ap_NS_fsm                |  49|          9|    1|          9|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    7|         14|
    |grp_fu_141_p0            |  14|          3|   32|         96|
    |grp_fu_141_p1            |  14|          3|   32|         96|
    |grp_fu_145_p0            |  26|          5|   32|        160|
    |grp_fu_145_p1            |  20|          4|   32|        128|
    |j_1_fu_60                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 177|         36|  178|        587|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add2_reg_309                 |  32|   0|   32|          0|
    |add6815_fu_56                |  32|   0|   32|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |buff_B_1_load_reg_284        |  32|   0|   32|          0|
    |buff_B_load_reg_274          |  32|   0|   32|          0|
    |buff_x_1_load_reg_289        |  32|   0|   32|          0|
    |buff_x_load_reg_279          |  32|   0|   32|          0|
    |j_1_fu_60                    |   7|   0|    7|          0|
    |mul62_1_reg_294              |  32|   0|   32|          0|
    |mul65_1_reg_304              |  32|   0|   32|          0|
    |reg_149                      |  32|   0|   32|          0|
    |tmp_reg_250                  |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 307|   0|  307|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|grp_fu_1838_p_din0    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|grp_fu_1838_p_din1    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|grp_fu_1838_p_opcode  |  out|    2|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|grp_fu_1838_p_dout0   |   in|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|grp_fu_1838_p_ce      |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|grp_fu_1842_p_din0    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|grp_fu_1842_p_din1    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|grp_fu_1842_p_dout0   |   in|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|grp_fu_1842_p_ce      |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp4|  return value|
|select_ln33           |   in|   32|     ap_none|           select_ln33|        scalar|
|i_2                   |   in|    6|     ap_none|                   i_2|        scalar|
|buff_B_address0       |  out|   11|   ap_memory|                buff_B|         array|
|buff_B_ce0            |  out|    1|   ap_memory|                buff_B|         array|
|buff_B_q0             |   in|   32|   ap_memory|                buff_B|         array|
|buff_B_1_address0     |  out|   11|   ap_memory|              buff_B_1|         array|
|buff_B_1_ce0          |  out|    1|   ap_memory|              buff_B_1|         array|
|buff_B_1_q0           |   in|   32|   ap_memory|              buff_B_1|         array|
|beta                  |   in|   32|     ap_none|                  beta|        scalar|
|buff_x_address0       |  out|    5|   ap_memory|                buff_x|         array|
|buff_x_ce0            |  out|    1|   ap_memory|                buff_x|         array|
|buff_x_q0             |   in|   32|   ap_memory|                buff_x|         array|
|buff_x_1_address0     |  out|    5|   ap_memory|              buff_x_1|         array|
|buff_x_1_ce0          |  out|    1|   ap_memory|              buff_x_1|         array|
|buff_x_1_q0           |   in|   32|   ap_memory|              buff_x_1|         array|
|add6815_out           |  out|   32|      ap_vld|           add6815_out|       pointer|
|add6815_out_ap_vld    |  out|    1|      ap_vld|           add6815_out|       pointer|
+----------------------+-----+-----+------------+----------------------+--------------+

