// Seed: 705809426
module module_0 (
    output tri0 id_0,
    input wand id_1,
    output tri1 id_2,
    output wand id_3,
    output wand id_4,
    output supply0 id_5,
    output wor id_6,
    input wor id_7,
    input tri0 id_8
    , id_31,
    output tri1 id_9,
    input wor id_10,
    output wand id_11,
    output supply0 id_12,
    output wor id_13,
    input wor id_14,
    input wire id_15,
    input tri1 id_16,
    input tri1 id_17,
    output tri0 id_18,
    output supply0 id_19,
    input tri id_20,
    input tri0 id_21,
    output supply0 id_22,
    input supply1 id_23,
    input supply0 id_24,
    input supply0 id_25,
    output wand id_26,
    output uwire id_27,
    output supply0 id_28,
    input tri id_29
);
  always begin
    id_18 = id_20;
  end
  wire id_32;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1
    , id_26,
    input wire id_2,
    inout supply1 id_3,
    output wand id_4,
    output tri1 id_5,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wire id_10,
    input tri1 id_11,
    output supply0 id_12,
    input wire id_13,
    input wor id_14,
    input wire id_15,
    input tri id_16,
    output supply1 id_17,
    input uwire id_18,
    input wand id_19,
    input wor id_20,
    output uwire id_21,
    input tri id_22,
    input wand id_23,
    input wor id_24
);
  module_0(
      id_5,
      id_10,
      id_5,
      id_5,
      id_1,
      id_3,
      id_21,
      id_8,
      id_15,
      id_21,
      id_18,
      id_5,
      id_21,
      id_4,
      id_11,
      id_7,
      id_19,
      id_11,
      id_1,
      id_3,
      id_14,
      id_15,
      id_12,
      id_18,
      id_6,
      id_18,
      id_17,
      id_1,
      id_21,
      id_14
  );
endmodule
