#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 29 17:02:52 2020
# Process ID: 900
# Current directory: E:/CENG342/lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12040 E:\CENG342\lab_6\lab_6.xpr
# Log file: E:/CENG342/lab_6/vivado.log
# Journal file: E:/CENG342/lab_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/CENG342/lab_6/lab_6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/7380314/lab_6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/ALU_Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/ALU_Testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar 29 17:07:56 2020. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 29 17:07:56 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 831.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 837.637 ; gain = 25.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 841.133 ; gain = 3.496
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 841.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 843.609 ; gain = 1.105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 844.258 ; gain = 0.648
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 849.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 850.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 853.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 853.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 5 [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd:23]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 861.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
ERROR: [VRFC 10-1471] type error near a ; current type signed; expected type unsigned [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd:17]
ERROR: [VRFC 10-3782] unit 'cheat_test' ignored due to previous errors [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
ERROR: [VRFC 10-1471] type error near a ; current type signed; expected type unsigned [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd:17]
ERROR: [VRFC 10-3782] unit 'cheat_test' ignored due to previous errors [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 861.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd:23]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 861.570 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1600ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\CENG342\lab_6\lab_6.srcs\sim_1\new\ALU_Testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\CENG342\lab_6\lab_6.srcs\sim_1\new\Generic_ALU.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1600ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 917.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1600ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 917.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1600ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 917.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1600ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 917.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1600ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 917.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1600ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 917.004 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {3200ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3200ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 917.004 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {25600ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 25600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 25600ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 917.004 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {27200ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 27200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 27200ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 994.391 ; gain = 0.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 27200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 27200ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 998.242 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {6000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 998.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 998.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 8 elements ; formal 'a' expects 4 [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 9 [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 8 [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd:34]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [\Generic_ALU(n_bit=8)\]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 998.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [\Generic_ALU(n_bit=8)\]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CENG342/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Testbench_behav -key {Behavioral:sim_1:Functional:ALU_Testbench} -tclbatch {ALU_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 999.105 ; gain = 0.000
file mkdir E:/CENG342/lab_6/lab_6.srcs/constrs_1
file mkdir E:/CENG342/lab_6/lab_6.srcs/constrs_1/new
close [ open E:/CENG342/lab_6/lab_6.srcs/constrs_1/new/4bit.xdc w ]
add_files -fileset constrs_1 E:/CENG342/lab_6/lab_6.srcs/constrs_1/new/4bit.xdc
move_files [get_files  E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd]
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Sun Mar 29 20:23:16 2020] Launched synth_1...
Run output will be captured here: E:/CENG342/lab_6/lab_6.runs/synth_1/runme.log
[Sun Mar 29 20:23:16 2020] Launched impl_1...
Run output will be captured here: E:/CENG342/lab_6/lab_6.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Mar 29 20:26:43 2020] Launched impl_1...
Run output will be captured here: E:/CENG342/lab_6/lab_6.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Mar 29 20:32:58 2020] Launched synth_1...
Run output will be captured here: E:/CENG342/lab_6/lab_6.runs/synth_1/runme.log
[Sun Mar 29 20:32:58 2020] Launched impl_1...
Run output will be captured here: E:/CENG342/lab_6/lab_6.runs/impl_1/runme.log
reset_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'reset_runs' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Mar 29 20:34:59 2020] Launched synth_1...
Run output will be captured here: E:/CENG342/lab_6/lab_6.runs/synth_1/runme.log
[Sun Mar 29 20:34:59 2020] Launched impl_1...
Run output will be captured here: E:/CENG342/lab_6/lab_6.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1310.715 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7C13A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.969 ; gain = 1157.254
set_property PROGRAM.FILE {E:/CENG342/lab_6/lab_6.runs/impl_1/Generic_ALU.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/CENG342/lab_6/lab_6.runs/impl_1/Generic_ALU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Mar 29 20:40:03 2020] Launched synth_1...
Run output will be captured here: E:/CENG342/lab_6/lab_6.runs/synth_1/runme.log
[Sun Mar 29 20:40:03 2020] Launched impl_1...
Run output will be captured here: E:/CENG342/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/CENG342/lab_6/lab_6.runs/impl_1/Generic_ALU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7C13A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7C13A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7C13A
close_hw_manager
close [ open E:/CENG342/lab_6/lab_6.srcs/constrs_1/new/8bit.xdc w ]
add_files -fileset constrs_1 E:/CENG342/lab_6/lab_6.srcs/constrs_1/new/8bit.xdc
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 29 21:59:03 2020...
