---
layout: default
title: Junction Isolation
---

---

# ğŸ§© Junction Isolationï¼ˆæ¥åˆå‹çµ¶ç¸æ§‹é€ ï¼‰
**Junction Isolation**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**CMOSã‚„é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ã‚’å®‰å®šã«å‹•ä½œã•ã›ã‚‹ãŸã‚ã«ã¯ã€ç•°ãªã‚‹ç´ å­é–“ã§ã®é›»æ°—çš„å¹²æ¸‰ã‚’é˜²ãçµ¶ç¸æ§‹é€ ãŒä¸å¯æ¬ ã§ã™ã€‚**  
**To ensure stable operation of CMOS and high-voltage devices, isolation structures that prevent electrical interference between different elements are essential.**

ç‰¹ã«é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ã§ã¯ã€**é«˜é›»åœ§ã«ã‚ˆã‚‹å¯„ç”Ÿãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿å‹•ä½œã‚„ã‚µãƒ–ã‚¹ãƒˆãƒ¬ãƒ¼ãƒˆé›»æµ**ã‚’æŠ‘ãˆã‚‹å¿…è¦ãŒã‚ã‚Šã¾ã™ã€‚  
In high-voltage devices, suppression of **parasitic transistor action and substrate current** is critical.

---

## ğŸ—ï¸ çµ¶ç¸æ§‹é€ ã®æ¯”è¼ƒï½œComparison of Isolation Structures

| æ§‹é€ ï½œStructure | ç‰¹å¾´ï½œFeatures | ç”¨é€”ï½œApplications |
|----------------|----------------|--------------------|
| **N-Well / P-Well** | åŸºæœ¬çš„ãªã‚¦ã‚§ãƒ«çµ¶ç¸<br>Basic well-based isolation | é€šå¸¸CMOSã€ä½è€åœ§æ§‹æˆ<br>Standard CMOS, low-voltage |
| **Deep N-Well (DNW)** | åºƒåŸŸçµ¶ç¸ã¨ãƒã‚¤ã‚ºé®æ–­<br>Deep region isolation and noise suppression | HV-CMOSã€ã‚¢ãƒŠãƒ­ã‚°æ··è¼‰<br>HV-CMOS, analog SoC |
| **Junction Isolation** | PNæ¥åˆã«ã‚ˆã‚‹é›»æ°—çš„é®æ–­<br>Electrical isolation using PN junction | LDMOSã€é«˜å¯†åº¦HVã‚»ãƒ«<br>LDMOS, dense HV cells |

---

## ğŸ”¬ Junction Isolationã®ä»•çµ„ã¿ï½œHow Junction Isolation Works

```mermaid
flowchart TB
    subgraph PSub["P-Subï¼ˆåŸºæ¿ï¼‰ï½œSubstrate"]
        subgraph NBL["N+ Buried Layerï½œåŸ‹ã‚è¾¼ã¿å±¤"]
            PWell["P-Wellï¼ˆç´ å­é ˜åŸŸï¼‰ï½œDevice Region"]
        end
    end

    NBL --- Note["âš ï¸ P/N/Pã§å¯„ç”Ÿãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿å½¢æˆã®å¯èƒ½æ€§ã‚ã‚Š<br>ğŸ”’ Nå±¤ã‚¬ãƒ¼ãƒ‰ã«ã‚ˆã‚Šé›»æ°—çš„é®æ–­"]
```

- **PNæ¥åˆã«é€†ãƒã‚¤ã‚¢ã‚¹ã‚’å°åŠ ã—ã€ç©ºä¹å±¤ã§çµ¶ç¸ã‚’å½¢æˆ**  
  *Isolation is achieved by applying reverse bias to form a depletion region across the PN junction.*
- **é¢ç©åŠ¹ç‡ãŒé«˜ãã€é«˜å¯†åº¦è¨­è¨ˆã«å‘ã**  
  *Efficient for area, suitable for dense layouts.*
- **ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—ãƒªã‚¹ã‚¯ï¼ˆnpnå‹ï¼‰ã«æ³¨æ„**  
  *Requires care due to risk of parasitic npn latch-up.*

---

## ğŸ›¡ï¸ ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã¨ã®ä½µç”¨ï½œCombination with Guard Rings

Junction Isolationã ã‘ã§ã¯ã€å¯„ç”Ÿnpnã‚„å…‰é›»æµã«ã‚ˆã‚‹èª¤å‹•ä½œã‚’å®Œå…¨ã«ã¯é˜²ã’ã¾ã›ã‚“ã€‚  
**ãã®ãŸã‚ã€ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆçš„ãªå·¥å¤«ã¨ã—ã¦ã€ŒP+ GNDã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã€ã‚’å¤–å‘¨ã«é…ç½®ã—ã€é›»ä½ã‚’å›ºå®šãƒ»é›»æµã‚’é€ƒãŒã™**ã®ãŒä¸€èˆ¬çš„ã§ã™ã€‚

```mermaid
flowchart TB
    subgraph Guard["GND Guard Ring (P+)ï½œå¤–å‘¨ï¼šå¯„ç”Ÿé˜²æ­¢ãƒ»GNDå¼•ãè½ã¨ã—"]
        subgraph JIso["Junction Isolated Cellï½œå†…éƒ¨ï¼šPNæ¥åˆã§æ§‹é€ çµ¶ç¸"]
        end
    end
```

- **ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—ãƒ»å…‰æ„Ÿå—æ€§ãƒ»ç†±ãƒã‚¤ã‚ºã¸ã®å¤šé‡å¯¾ç­–**  
- **HV-CMOSã‚„LDMOSã®ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã§ã¯æ¨™æº–çš„æ§‹æˆ**

---

## âš ï¸ è¨­è¨ˆä¸Šã®æ³¨æ„ç‚¹ï½œDesign Considerations

| æ³¨æ„ç‚¹ï½œConcern | èª¬æ˜ï½œDescription |
|-------------|--------|
| **é€†ãƒã‚¤ã‚¢ã‚¹å°åŠ **<br>Reverse Bias Requirement | çµ¶ç¸åŠ¹æœã‚’ç¶­æŒã™ã‚‹ãŸã‚ã«ã¯ã€å¸¸æ™‚é€†ãƒã‚¤ã‚¢ã‚¹é›»åœ§ãŒå¿…è¦<br>Constant reverse bias must be maintained |
| **å¯„ç”Ÿãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿è§£æ**<br>Parasitic BJT Analysis | PNP/NPNæ§‹é€ ã‚’å«ã‚€ãŸã‚ã€é›»æ°—çš„ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãŒå¿…é ˆ<br>Device simulation needed to evaluate parasitic effects |
| **ç†±çš„å½±éŸ¿**<br>Thermal Degradation | é«˜æ¸©ä¸‹ã§ã®æ‹¡æ•£ã‚„çµ¶ç¸åŠ£åŒ–ã®æ‡¸å¿µã‚ã‚Š<br>Risk of thermal-induced degradation of isolation |

---

## ğŸ“š æ•™æçš„æ„ç¾©ï½œEducational Relevance

- **æ§‹é€ ã¨çµ¶ç¸ã®åŸç†ã®å¯¾å¿œé–¢ä¿‚**ã‚’å­¦ã¹ã‚‹  
  *Understand relationship between device structure and electrical isolation*
- **é«˜å¯†åº¦ãƒ»é«˜è€åœ§è¨­è¨ˆã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•**ã‚’ä½“é¨“çš„ã«ç†è§£å¯èƒ½  
  *Explore trade-offs in dense high-voltage device design*
- **ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—ãƒ»ãƒã‚¤ã‚ºå¯¾ç­–ã®å°å…¥æ•™æ**ã¨ã—ã¦æ´»ç”¨å¯èƒ½  
  *Useful for introducing latch-up and noise immunity topics*

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Topics

- [ğŸ“˜ å¿œç”¨ç·¨ ç¬¬2ç« ï½œé«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ å…¨ä½“README](../d_chapter2_high_voltage_devices/README.md)  
  **ç« å…¨ä½“ã®æ§‹æˆã¨é–¢é€£æŠ€è¡“ã®å°å…¥**  
  *Chapter 2 Top: Overview of high-voltage devices and structure of this section*

- [`hvcmos.md`](./hvcmos.md)  
  **CMOSãƒ—ãƒ­ã‚»ã‚¹äº’æ›ã§ã®é«˜è€åœ§åŒ–æŠ€è¡“**  
  *High-voltage CMOS with process compatibility*

- [`ldmos.md`](./ldmos.md)  
  **LDMOSã®æ§‹é€ ã¨é›»ç•Œåˆ¶å¾¡ãƒ»çµ¶ç¸è¨­è¨ˆ**  
  *Structure and field/isolation control in LDMOS*

- [`layout_rules.md`](./layout_rules.md)  
  **çµ¶ç¸ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã¨ã‚»ãƒ«é–“è¨­è¨ˆè¦å‰‡**  
  *Isolation layout and inter-cell design rules*

- [åŸºç¤ç·¨ ç¬¬4ç« ï½œMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ç‰¹æ€§](../chapter4_mos_characteristics/)  
  **MOSæ§‹é€ ã¨å¯„ç”Ÿç´ å­ã®ç†è§£**  
  *Understanding MOS structure and parasitic elements*

---

Â© 2025 Shinichi Samizo / MIT License
