# Generated by Yosys 0.7+121 (git sha1 cf25dc9, clang 3.8.0-2ubuntu4 -fPIC -Os)
autoidx 5489
attribute \src "picorv32.v:44"
module $paramod\picorv32\BARREL_SHIFTER=1\COMPRESSED_ISA=0
  parameter \BARREL_SHIFTER
  parameter \CATCH_ILLINSN
  parameter \CATCH_MISALIGN
  parameter \COMPRESSED_ISA
  parameter \ENABLE_COUNTERS
  parameter \ENABLE_COUNTERS64
  parameter \ENABLE_DIV
  parameter \ENABLE_FAST_MUL
  parameter \ENABLE_IRQ
  parameter \ENABLE_IRQ_QREGS
  parameter \ENABLE_IRQ_TIMER
  parameter \ENABLE_MUL
  parameter \ENABLE_PCPI
  parameter \ENABLE_REGS_16_31
  parameter \ENABLE_REGS_DUALPORT
  parameter \ENABLE_TRACE
  parameter \LATCHED_IRQ
  parameter \LATCHED_MEM_RDATA
  parameter \MASKED_IRQ
  parameter \PROGADDR_IRQ
  parameter \PROGADDR_RESET
  parameter \REGS_INIT_ZERO
  parameter \STACKADDR
  parameter \TWO_CYCLE_ALU
  parameter \TWO_CYCLE_COMPARE
  parameter \TWO_STAGE_SHIFT
  attribute \src "picorv32.v:1285"
  wire width 32 $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501
  attribute \src "picorv32.v:741"
  wire width 32 $0\cached_insn_opcode[31:0]
  attribute \src "picorv32.v:741"
  wire width 5 $0\cached_insn_rs1[4:0]
  attribute \src "picorv32.v:741"
  wire width 5 $0\cached_insn_rs2[4:0]
  attribute \src "picorv32.v:821"
  wire $0\compressed_instr[0:0]
  attribute \src "picorv32.v:1304"
  wire width 64 $0\count_cycle[63:0]
  attribute \src "picorv32.v:1304"
  wire width 64 $0\count_instr[63:0]
  attribute \src "picorv32.v:1304"
  wire width 8 $0\cpu_state[7:0]
  attribute \src "picorv32.v:741"
  wire width 32 $0\dbg_insn_addr[31:0]
  attribute \src "picorv32.v:1304"
  wire width 32 $0\dbg_rs1val[31:0]
  attribute \src "picorv32.v:1304"
  wire $0\dbg_rs1val_valid[0:0]
  attribute \src "picorv32.v:1304"
  wire width 32 $0\dbg_rs2val[31:0]
  attribute \src "picorv32.v:1304"
  wire $0\dbg_rs2val_valid[0:0]
  attribute \src "picorv32.v:741"
  wire $0\dbg_valid_insn[0:0]
  attribute \src "picorv32.v:821"
  wire width 32 $0\decoded_imm[31:0]
  attribute \src "picorv32.v:821"
  wire width 32 $0\decoded_imm_uj[31:0]
  attribute \src "picorv32.v:821"
  wire width 5 $0\decoded_rd[4:0]
  attribute \src "picorv32.v:821"
  wire width 5 $0\decoded_rs1[4:0]
  attribute \src "picorv32.v:821"
  wire width 5 $0\decoded_rs2[4:0]
  attribute \src "picorv32.v:1304"
  wire $0\decoder_pseudo_trigger[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\decoder_trigger[0:0]
  attribute \src "picorv32.v:1304"
  wire width 32 $0\eoi[31:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_add[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_addi[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_and[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_andi[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_auipc[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_beq[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_bge[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_bgeu[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_blt[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_bltu[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_bne[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_getq[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_jal[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_jalr[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_lb[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_lbu[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_lh[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_lhu[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_lui[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_lw[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_maskirq[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_or[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_ori[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_rdcycle[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_rdcycleh[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_rdinstr[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_rdinstrh[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_retirq[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_sb[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_setq[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_sh[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_sll[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_slli[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_slt[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_slti[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_sltiu[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_sltu[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_sra[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_srai[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_srl[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_srli[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_sub[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_sw[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_timer[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_waitirq[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_xor[0:0]
  attribute \src "picorv32.v:821"
  wire $0\instr_xori[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_alu_reg_imm[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_alu_reg_reg[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_compare[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_lb_lh_lw_lbu_lhu[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_lbu_lhu_lw[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_lui_auipc_jal[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_sb_sh_sw[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_slli_srli_srai[0:0]
  attribute \src "picorv32.v:821"
  wire $0\is_slti_blt_slt[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\latched_branch[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\latched_compr[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\latched_is_lh[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\latched_is_lu[0:0]
  attribute \src "picorv32.v:1304"
  wire width 5 $0\latched_rd[4:0]
  attribute \src "picorv32.v:1304"
  wire $0\latched_stalu[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\latched_store[0:0]
  attribute \src "picorv32.v:530"
  wire width 32 $0\mem_addr[31:0]
  attribute \src "picorv32.v:1304"
  wire $0\mem_do_prefetch[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\mem_do_rdata[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\mem_do_rinst[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\mem_do_wdata[0:0]
  attribute \src "picorv32.v:530"
  wire $0\mem_instr[0:0]
  attribute \src "picorv32.v:395"
  wire width 32 $0\mem_rdata_q[31:0]
  attribute \src "picorv32.v:530"
  wire width 2 $0\mem_state[1:0]
  attribute \src "picorv32.v:530"
  wire $0\mem_valid[0:0]
  attribute \src "picorv32.v:530"
  wire width 32 $0\mem_wdata[31:0]
  attribute \src "picorv32.v:1304"
  wire width 2 $0\mem_wordsize[1:0]
  attribute \src "picorv32.v:530"
  wire width 4 $0\mem_wstrb[3:0]
  attribute \src "picorv32.v:395"
  wire width 32 $0\next_insn_opcode[31:0]
  attribute \src "picorv32.v:1304"
  wire $0\pcpi_valid[0:0]
  attribute \src "picorv32.v:1304"
  wire width 32 $0\reg_next_pc[31:0]
  attribute \src "picorv32.v:1304"
  wire width 32 $0\reg_op1[31:0]
  attribute \src "picorv32.v:1304"
  wire width 32 $0\reg_op2[31:0]
  attribute \src "picorv32.v:1304"
  wire width 32 $0\reg_out[31:0]
  attribute \src "picorv32.v:1304"
  wire width 32 $0\reg_pc[31:0]
  attribute \src "picorv32.v:1304"
  wire width 5 $0\reg_sh[4:0]
  attribute \src "picorv32.v:1879"
  wire width 32 $0\rvfi_mem_addr[31:0]
  attribute \src "picorv32.v:1879"
  wire width 32 $0\rvfi_mem_rdata[31:0]
  attribute \src "picorv32.v:1879"
  wire width 4 $0\rvfi_mem_rmask[3:0]
  attribute \src "picorv32.v:1879"
  wire width 32 $0\rvfi_mem_wdata[31:0]
  attribute \src "picorv32.v:1879"
  wire width 4 $0\rvfi_mem_wmask[3:0]
  attribute \src "picorv32.v:1879"
  wire width 5 $0\rvfi_rd_addr[4:0]
  attribute \src "picorv32.v:1879"
  wire width 32 $0\rvfi_rd_wdata[31:0]
  attribute \src "picorv32.v:1879"
  wire width 5 $0\rvfi_rs1_addr[4:0]
  attribute \src "picorv32.v:1879"
  wire width 32 $0\rvfi_rs1_rdata[31:0]
  attribute \src "picorv32.v:1879"
  wire width 5 $0\rvfi_rs2_addr[4:0]
  attribute \src "picorv32.v:1879"
  wire width 32 $0\rvfi_rs2_rdata[31:0]
  attribute \src "picorv32.v:1879"
  wire $0\rvfi_valid[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\set_mem_do_rdata[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\set_mem_do_rinst[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\set_mem_do_wdata[0:0]
  attribute \src "picorv32.v:1304"
  wire $0\trap[0:0]
  attribute \src "picorv32.v:1258"
  wire $2\cpuregs_write[0:0]
  attribute \src "picorv32.v:772"
  wire width 32 $2\dbg_insn_opcode[31:0]
  attribute \src "picorv32.v:772"
  wire width 5 $2\dbg_insn_rs1[4:0]
  attribute \src "picorv32.v:772"
  wire width 5 $2\dbg_insn_rs2[4:0]
  wire width 16 $2\mem_rdata_word[31:0]
  attribute \src "picorv32.v:1304"
  wire $2\set_mem_do_rdata[0:0]
  attribute \src "picorv32.v:1304"
  wire $2\set_mem_do_rinst[0:0]
  attribute \src "picorv32.v:1304"
  wire $2\set_mem_do_wdata[0:0]
  attribute \src "picorv32.v:1304"
  wire width 32 $3\current_pc[31:0]
  attribute \src "picorv32.v:772"
  wire width 32 $3\dbg_insn_opcode[31:0]
  wire width 8 $3\mem_rdata_word[31:0]
  attribute \src "picorv32.v:1304"
  wire $3\set_mem_do_rdata[0:0]
  attribute \src "picorv32.v:1304"
  wire $3\set_mem_do_rinst[0:0]
  attribute \src "picorv32.v:1304"
  wire $3\set_mem_do_wdata[0:0]
  attribute \src "picorv32.v:1304"
  wire $4\set_mem_do_rdata[0:0]
  attribute \src "picorv32.v:1304"
  wire $4\set_mem_do_wdata[0:0]
  attribute \src "picorv32.v:1304"
  wire $5\set_mem_do_rinst[0:0]
  attribute \src "picorv32.v:1194"
  wire width 32 $add$picorv32.v:1194$1712_Y
  attribute \src "picorv32.v:1266"
  wire width 32 $add$picorv32.v:1266$1489_Y
  attribute \src "picorv32.v:1335"
  wire width 64 $add$picorv32.v:1335$1520_Y
  attribute \src "picorv32.v:1468"
  wire width 32 $add$picorv32.v:1468$1573_Y
  attribute \src "picorv32.v:1472"
  wire width 64 $add$picorv32.v:1472$1574_Y
  attribute \src "picorv32.v:1477"
  wire width 32 $add$picorv32.v:1477$1575_Y
  attribute \src "picorv32.v:1714"
  wire width 32 $add$picorv32.v:1714$1621_Y
  attribute \src "picorv32.v:1777"
  wire width 32 $add$picorv32.v:1777$1649_Y
  attribute \src "picorv32.v:347"
  wire width 30 $add$picorv32.v:347$1107_Y
  attribute \src "picorv32.v:1233"
  wire width 32 $and$picorv32.v:1233$1473_Y
  attribute \src "picorv32.v:541"
  wire width 4 $and$picorv32.v:541$1172_Y
  wire $auto$opt_reduce.cc:132:opt_mux$5438
  wire $auto$opt_reduce.cc:132:opt_mux$5440
  wire $auto$opt_reduce.cc:132:opt_mux$5442
  wire $auto$opt_reduce.cc:132:opt_mux$5444
  wire $auto$opt_reduce.cc:132:opt_mux$5446
  wire $auto$opt_reduce.cc:132:opt_mux$5448
  wire $auto$opt_reduce.cc:132:opt_mux$5452
  wire $auto$opt_reduce.cc:132:opt_mux$5454
  wire $auto$opt_reduce.cc:132:opt_mux$5458
  wire $auto$opt_reduce.cc:132:opt_mux$5466
  wire $auto$opt_reduce.cc:132:opt_mux$5468
  wire $auto$opt_reduce.cc:132:opt_mux$5470
  wire $auto$opt_reduce.cc:132:opt_mux$5472
  wire $auto$opt_reduce.cc:132:opt_mux$5476
  wire $auto$opt_reduce.cc:132:opt_mux$5478
  wire width 8 $auto$wreduce.cc:347:run$5481
  attribute \src "picorv32.v:1750"
  wire width 32 $auto$wreduce.cc:347:run$5482
  attribute \src "picorv32.v:1758"
  wire width 32 $auto$wreduce.cc:347:run$5483
  attribute \src "picorv32.v:1266"
  wire width 32 $auto$wreduce.cc:347:run$5484
  attribute \src "picorv32.v:1468"
  wire width 32 $auto$wreduce.cc:347:run$5485
  attribute \src "picorv32.v:1913"
  wire width 32 $auto$wreduce.cc:347:run$5486
  attribute \src "picorv32.v:1000"
  wire $eq$picorv32.v:1000$1273_Y
  attribute \src "picorv32.v:1001"
  wire $eq$picorv32.v:1001$1275_Y
  attribute \src "picorv32.v:1002"
  wire $eq$picorv32.v:1002$1277_Y
  attribute \src "picorv32.v:1004"
  wire $eq$picorv32.v:1004$1279_Y
  attribute \src "picorv32.v:1005"
  wire $eq$picorv32.v:1005$1281_Y
  attribute \src "picorv32.v:1006"
  wire $eq$picorv32.v:1006$1283_Y
  attribute \src "picorv32.v:1007"
  wire $eq$picorv32.v:1007$1285_Y
  attribute \src "picorv32.v:1016"
  wire $eq$picorv32.v:1016$1299_Y
  attribute \src "picorv32.v:1021"
  wire $eq$picorv32.v:1021$1309_Y
  attribute \src "picorv32.v:1023"
  wire $eq$picorv32.v:1023$1317_Y
  attribute \src "picorv32.v:1036"
  wire $eq$picorv32.v:1036$1359_Y
  attribute \src "picorv32.v:1036"
  wire $eq$picorv32.v:1036$1360_Y
  attribute \src "picorv32.v:1037"
  wire $eq$picorv32.v:1037$1363_Y
  attribute \src "picorv32.v:1038"
  wire $eq$picorv32.v:1038$1368_Y
  attribute \src "picorv32.v:1039"
  wire $eq$picorv32.v:1039$1371_Y
  attribute \src "picorv32.v:1040"
  wire $eq$picorv32.v:1040$1377_Y
  attribute \src "picorv32.v:1041"
  wire $eq$picorv32.v:1041$1381_Y
  attribute \src "picorv32.v:1262"
  wire $eq$picorv32.v:1262$1487_Y
  attribute \src "picorv32.v:1739"
  wire $eq$picorv32.v:1739$1629_Y
  attribute \src "picorv32.v:1824"
  wire $eq$picorv32.v:1824$1663_Y
  attribute \src "picorv32.v:1831"
  wire $eq$picorv32.v:1831$1670_Y
  attribute \src "picorv32.v:830"
  wire $eq$picorv32.v:830$1204_Y
  attribute \src "picorv32.v:831"
  wire $eq$picorv32.v:831$1205_Y
  attribute \src "picorv32.v:832"
  wire $eq$picorv32.v:832$1206_Y
  attribute \src "picorv32.v:833"
  wire $eq$picorv32.v:833$1207_Y
  attribute \src "picorv32.v:837"
  wire $eq$picorv32.v:837$1216_Y
  attribute \src "picorv32.v:838"
  wire $eq$picorv32.v:838$1217_Y
  attribute \src "picorv32.v:839"
  wire $eq$picorv32.v:839$1218_Y
  attribute \src "picorv32.v:840"
  wire $eq$picorv32.v:840$1219_Y
  attribute \src "picorv32.v:841"
  wire $eq$picorv32.v:841$1220_Y
  attribute \src "picorv32.v:1743"
  wire $ge$picorv32.v:1743$1630_Y
  attribute \src "picorv32.v:1000"
  wire $logic_and$picorv32.v:1000$1274_Y
  attribute \src "picorv32.v:1001"
  wire $logic_and$picorv32.v:1001$1276_Y
  attribute \src "picorv32.v:1002"
  wire $logic_and$picorv32.v:1002$1278_Y
  attribute \src "picorv32.v:1004"
  wire $logic_and$picorv32.v:1004$1280_Y
  attribute \src "picorv32.v:1005"
  wire $logic_and$picorv32.v:1005$1282_Y
  attribute \src "picorv32.v:1006"
  wire $logic_and$picorv32.v:1006$1284_Y
  attribute \src "picorv32.v:1007"
  wire $logic_and$picorv32.v:1007$1286_Y
  attribute \src "picorv32.v:1008"
  wire $logic_and$picorv32.v:1008$1288_Y
  attribute \src "picorv32.v:1010"
  wire $logic_and$picorv32.v:1010$1290_Y
  attribute \src "picorv32.v:1011"
  wire $logic_and$picorv32.v:1011$1292_Y
  attribute \src "picorv32.v:1012"
  wire $logic_and$picorv32.v:1012$1294_Y
  attribute \src "picorv32.v:1014"
  wire $logic_and$picorv32.v:1014$1296_Y
  attribute \src "picorv32.v:1015"
  wire $logic_and$picorv32.v:1015$1298_Y
  attribute \src "picorv32.v:1016"
  wire $logic_and$picorv32.v:1016$1300_Y
  attribute \src "picorv32.v:1017"
  wire $logic_and$picorv32.v:1017$1302_Y
  attribute \src "picorv32.v:1018"
  wire $logic_and$picorv32.v:1018$1304_Y
  attribute \src "picorv32.v:1019"
  wire $logic_and$picorv32.v:1019$1306_Y
  attribute \src "picorv32.v:1021"
  wire $logic_and$picorv32.v:1021$1308_Y
  attribute \src "picorv32.v:1021"
  wire $logic_and$picorv32.v:1021$1310_Y
  attribute \src "picorv32.v:1022"
  wire $logic_and$picorv32.v:1022$1312_Y
  attribute \src "picorv32.v:1022"
  wire $logic_and$picorv32.v:1022$1314_Y
  attribute \src "picorv32.v:1023"
  wire $logic_and$picorv32.v:1023$1318_Y
  attribute \src "picorv32.v:1025"
  wire $logic_and$picorv32.v:1025$1320_Y
  attribute \src "picorv32.v:1025"
  wire $logic_and$picorv32.v:1025$1322_Y
  attribute \src "picorv32.v:1026"
  wire $logic_and$picorv32.v:1026$1326_Y
  attribute \src "picorv32.v:1027"
  wire $logic_and$picorv32.v:1027$1328_Y
  attribute \src "picorv32.v:1027"
  wire $logic_and$picorv32.v:1027$1330_Y
  attribute \src "picorv32.v:1028"
  wire $logic_and$picorv32.v:1028$1332_Y
  attribute \src "picorv32.v:1028"
  wire $logic_and$picorv32.v:1028$1334_Y
  attribute \src "picorv32.v:1029"
  wire $logic_and$picorv32.v:1029$1336_Y
  attribute \src "picorv32.v:1029"
  wire $logic_and$picorv32.v:1029$1338_Y
  attribute \src "picorv32.v:1030"
  wire $logic_and$picorv32.v:1030$1340_Y
  attribute \src "picorv32.v:1030"
  wire $logic_and$picorv32.v:1030$1342_Y
  attribute \src "picorv32.v:1031"
  wire $logic_and$picorv32.v:1031$1344_Y
  attribute \src "picorv32.v:1031"
  wire $logic_and$picorv32.v:1031$1346_Y
  attribute \src "picorv32.v:1032"
  wire $logic_and$picorv32.v:1032$1350_Y
  attribute \src "picorv32.v:1033"
  wire $logic_and$picorv32.v:1033$1352_Y
  attribute \src "picorv32.v:1033"
  wire $logic_and$picorv32.v:1033$1354_Y
  attribute \src "picorv32.v:1034"
  wire $logic_and$picorv32.v:1034$1356_Y
  attribute \src "picorv32.v:1034"
  wire $logic_and$picorv32.v:1034$1358_Y
  attribute \src "picorv32.v:1036"
  wire $logic_and$picorv32.v:1036$1361_Y
  attribute \src "picorv32.v:1037"
  wire $logic_and$picorv32.v:1037$1364_Y
  attribute \src "picorv32.v:1037"
  wire $logic_and$picorv32.v:1037$1366_Y
  attribute \src "picorv32.v:1038"
  wire $logic_and$picorv32.v:1038$1369_Y
  attribute \src "picorv32.v:1039"
  wire $logic_and$picorv32.v:1039$1372_Y
  attribute \src "picorv32.v:1039"
  wire $logic_and$picorv32.v:1039$1374_Y
  attribute \src "picorv32.v:1040"
  wire $logic_and$picorv32.v:1040$1378_Y
  attribute \src "picorv32.v:1041"
  wire $logic_and$picorv32.v:1041$1382_Y
  attribute \src "picorv32.v:1052"
  wire $logic_and$picorv32.v:1052$1420_Y
  attribute \src "picorv32.v:1053"
  wire $logic_and$picorv32.v:1053$1417_Y
  attribute \src "picorv32.v:1055"
  wire $logic_and$picorv32.v:1055$1414_Y
  attribute \src "picorv32.v:1055"
  wire $logic_and$picorv32.v:1055$1422_Y
  attribute \src "picorv32.v:1064"
  wire $logic_and$picorv32.v:1064$1430_Y
  attribute \src "picorv32.v:1167"
  wire $logic_and$picorv32.v:1167$1456_Y
  attribute \src "picorv32.v:1234"
  wire $logic_and$picorv32.v:1234$1475_Y
  attribute \src "picorv32.v:1269"
  wire $logic_and$picorv32.v:1269$1491_Y
  attribute \src "picorv32.v:1286"
  wire $logic_and$picorv32.v:1286$1502_Y
  attribute \src "picorv32.v:1354"
  wire $logic_and$picorv32.v:1354$1527_Y
  attribute \src "picorv32.v:1400"
  wire $logic_and$picorv32.v:1400$1531_Y
  attribute \src "picorv32.v:1481"
  wire $logic_and$picorv32.v:1481$1578_Y
  attribute \src "picorv32.v:1604"
  wire $logic_and$picorv32.v:1604$1598_Y
  attribute \src "picorv32.v:1780"
  wire $logic_and$picorv32.v:1780$1651_Y
  attribute \src "picorv32.v:1823"
  wire $logic_and$picorv32.v:1823$1662_Y
  attribute \src "picorv32.v:1824"
  wire $logic_and$picorv32.v:1824$1665_Y
  attribute \src "picorv32.v:1831"
  wire $logic_and$picorv32.v:1831$1672_Y
  attribute \src "picorv32.v:1839"
  wire $logic_and$picorv32.v:1839$1678_Y
  attribute \src "picorv32.v:1839"
  wire $logic_and$picorv32.v:1839$1681_Y
  attribute \src "picorv32.v:1880"
  wire $logic_and$picorv32.v:1880$1695_Y
  attribute \src "picorv32.v:341"
  wire $logic_and$picorv32.v:341$1073_Y
  attribute \src "picorv32.v:341"
  wire $logic_and$picorv32.v:341$1076_Y
  attribute \src "picorv32.v:341"
  wire $logic_and$picorv32.v:341$1078_Y
  attribute \src "picorv32.v:344"
  wire $logic_and$picorv32.v:344$1088_Y
  attribute \src "picorv32.v:345"
  wire $logic_and$picorv32.v:345$1092_Y
  attribute \src "picorv32.v:345"
  wire $logic_and$picorv32.v:345$1095_Y
  attribute \src "picorv32.v:994"
  wire $logic_and$picorv32.v:994$1266_Y
  attribute \src "picorv32.v:997"
  wire $logic_and$picorv32.v:997$1268_Y
  attribute \src "picorv32.v:998"
  wire $logic_and$picorv32.v:998$1270_Y
  attribute \src "picorv32.v:999"
  wire $logic_and$picorv32.v:999$1272_Y
  attribute \src "picorv32.v:1210"
  wire $logic_not$picorv32.v:1210$1459_Y
  attribute \src "picorv32.v:1212"
  wire $logic_not$picorv32.v:1212$1460_Y
  attribute \src "picorv32.v:1214"
  wire $logic_not$picorv32.v:1214$1461_Y
  attribute \src "picorv32.v:1269"
  wire $logic_not$picorv32.v:1269$1490_Y
  attribute \src "picorv32.v:1400"
  wire $logic_not$picorv32.v:1400$1529_Y
  attribute \src "picorv32.v:1400"
  wire $logic_not$picorv32.v:1400$1530_Y
  attribute \src "picorv32.v:1481"
  wire $logic_not$picorv32.v:1481$1576_Y
  attribute \src "picorv32.v:1481"
  wire $logic_not$picorv32.v:1481$1577_Y
  attribute \src "picorv32.v:1604"
  wire $logic_not$picorv32.v:1604$1597_Y
  attribute \src "picorv32.v:1765"
  wire $logic_not$picorv32.v:1765$1646_Y
  attribute \src "picorv32.v:1850"
  wire $logic_not$picorv32.v:1850$1690_Y
  attribute \src "picorv32.v:994"
  wire $logic_not$picorv32.v:994$1265_Y
  attribute \src "picorv32.v:1064"
  wire $logic_or$picorv32.v:1064$1431_Y
  attribute \src "picorv32.v:1199"
  wire $logic_or$picorv32.v:1199$1718_Y
  attribute \src "picorv32.v:1228"
  wire $logic_or$picorv32.v:1228$1468_Y
  attribute \src "picorv32.v:1230"
  wire $logic_or$picorv32.v:1230$1470_Y
  attribute \src "picorv32.v:1232"
  wire $logic_or$picorv32.v:1232$1472_Y
  attribute \src "picorv32.v:1747"
  wire $logic_or$picorv32.v:1747$1634_Y
  attribute \src "picorv32.v:1765"
  wire $logic_or$picorv32.v:1765$1647_Y
  attribute \src "picorv32.v:1794"
  wire $logic_or$picorv32.v:1794$1655_Y
  attribute \src "picorv32.v:1795"
  wire $logic_or$picorv32.v:1795$1656_Y
  attribute \src "picorv32.v:1823"
  wire $logic_or$picorv32.v:1823$1661_Y
  attribute \src "picorv32.v:1850"
  wire $logic_or$picorv32.v:1850$1691_Y
  attribute \src "picorv32.v:1880"
  wire $logic_or$picorv32.v:1880$1694_Y
  attribute \src "picorv32.v:341"
  wire $logic_or$picorv32.v:341$1074_Y
  attribute \src "picorv32.v:341"
  wire $logic_or$picorv32.v:341$1075_Y
  attribute \src "picorv32.v:341"
  wire $logic_or$picorv32.v:341$1079_Y
  attribute \src "picorv32.v:345"
  wire $logic_or$picorv32.v:345$1093_Y
  attribute \src "picorv32.v:345"
  wire $logic_or$picorv32.v:345$1094_Y
  attribute \src "picorv32.v:531"
  wire $logic_or$picorv32.v:531$1167_Y
  attribute \src "picorv32.v:534"
  wire $logic_or$picorv32.v:534$1170_Y
  attribute \src "picorv32.v:539"
  wire $logic_or$picorv32.v:539$1171_Y
  attribute \src "picorv32.v:1293"
  wire width 32 $memrd$\cpuregs$picorv32.v:1293$1504_DATA
  attribute \src "picorv32.v:1294"
  wire width 32 $memrd$\cpuregs$picorv32.v:1294$1507_DATA
  attribute \src "picorv32.v:1824"
  wire $ne$picorv32.v:1824$1664_Y
  attribute \src "picorv32.v:1231"
  wire width 32 $or$picorv32.v:1231$1471_Y
  wire width 32 $procmux$2220_Y
  wire width 32 $procmux$2226_Y
  wire width 4 $procmux$2232_Y
  wire width 4 $procmux$2238_Y
  wire width 32 $procmux$2244_Y
  wire width 32 $procmux$2249_Y
  wire width 32 $procmux$2252_Y
  wire width 5 $procmux$2258_Y
  wire width 5 $procmux$2261_Y
  wire $procmux$2316_CMP
  wire $procmux$2317_CMP
  wire $procmux$2318_CMP
  wire $procmux$2319_CMP
  wire $procmux$2320_CMP
  wire $procmux$2322_CMP
  wire $procmux$2710_Y
  wire $procmux$2712_Y
  wire $procmux$2721_Y
  wire $procmux$2734_Y
  wire $procmux$2736_Y
  wire $procmux$2745_Y
  wire $procmux$2750_Y
  wire $procmux$2752_Y
  wire width 32 $procmux$2847_Y
  wire width 32 $procmux$2875_Y
  wire width 5 $procmux$2905_Y
  wire $procmux$2915_CTRL
  wire $procmux$2937_Y
  wire width 5 $procmux$2949_Y
  wire width 5 $procmux$2954_Y
  wire $procmux$2993_Y
  wire $procmux$2995_Y
  wire $procmux$2998_Y
  wire $procmux$3011_Y
  wire $procmux$3013_Y
  wire $procmux$3016_Y
  wire $procmux$3050_Y
  wire $procmux$3059_Y
  wire $procmux$3064_Y
  wire $procmux$3077_Y
  wire $procmux$3079_Y
  wire $procmux$3095_Y
  wire $procmux$3100_Y
  wire $procmux$3107_Y
  wire $procmux$3110_Y
  wire $procmux$3129_Y
  wire width 8 $procmux$3167_Y
  wire width 8 $procmux$3169_Y
  wire width 8 $procmux$3178_Y
  wire width 8 $procmux$3181_Y
  wire width 8 $procmux$3186_Y
  wire width 8 $procmux$3188_Y
  wire width 8 $procmux$3214_Y
  wire width 8 $procmux$3232_Y
  wire width 8 $procmux$3234_Y
  wire width 8 $procmux$3245_Y
  wire width 8 $procmux$3252_Y
  wire width 8 $procmux$3258_Y
  wire width 8 $procmux$3260_Y
  wire $procmux$3272_Y
  wire $procmux$3278_Y
  wire $procmux$3281_Y
  wire $procmux$3298_Y
  wire $procmux$3314_Y
  wire $procmux$3318_Y
  wire width 32 $procmux$3330_Y
  wire width 32 $procmux$3333_Y
  wire width 32 $procmux$3366_Y
  wire width 32 $procmux$3370_Y
  wire $procmux$3376_Y
  wire $procmux$3382_Y
  wire $procmux$3390_Y
  wire $procmux$3392_Y
  wire $procmux$3402_Y
  wire $procmux$3418_Y
  wire $procmux$3439_Y
  wire $procmux$3452_Y
  wire $procmux$3455_Y
  wire $procmux$3468_Y
  wire $procmux$3470_Y
  wire $procmux$3478_Y
  wire $procmux$3481_Y
  wire width 2 $procmux$3489_Y
  wire width 2 $procmux$3492_Y
  wire width 2 $procmux$3494_Y
  wire width 2 $procmux$3500_Y
  wire width 2 $procmux$3503_Y
  wire width 2 $procmux$3505_Y
  wire width 2 $procmux$3507_Y
  wire width 32 $procmux$3601_Y
  wire width 32 $procmux$3604_Y
  wire width 32 $procmux$3622_Y
  wire width 32 $procmux$3624_Y
  wire width 32 $procmux$3629_Y
  wire width 32 $procmux$3631_Y
  wire width 32 $procmux$3633_Y
  wire width 32 $procmux$3636_Y
  wire width 32 $procmux$3641_Y
  wire width 32 $procmux$3644_Y
  wire width 32 $procmux$3647_Y
  wire width 32 $procmux$3656_Y
  wire width 32 $procmux$3679_Y
  wire width 32 $procmux$3681_Y
  wire width 32 $procmux$3692_Y
  wire width 32 $procmux$3703_Y
  wire width 64 $procmux$3715_Y
  wire width 64 $procmux$3723_Y
  wire $procmux$4118_Y
  wire $procmux$4174_Y
  wire width 32 $procmux$4181_Y
  wire $procmux$4184_CMP
  wire $procmux$4185_CMP
  wire $procmux$4318_Y
  wire $procmux$4324_Y
  wire $procmux$4330_Y
  wire $procmux$4336_Y
  wire $procmux$4342_Y
  wire $procmux$4348_Y
  wire $procmux$4354_Y
  wire $procmux$4360_Y
  wire $procmux$4366_Y
  wire $procmux$4372_Y
  wire $procmux$4387_Y
  wire $procmux$4393_Y
  wire $procmux$4399_Y
  wire $procmux$4405_Y
  wire $procmux$4411_Y
  wire $procmux$4417_Y
  wire $procmux$4447_Y
  wire $procmux$4453_Y
  wire $procmux$4459_Y
  wire $procmux$4465_Y
  wire $procmux$4471_Y
  wire $procmux$4477_Y
  wire $procmux$4544_CMP
  wire $procmux$4626_Y
  wire width 2 $procmux$4833_Y
  wire width 2 $procmux$4835_Y
  wire $procmux$4836_CMP
  wire width 2 $procmux$4838_Y
  wire $procmux$4840_CMP
  wire width 2 $procmux$4843_Y
  wire width 2 $procmux$4845_Y
  wire $procmux$4847_CMP
  wire width 2 $procmux$4849_Y
  wire width 2 $procmux$4852_Y
  wire width 2 $procmux$4857_Y
  wire width 4 $procmux$4862_Y
  wire width 4 $procmux$4868_Y
  wire width 4 $procmux$4870_Y
  wire width 32 $procmux$4876_Y
  wire width 32 $procmux$4882_Y
  wire $procmux$4891_Y
  wire $procmux$4894_Y
  wire $procmux$4896_Y
  wire $procmux$4903_Y
  wire $procmux$4905_Y
  wire $procmux$4915_Y
  wire $procmux$4918_Y
  wire $procmux$4923_Y
  wire $procmux$5218_CMP
  wire $procmux$5219_CMP
  wire $procmux$5220_CMP
  wire $procmux$5221_CMP
  wire $procmux$5229_CMP
  attribute \src "picorv32.v:341"
  wire $reduce_and$picorv32.v:341$1077_Y
  attribute \src "picorv32.v:1293"
  wire $reduce_bool$picorv32.v:1293$1505_Y
  attribute \src "picorv32.v:1294"
  wire $reduce_bool$picorv32.v:1294$1508_Y
  attribute \src "picorv32.v:1897"
  wire $reduce_bool$picorv32.v:1897$1704_Y
  attribute \src "picorv32.v:1913"
  wire $reduce_bool$picorv32.v:1913$1707_Y
  attribute \src "picorv32.v:1055"
  wire $reduce_or$picorv32.v:1055$1421_Y
  attribute \src "picorv32.v:1064"
  wire $reduce_or$picorv32.v:1064$1429_Y
  attribute \src "picorv32.v:1839"
  wire $reduce_or$picorv32.v:1839$1679_Y
  attribute \src "picorv32.v:341"
  wire $reduce_or$picorv32.v:341$1072_Y
  attribute \src "picorv32.v:823"
  wire $reduce_or$picorv32.v:823$1198_Y
  attribute \src "picorv32.v:827"
  wire $reduce_or$picorv32.v:827$1202_Y
  attribute \src "picorv32.v:384"
  wire width 4 $shl$picorv32.v:384$1124_Y
  attribute \src "picorv32.v:1194"
  wire width 32 $sub$picorv32.v:1194$1711_Y
  attribute \src "picorv32.v:1199"
  wire $ternary$picorv32.v:1199$1719_Y
  attribute \src "picorv32.v:1270"
  wire width 32 $ternary$picorv32.v:1270$1492_Y
  attribute \src "picorv32.v:1408"
  wire width 32 $ternary$picorv32.v:1408$1533_Y
  attribute \src "picorv32.v:1550"
  wire width 32 $ternary$picorv32.v:1550$1587_Y
  attribute \src "picorv32.v:1625"
  wire width 32 $ternary$picorv32.v:1625$1603_Y
  attribute \src "picorv32.v:1897"
  wire width 32 $ternary$picorv32.v:1897$1705_Y
  attribute \src "picorv32.v:376"
  wire width 4 $ternary$picorv32.v:376$1123_Y
  attribute \src "picorv32.v:1229"
  wire width 32 $xor$picorv32.v:1229$1469_Y
  attribute \src "picorv32.v:1179"
  wire width 32 \alu_add_sub
  attribute \src "picorv32.v:1181"
  wire \alu_eq
  attribute \src "picorv32.v:1181"
  wire \alu_lts
  attribute \src "picorv32.v:1181"
  wire \alu_ltu
  attribute \src "picorv32.v:1175"
  wire width 32 \alu_out
  attribute \src "picorv32.v:1176"
  wire \alu_out_0
  attribute \src "picorv32.v:1175"
  wire width 32 \alu_out_q
  attribute \src "picorv32.v:1180"
  wire width 32 \alu_shl
  attribute \src "picorv32.v:1180"
  wire width 32 \alu_shr
  attribute \src "picorv32.v:736"
  wire width 32 \cached_insn_opcode
  attribute \src "picorv32.v:737"
  wire width 5 \cached_insn_rs1
  attribute \src "picorv32.v:738"
  wire width 5 \cached_insn_rs2
  attribute \src "picorv32.v:72"
  wire input 1 \clk
  attribute \src "picorv32.v:626"
  wire \compressed_instr
  attribute \src "picorv32.v:143"
  wire width 64 \count_cycle
  attribute \src "picorv32.v:143"
  wire width 64 \count_instr
  attribute \src "picorv32.v:1135"
  wire width 8 \cpu_state
  attribute \src "picorv32.v:1254"
  wire width 32 \cpuregs_rs1
  attribute \src "picorv32.v:1255"
  wire width 32 \cpuregs_rs2
  attribute \src "picorv32.v:1253"
  wire width 32 \cpuregs_wrdata
  attribute \src "picorv32.v:1252"
  wire \cpuregs_write
  attribute \src "picorv32.v:150"
  wire width 32 \dbg_insn_addr
  attribute \src "picorv32.v:149"
  wire width 32 \dbg_insn_opcode
  attribute \src "picorv32.v:657"
  wire width 5 \dbg_insn_rs1
  attribute \src "picorv32.v:658"
  wire width 5 \dbg_insn_rs2
  attribute \src "picorv32.v:155"
  wire width 32 \dbg_mem_addr
  attribute \src "picorv32.v:153"
  wire \dbg_mem_instr
  attribute \src "picorv32.v:158"
  wire width 32 \dbg_mem_rdata
  attribute \src "picorv32.v:154"
  wire \dbg_mem_ready
  attribute \src "picorv32.v:152"
  wire \dbg_mem_valid
  attribute \src "picorv32.v:156"
  wire width 32 \dbg_mem_wdata
  attribute \src "picorv32.v:157"
  wire width 4 \dbg_mem_wstrb
  attribute \src "picorv32.v:729"
  wire \dbg_next
  attribute \src "picorv32.v:660"
  wire width 32 \dbg_rs1val
  attribute \src "picorv32.v:662"
  wire \dbg_rs1val_valid
  attribute \src "picorv32.v:661"
  wire width 32 \dbg_rs2val
  attribute \src "picorv32.v:663"
  wire \dbg_rs2val_valid
  attribute \src "picorv32.v:732"
  wire \dbg_valid_insn
  attribute \src "picorv32.v:621"
  wire width 32 \decoded_imm
  attribute \src "picorv32.v:621"
  wire width 32 \decoded_imm_uj
  attribute \src "picorv32.v:620"
  wire width 5 \decoded_rd
  attribute \src "picorv32.v:620"
  wire width 5 \decoded_rs1
  attribute \src "picorv32.v:620"
  wire width 5 \decoded_rs2
  attribute \src "picorv32.v:624"
  wire \decoder_pseudo_trigger
  attribute \src "picorv32.v:625"
  wire \decoder_pseudo_trigger_q
  attribute \src "picorv32.v:622"
  wire \decoder_trigger
  attribute \src "picorv32.v:623"
  wire \decoder_trigger_q
  attribute \src "picorv32.v:1173"
  wire \do_waitirq
  attribute \src "picorv32.v:103"
  wire width 32 output 25 \eoi
  attribute \src "picorv32.v:615"
  wire \instr_add
  attribute \src "picorv32.v:614"
  wire \instr_addi
  attribute \src "picorv32.v:615"
  wire \instr_and
  attribute \src "picorv32.v:614"
  wire \instr_andi
  attribute \src "picorv32.v:611"
  wire \instr_auipc
  attribute \src "picorv32.v:612"
  wire \instr_beq
  attribute \src "picorv32.v:612"
  wire \instr_bge
  attribute \src "picorv32.v:612"
  wire \instr_bgeu
  attribute \src "picorv32.v:612"
  wire \instr_blt
  attribute \src "picorv32.v:612"
  wire \instr_bltu
  attribute \src "picorv32.v:612"
  wire \instr_bne
  attribute \src "picorv32.v:617"
  wire \instr_getq
  attribute \src "picorv32.v:611"
  wire \instr_jal
  attribute \src "picorv32.v:611"
  wire \instr_jalr
  attribute \src "picorv32.v:613"
  wire \instr_lb
  attribute \src "picorv32.v:613"
  wire \instr_lbu
  attribute \src "picorv32.v:613"
  wire \instr_lh
  attribute \src "picorv32.v:613"
  wire \instr_lhu
  attribute \src "picorv32.v:611"
  wire \instr_lui
  attribute \src "picorv32.v:613"
  wire \instr_lw
  attribute \src "picorv32.v:617"
  wire \instr_maskirq
  attribute \src "picorv32.v:615"
  wire \instr_or
  attribute \src "picorv32.v:614"
  wire \instr_ori
  attribute \src "picorv32.v:616"
  wire \instr_rdcycle
  attribute \src "picorv32.v:616"
  wire \instr_rdcycleh
  attribute \src "picorv32.v:616"
  wire \instr_rdinstr
  attribute \src "picorv32.v:616"
  wire \instr_rdinstrh
  attribute \src "picorv32.v:617"
  wire \instr_retirq
  attribute \src "picorv32.v:613"
  wire \instr_sb
  attribute \src "picorv32.v:617"
  wire \instr_setq
  attribute \src "picorv32.v:613"
  wire \instr_sh
  attribute \src "picorv32.v:615"
  wire \instr_sll
  attribute \src "picorv32.v:614"
  wire \instr_slli
  attribute \src "picorv32.v:615"
  wire \instr_slt
  attribute \src "picorv32.v:614"
  wire \instr_slti
  attribute \src "picorv32.v:614"
  wire \instr_sltiu
  attribute \src "picorv32.v:615"
  wire \instr_sltu
  attribute \src "picorv32.v:615"
  wire \instr_sra
  attribute \src "picorv32.v:614"
  wire \instr_srai
  attribute \src "picorv32.v:615"
  wire \instr_srl
  attribute \src "picorv32.v:614"
  wire \instr_srli
  attribute \src "picorv32.v:615"
  wire \instr_sub
  attribute \src "picorv32.v:613"
  wire \instr_sw
  attribute \src "picorv32.v:617"
  wire \instr_timer
  attribute \src "picorv32.v:618"
  wire \instr_trap
  attribute \src "picorv32.v:617"
  wire \instr_waitirq
  attribute \src "picorv32.v:615"
  wire \instr_xor
  attribute \src "picorv32.v:614"
  wire \instr_xori
  attribute \src "picorv32.v:102"
  wire width 32 input 24 \irq
  attribute \src "picorv32.v:639"
  wire \is_alu_reg_imm
  attribute \src "picorv32.v:640"
  wire \is_alu_reg_reg
  attribute \src "picorv32.v:637"
  wire \is_beq_bne_blt_bge_bltu_bgeu
  attribute \src "picorv32.v:641"
  wire \is_compare
  attribute \src "picorv32.v:631"
  wire \is_jalr_addi_slti_sltiu_xori_ori_andi
  attribute \src "picorv32.v:629"
  wire \is_lb_lh_lw_lbu_lhu
  attribute \src "picorv32.v:638"
  wire \is_lbu_lhu_lw
  attribute \src "picorv32.v:628"
  wire \is_lui_auipc_jal
  attribute \src "picorv32.v:634"
  wire \is_lui_auipc_jal_jalr_addi_add_sub
  attribute \src "picorv32.v:651"
  wire \is_rdcycle_rdcycleh_rdinstr_rdinstrh
  attribute \src "picorv32.v:632"
  wire \is_sb_sh_sw
  attribute \src "picorv32.v:630"
  wire \is_slli_srli_srai
  attribute \src "picorv32.v:635"
  wire \is_slti_blt_slt
  attribute \src "picorv32.v:1158"
  wire \latched_branch
  attribute \src "picorv32.v:1159"
  wire \latched_compr
  attribute \src "picorv32.v:1162"
  wire \latched_is_lh
  attribute \src "picorv32.v:1161"
  wire \latched_is_lu
  attribute \src "picorv32.v:1164"
  wire width 5 \latched_rd
  attribute \src "picorv32.v:1157"
  wire \latched_stalu
  attribute \src "picorv32.v:1156"
  wire \latched_store
  attribute \src "picorv32.v:731"
  wire \launch_next_insn
  attribute \src "picorv32.v:79"
  wire width 32 output 7 \mem_addr
  attribute \src "picorv32.v:320"
  wire \mem_do_prefetch
  attribute \src "picorv32.v:322"
  wire \mem_do_rdata
  attribute \src "picorv32.v:321"
  wire \mem_do_rinst
  attribute \src "picorv32.v:323"
  wire \mem_do_wdata
  attribute \src "picorv32.v:341"
  wire \mem_done
  attribute \src "picorv32.v:76"
  wire output 5 \mem_instr
  attribute \src "picorv32.v:87"
  wire width 32 output 13 \mem_la_addr
  attribute \src "picorv32.v:85"
  wire output 11 \mem_la_read
  attribute \src "picorv32.v:88"
  wire width 32 output 14 \mem_la_wdata
  attribute \src "picorv32.v:86"
  wire output 12 \mem_la_write
  attribute \src "picorv32.v:89"
  wire width 4 output 15 \mem_la_wstrb
  attribute \src "picorv32.v:82"
  wire width 32 input 10 \mem_rdata
  attribute \src "picorv32.v:335"
  wire width 32 \mem_rdata_latched
  attribute \src "picorv32.v:334"
  wire width 32 \mem_rdata_latched_noshuffle
  attribute \src "picorv32.v:319"
  wire width 32 \mem_rdata_q
  attribute \src "picorv32.v:318"
  wire width 32 \mem_rdata_word
  attribute \src "picorv32.v:77"
  wire input 6 \mem_ready
  attribute \src "picorv32.v:316"
  wire width 2 \mem_state
  attribute \src "picorv32.v:75"
  wire output 4 \mem_valid
  attribute \src "picorv32.v:80"
  wire width 32 output 8 \mem_wdata
  attribute \src "picorv32.v:317"
  wire width 2 \mem_wordsize
  attribute \src "picorv32.v:81"
  wire width 4 output 9 \mem_wstrb
  attribute \src "picorv32.v:325"
  wire \mem_xfer
  attribute \src "picorv32.v:148"
  wire width 32 \next_insn_opcode
  attribute \src "picorv32.v:163"
  wire width 32 \next_pc
  attribute \src "picorv32.v:93"
  wire width 32 output 17 \pcpi_insn
  attribute \src "picorv32.v:97"
  wire width 32 input 21 \pcpi_rd
  attribute \src "picorv32.v:99"
  wire input 23 \pcpi_ready
  attribute \src "picorv32.v:94"
  wire width 32 output 18 \pcpi_rs1
  attribute \src "picorv32.v:95"
  wire width 32 output 19 \pcpi_rs2
  attribute \src "picorv32.v:92"
  wire output 16 \pcpi_valid
  attribute \src "picorv32.v:98"
  wire input 22 \pcpi_wait
  attribute \src "picorv32.v:96"
  wire input 20 \pcpi_wr
  attribute \src "picorv32.v:725"
  wire width 32 \q_insn_opcode
  attribute \src "picorv32.v:726"
  wire width 5 \q_insn_rs1
  attribute \src "picorv32.v:727"
  wire width 5 \q_insn_rs2
  attribute \src "picorv32.v:144"
  wire width 32 \reg_next_pc
  attribute \src "picorv32.v:144"
  wire width 32 \reg_op1
  attribute \src "picorv32.v:144"
  wire width 32 \reg_op2
  attribute \src "picorv32.v:144"
  wire width 32 \reg_out
  attribute \src "picorv32.v:144"
  wire width 32 \reg_pc
  attribute \src "picorv32.v:146"
  wire width 5 \reg_sh
  attribute \src "picorv32.v:72"
  wire input 2 \resetn
  attribute \src "picorv32.v:108"
  wire width 32 output 28 \rvfi_insn
  attribute \src "picorv32.v:118"
  wire width 32 output 38 \rvfi_mem_addr
  attribute \src "picorv32.v:121"
  wire width 32 output 41 \rvfi_mem_rdata
  attribute \src "picorv32.v:119"
  wire width 4 output 39 \rvfi_mem_rmask
  attribute \src "picorv32.v:122"
  wire width 32 output 42 \rvfi_mem_wdata
  attribute \src "picorv32.v:120"
  wire width 4 output 40 \rvfi_mem_wmask
  attribute \src "picorv32.v:107"
  wire width 8 output 27 \rvfi_order
  attribute \src "picorv32.v:116"
  wire width 32 output 36 \rvfi_pc_rdata
  attribute \src "picorv32.v:117"
  wire width 32 output 37 \rvfi_pc_wdata
  attribute \src "picorv32.v:114"
  wire width 5 output 34 \rvfi_rd_addr
  attribute \src "picorv32.v:115"
  wire width 32 output 35 \rvfi_rd_wdata
  attribute \src "picorv32.v:110"
  wire width 5 output 30 \rvfi_rs1_addr
  attribute \src "picorv32.v:112"
  wire width 32 output 32 \rvfi_rs1_rdata
  attribute \src "picorv32.v:111"
  wire width 5 output 31 \rvfi_rs2_addr
  attribute \src "picorv32.v:113"
  wire width 32 output 33 \rvfi_rs2_rdata
  attribute \src "picorv32.v:109"
  wire output 29 \rvfi_trap
  attribute \src "picorv32.v:106"
  wire output 26 \rvfi_valid
  attribute \src "picorv32.v:127"
  wire width 36 output 44 \trace_data
  attribute \src "picorv32.v:126"
  wire output 43 \trace_valid
  attribute \src "picorv32.v:73"
  wire output 3 \trap
  attribute \src "picorv32.v:1194"
  cell $add $add$picorv32.v:1194$1712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_op1
    connect \B \reg_op2
    connect \Y $add$picorv32.v:1194$1712_Y
  end
  attribute \src "picorv32.v:1266"
  cell $add $add$picorv32.v:1266$1489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \reg_pc
    connect \B $auto$wreduce.cc:347:run$5484 [2:0]
    connect \Y $add$picorv32.v:1266$1489_Y
  end
  attribute \src "picorv32.v:1335"
  cell $add $add$picorv32.v:1335$1520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \count_cycle
    connect \B 1'1
    connect \Y $add$picorv32.v:1335$1520_Y
  end
  attribute \src "picorv32.v:1468"
  cell $add $add$picorv32.v:1468$1573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A $3\current_pc[31:0]
    connect \B $auto$wreduce.cc:347:run$5485 [2:0]
    connect \Y $add$picorv32.v:1468$1573_Y
  end
  attribute \src "picorv32.v:1472"
  cell $add $add$picorv32.v:1472$1574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \count_instr
    connect \B 1'1
    connect \Y $add$picorv32.v:1472$1574_Y
  end
  attribute \src "picorv32.v:1477"
  cell $add $add$picorv32.v:1477$1575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $3\current_pc[31:0]
    connect \B \decoded_imm_uj
    connect \Y $add$picorv32.v:1477$1575_Y
  end
  attribute \src "picorv32.v:1714"
  cell $add $add$picorv32.v:1714$1621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_pc
    connect \B \decoded_imm
    connect \Y $add$picorv32.v:1714$1621_Y
  end
  attribute \src "picorv32.v:1777"
  cell $add $add$picorv32.v:1777$1649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_op1
    connect \B \decoded_imm
    connect \Y $add$picorv32.v:1777$1649_Y
  end
  attribute \src "picorv32.v:347"
  cell $add $add$picorv32.v:347$1107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 30
    connect \A \next_pc [31:2]
    connect \B 1'0
    connect \Y $add$picorv32.v:347$1107_Y
  end
  attribute \src "picorv32.v:1233"
  cell $and $and$picorv32.v:1233$1473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_op1
    connect \B \reg_op2
    connect \Y $and$picorv32.v:1233$1473_Y
  end
  attribute \src "picorv32.v:541"
  cell $and $and$picorv32.v:541$1172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \mem_la_wstrb
    connect \B { \mem_la_write \mem_la_write \mem_la_write \mem_la_write }
    connect \Y $and$picorv32.v:541$1172_Y
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$2322_CMP $procmux$2320_CMP $procmux$2319_CMP $procmux$2318_CMP $procmux$2317_CMP $procmux$2316_CMP $eq$picorv32.v:1262$1487_Y }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5438
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $procmux$2322_CMP $procmux$2320_CMP $procmux$2319_CMP $procmux$2318_CMP $procmux$2317_CMP $eq$picorv32.v:1262$1487_Y }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5440
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$2322_CMP $procmux$2320_CMP $procmux$2319_CMP $procmux$2317_CMP $eq$picorv32.v:1262$1487_Y }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5442
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$2322_CMP $procmux$2319_CMP $procmux$2316_CMP $eq$picorv32.v:1262$1487_Y }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5444
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $procmux$2322_CMP $procmux$2320_CMP $procmux$2319_CMP $procmux$2318_CMP $procmux$2317_CMP $procmux$2316_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5448
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$2322_CMP $procmux$2319_CMP $procmux$2316_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5452
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { \instr_rdcycle \instr_rdcycleh \instr_rdinstr \instr_rdinstrh \instr_trap \is_lui_auipc_jal \is_slli_srli_srai \is_jalr_addi_slti_sltiu_xori_ori_andi $logic_and$picorv32.v:1604$1598_Y }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5446
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \instr_rdcycle \instr_rdcycleh \instr_rdinstr \instr_rdinstrh \instr_trap \is_lui_auipc_jal }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5458
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \is_lui_auipc_jal \is_slli_srli_srai \is_jalr_addi_slti_sltiu_xori_ori_andi }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5454
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \instr_rdcycle \instr_rdcycleh \instr_rdinstr \instr_rdinstrh \instr_trap }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5466
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$2322_CMP $procmux$2320_CMP $procmux$2319_CMP $procmux$2318_CMP $procmux$2317_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5468
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \instr_rdcycle \instr_rdcycleh \instr_rdinstr \instr_rdinstrh \instr_trap $logic_and$picorv32.v:1604$1598_Y }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5470
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$2322_CMP $procmux$2319_CMP $procmux$2318_CMP $eq$picorv32.v:1262$1487_Y }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5472
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \latched_branch $logic_and$picorv32.v:1269$1491_Y }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5476
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$5477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$4840_CMP $procmux$4847_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$5478
  end
  attribute \src "picorv32.v:1000"
  cell $eq $eq$picorv32.v:1000$1273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'101
    connect \Y $eq$picorv32.v:1000$1273_Y
  end
  attribute \src "picorv32.v:1001"
  cell $eq $eq$picorv32.v:1001$1275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'110
    connect \Y $eq$picorv32.v:1001$1275_Y
  end
  attribute \src "picorv32.v:1002"
  cell $eq $eq$picorv32.v:1002$1277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'111
    connect \Y $eq$picorv32.v:1002$1277_Y
  end
  attribute \src "picorv32.v:1004"
  cell $logic_not $eq$picorv32.v:1004$1279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \Y $eq$picorv32.v:1004$1279_Y
  end
  attribute \src "picorv32.v:1005"
  cell $eq $eq$picorv32.v:1005$1281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 1'1
    connect \Y $eq$picorv32.v:1005$1281_Y
  end
  attribute \src "picorv32.v:1006"
  cell $eq $eq$picorv32.v:1006$1283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 2'10
    connect \Y $eq$picorv32.v:1006$1283_Y
  end
  attribute \src "picorv32.v:1007"
  cell $eq $eq$picorv32.v:1007$1285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'100
    connect \Y $eq$picorv32.v:1007$1285_Y
  end
  attribute \src "picorv32.v:1016"
  cell $eq $eq$picorv32.v:1016$1299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 2'11
    connect \Y $eq$picorv32.v:1016$1299_Y
  end
  attribute \src "picorv32.v:1021"
  cell $logic_not $eq$picorv32.v:1021$1309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:25]
    connect \Y $eq$picorv32.v:1021$1309_Y
  end
  attribute \src "picorv32.v:1023"
  cell $eq $eq$picorv32.v:1023$1317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:25]
    connect \B 6'100000
    connect \Y $eq$picorv32.v:1023$1317_Y
  end
  attribute \src "picorv32.v:1036"
  cell $eq $eq$picorv32.v:1036$1359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [6:0]
    connect \B 7'1110011
    connect \Y $eq$picorv32.v:1036$1359_Y
  end
  attribute \src "picorv32.v:1036"
  cell $eq $eq$picorv32.v:1036$1360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11000000000000000010
    connect \Y $eq$picorv32.v:1036$1360_Y
  end
  attribute \src "picorv32.v:1037"
  cell $eq $eq$picorv32.v:1037$1363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11000000000100000010
    connect \Y $eq$picorv32.v:1037$1363_Y
  end
  attribute \src "picorv32.v:1038"
  cell $eq $eq$picorv32.v:1038$1368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11001000000000000010
    connect \Y $eq$picorv32.v:1038$1368_Y
  end
  attribute \src "picorv32.v:1039"
  cell $eq $eq$picorv32.v:1039$1371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11001000000100000010
    connect \Y $eq$picorv32.v:1039$1371_Y
  end
  attribute \src "picorv32.v:1040"
  cell $eq $eq$picorv32.v:1040$1377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11000000001000000010
    connect \Y $eq$picorv32.v:1040$1377_Y
  end
  attribute \src "picorv32.v:1041"
  cell $eq $eq$picorv32.v:1041$1381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11001000001000000010
    connect \Y $eq$picorv32.v:1041$1381_Y
  end
  attribute \src "picorv32.v:1195"
  cell $eq $eq$picorv32.v:1195$1714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \reg_op1
    connect \B \reg_op2
    connect \Y \alu_eq
  end
  attribute \src "picorv32.v:1262"
  cell $eq $eq$picorv32.v:1262$1487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 7'1000000
    connect \Y $eq$picorv32.v:1262$1487_Y
  end
  attribute \src "picorv32.v:1739"
  cell $logic_not $eq$picorv32.v:1739$1629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \reg_sh
    connect \Y $eq$picorv32.v:1739$1629_Y
  end
  attribute \src "picorv32.v:1824"
  cell $logic_not $eq$picorv32.v:1824$1663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_wordsize
    connect \Y $eq$picorv32.v:1824$1663_Y
  end
  attribute \src "picorv32.v:1831"
  cell $eq $eq$picorv32.v:1831$1670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_wordsize
    connect \B 1'1
    connect \Y $eq$picorv32.v:1831$1670_Y
  end
  attribute \src "picorv32.v:830"
  cell $eq $eq$picorv32.v:830$1204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 6'110111
    connect \Y $eq$picorv32.v:830$1204_Y
  end
  attribute \src "picorv32.v:831"
  cell $eq $eq$picorv32.v:831$1205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 5'10111
    connect \Y $eq$picorv32.v:831$1205_Y
  end
  attribute \src "picorv32.v:832"
  cell $eq $eq$picorv32.v:832$1206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'1101111
    connect \Y $eq$picorv32.v:832$1206_Y
  end
  attribute \src "picorv32.v:833"
  cell $eq $eq$picorv32.v:833$1207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'1100111
    connect \Y $eq$picorv32.v:833$1207_Y
  end
  attribute \src "picorv32.v:837"
  cell $eq $eq$picorv32.v:837$1216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'1100011
    connect \Y $eq$picorv32.v:837$1216_Y
  end
  attribute \src "picorv32.v:838"
  cell $eq $eq$picorv32.v:838$1217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 2'11
    connect \Y $eq$picorv32.v:838$1217_Y
  end
  attribute \src "picorv32.v:839"
  cell $eq $eq$picorv32.v:839$1218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 6'100011
    connect \Y $eq$picorv32.v:839$1218_Y
  end
  attribute \src "picorv32.v:840"
  cell $eq $eq$picorv32.v:840$1219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 5'10011
    connect \Y $eq$picorv32.v:840$1219_Y
  end
  attribute \src "picorv32.v:841"
  cell $eq $eq$picorv32.v:841$1220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 6'110011
    connect \Y $eq$picorv32.v:841$1220_Y
  end
  attribute \src "picorv32.v:1743"
  cell $ge $ge$picorv32.v:1743$1630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \reg_sh
    connect \B 3'100
    connect \Y $ge$picorv32.v:1743$1630_Y
  end
  attribute \src "picorv32.v:1000"
  cell $logic_and $logic_and$picorv32.v:1000$1274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$picorv32.v:1000$1273_Y
    connect \Y $logic_and$picorv32.v:1000$1274_Y
  end
  attribute \src "picorv32.v:1001"
  cell $logic_and $logic_and$picorv32.v:1001$1276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$picorv32.v:1001$1275_Y
    connect \Y $logic_and$picorv32.v:1001$1276_Y
  end
  attribute \src "picorv32.v:1002"
  cell $logic_and $logic_and$picorv32.v:1002$1278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$picorv32.v:1002$1277_Y
    connect \Y $logic_and$picorv32.v:1002$1278_Y
  end
  attribute \src "picorv32.v:1004"
  cell $logic_and $logic_and$picorv32.v:1004$1280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$picorv32.v:1004$1279_Y
    connect \Y $logic_and$picorv32.v:1004$1280_Y
  end
  attribute \src "picorv32.v:1005"
  cell $logic_and $logic_and$picorv32.v:1005$1282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$picorv32.v:1005$1281_Y
    connect \Y $logic_and$picorv32.v:1005$1282_Y
  end
  attribute \src "picorv32.v:1006"
  cell $logic_and $logic_and$picorv32.v:1006$1284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$picorv32.v:1006$1283_Y
    connect \Y $logic_and$picorv32.v:1006$1284_Y
  end
  attribute \src "picorv32.v:1007"
  cell $logic_and $logic_and$picorv32.v:1007$1286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$picorv32.v:1007$1285_Y
    connect \Y $logic_and$picorv32.v:1007$1286_Y
  end
  attribute \src "picorv32.v:1008"
  cell $logic_and $logic_and$picorv32.v:1008$1288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$picorv32.v:1000$1273_Y
    connect \Y $logic_and$picorv32.v:1008$1288_Y
  end
  attribute \src "picorv32.v:1010"
  cell $logic_and $logic_and$picorv32.v:1010$1290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_sb_sh_sw
    connect \B $eq$picorv32.v:1004$1279_Y
    connect \Y $logic_and$picorv32.v:1010$1290_Y
  end
  attribute \src "picorv32.v:1011"
  cell $logic_and $logic_and$picorv32.v:1011$1292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_sb_sh_sw
    connect \B $eq$picorv32.v:1005$1281_Y
    connect \Y $logic_and$picorv32.v:1011$1292_Y
  end
  attribute \src "picorv32.v:1012"
  cell $logic_and $logic_and$picorv32.v:1012$1294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_sb_sh_sw
    connect \B $eq$picorv32.v:1006$1283_Y
    connect \Y $logic_and$picorv32.v:1012$1294_Y
  end
  attribute \src "picorv32.v:1014"
  cell $logic_and $logic_and$picorv32.v:1014$1296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$picorv32.v:1004$1279_Y
    connect \Y $logic_and$picorv32.v:1014$1296_Y
  end
  attribute \src "picorv32.v:1015"
  cell $logic_and $logic_and$picorv32.v:1015$1298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$picorv32.v:1006$1283_Y
    connect \Y $logic_and$picorv32.v:1015$1298_Y
  end
  attribute \src "picorv32.v:1016"
  cell $logic_and $logic_and$picorv32.v:1016$1300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$picorv32.v:1016$1299_Y
    connect \Y $logic_and$picorv32.v:1016$1300_Y
  end
  attribute \src "picorv32.v:1017"
  cell $logic_and $logic_and$picorv32.v:1017$1302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$picorv32.v:1007$1285_Y
    connect \Y $logic_and$picorv32.v:1017$1302_Y
  end
  attribute \src "picorv32.v:1018"
  cell $logic_and $logic_and$picorv32.v:1018$1304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$picorv32.v:1001$1275_Y
    connect \Y $logic_and$picorv32.v:1018$1304_Y
  end
  attribute \src "picorv32.v:1019"
  cell $logic_and $logic_and$picorv32.v:1019$1306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$picorv32.v:1002$1277_Y
    connect \Y $logic_and$picorv32.v:1019$1306_Y
  end
  attribute \src "picorv32.v:1021"
  cell $logic_and $logic_and$picorv32.v:1021$1308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$picorv32.v:1005$1281_Y
    connect \Y $logic_and$picorv32.v:1021$1308_Y
  end
  attribute \src "picorv32.v:1021"
  cell $logic_and $logic_and$picorv32.v:1021$1310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1021$1308_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1021$1310_Y
  end
  attribute \src "picorv32.v:1022"
  cell $logic_and $logic_and$picorv32.v:1022$1312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$picorv32.v:1000$1273_Y
    connect \Y $logic_and$picorv32.v:1022$1312_Y
  end
  attribute \src "picorv32.v:1022"
  cell $logic_and $logic_and$picorv32.v:1022$1314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1022$1312_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1022$1314_Y
  end
  attribute \src "picorv32.v:1023"
  cell $logic_and $logic_and$picorv32.v:1023$1318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1022$1312_Y
    connect \B $eq$picorv32.v:1023$1317_Y
    connect \Y $logic_and$picorv32.v:1023$1318_Y
  end
  attribute \src "picorv32.v:1025"
  cell $logic_and $logic_and$picorv32.v:1025$1320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$picorv32.v:1004$1279_Y
    connect \Y $logic_and$picorv32.v:1025$1320_Y
  end
  attribute \src "picorv32.v:1025"
  cell $logic_and $logic_and$picorv32.v:1025$1322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1025$1320_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1025$1322_Y
  end
  attribute \src "picorv32.v:1026"
  cell $logic_and $logic_and$picorv32.v:1026$1326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1025$1320_Y
    connect \B $eq$picorv32.v:1023$1317_Y
    connect \Y $logic_and$picorv32.v:1026$1326_Y
  end
  attribute \src "picorv32.v:1027"
  cell $logic_and $logic_and$picorv32.v:1027$1328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$picorv32.v:1005$1281_Y
    connect \Y $logic_and$picorv32.v:1027$1328_Y
  end
  attribute \src "picorv32.v:1027"
  cell $logic_and $logic_and$picorv32.v:1027$1330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1027$1328_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1027$1330_Y
  end
  attribute \src "picorv32.v:1028"
  cell $logic_and $logic_and$picorv32.v:1028$1332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$picorv32.v:1006$1283_Y
    connect \Y $logic_and$picorv32.v:1028$1332_Y
  end
  attribute \src "picorv32.v:1028"
  cell $logic_and $logic_and$picorv32.v:1028$1334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1028$1332_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1028$1334_Y
  end
  attribute \src "picorv32.v:1029"
  cell $logic_and $logic_and$picorv32.v:1029$1336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$picorv32.v:1016$1299_Y
    connect \Y $logic_and$picorv32.v:1029$1336_Y
  end
  attribute \src "picorv32.v:1029"
  cell $logic_and $logic_and$picorv32.v:1029$1338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1029$1336_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1029$1338_Y
  end
  attribute \src "picorv32.v:1030"
  cell $logic_and $logic_and$picorv32.v:1030$1340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$picorv32.v:1007$1285_Y
    connect \Y $logic_and$picorv32.v:1030$1340_Y
  end
  attribute \src "picorv32.v:1030"
  cell $logic_and $logic_and$picorv32.v:1030$1342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1030$1340_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1030$1342_Y
  end
  attribute \src "picorv32.v:1031"
  cell $logic_and $logic_and$picorv32.v:1031$1344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$picorv32.v:1000$1273_Y
    connect \Y $logic_and$picorv32.v:1031$1344_Y
  end
  attribute \src "picorv32.v:1031"
  cell $logic_and $logic_and$picorv32.v:1031$1346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1031$1344_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1031$1346_Y
  end
  attribute \src "picorv32.v:1032"
  cell $logic_and $logic_and$picorv32.v:1032$1350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1031$1344_Y
    connect \B $eq$picorv32.v:1023$1317_Y
    connect \Y $logic_and$picorv32.v:1032$1350_Y
  end
  attribute \src "picorv32.v:1033"
  cell $logic_and $logic_and$picorv32.v:1033$1352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$picorv32.v:1001$1275_Y
    connect \Y $logic_and$picorv32.v:1033$1352_Y
  end
  attribute \src "picorv32.v:1033"
  cell $logic_and $logic_and$picorv32.v:1033$1354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1033$1352_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1033$1354_Y
  end
  attribute \src "picorv32.v:1034"
  cell $logic_and $logic_and$picorv32.v:1034$1356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$picorv32.v:1002$1277_Y
    connect \Y $logic_and$picorv32.v:1034$1356_Y
  end
  attribute \src "picorv32.v:1034"
  cell $logic_and $logic_and$picorv32.v:1034$1358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1034$1356_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1034$1358_Y
  end
  attribute \src "picorv32.v:1036"
  cell $logic_and $logic_and$picorv32.v:1036$1361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1036$1359_Y
    connect \B $eq$picorv32.v:1036$1360_Y
    connect \Y $logic_and$picorv32.v:1036$1361_Y
  end
  attribute \src "picorv32.v:1037"
  cell $logic_and $logic_and$picorv32.v:1037$1364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1036$1359_Y
    connect \B $eq$picorv32.v:1037$1363_Y
    connect \Y $logic_and$picorv32.v:1037$1364_Y
  end
  attribute \src "picorv32.v:1038"
  cell $logic_and $logic_and$picorv32.v:1038$1369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1036$1359_Y
    connect \B $eq$picorv32.v:1038$1368_Y
    connect \Y $logic_and$picorv32.v:1038$1369_Y
  end
  attribute \src "picorv32.v:1039"
  cell $logic_and $logic_and$picorv32.v:1039$1372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1036$1359_Y
    connect \B $eq$picorv32.v:1039$1371_Y
    connect \Y $logic_and$picorv32.v:1039$1372_Y
  end
  attribute \src "picorv32.v:1040"
  cell $logic_and $logic_and$picorv32.v:1040$1378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1036$1359_Y
    connect \B $eq$picorv32.v:1040$1377_Y
    connect \Y $logic_and$picorv32.v:1040$1378_Y
  end
  attribute \src "picorv32.v:1041"
  cell $logic_and $logic_and$picorv32.v:1041$1382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1036$1359_Y
    connect \B $eq$picorv32.v:1041$1381_Y
    connect \Y $logic_and$picorv32.v:1041$1382_Y
  end
  attribute \src "picorv32.v:1052"
  cell $logic_and $logic_and$picorv32.v:1052$1420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1005$1281_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1052$1420_Y
  end
  attribute \src "picorv32.v:1053"
  cell $logic_and $logic_and$picorv32.v:1053$1417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1000$1273_Y
    connect \B $eq$picorv32.v:1021$1309_Y
    connect \Y $logic_and$picorv32.v:1053$1417_Y
  end
  attribute \src "picorv32.v:1055"
  cell $logic_and $logic_and$picorv32.v:1055$1414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1000$1273_Y
    connect \B $eq$picorv32.v:1023$1317_Y
    connect \Y $logic_and$picorv32.v:1055$1414_Y
  end
  attribute \src "picorv32.v:1055"
  cell $logic_and $logic_and$picorv32.v:1055$1422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $reduce_or$picorv32.v:1055$1421_Y
    connect \Y $logic_and$picorv32.v:1055$1422_Y
  end
  attribute \src "picorv32.v:1064"
  cell $logic_and $logic_and$picorv32.v:1064$1430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $reduce_or$picorv32.v:1064$1429_Y
    connect \Y $logic_and$picorv32.v:1064$1430_Y
  end
  attribute \src "picorv32.v:1167"
  cell $logic_and $logic_and$picorv32.v:1167$1456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latched_store
    connect \B \latched_branch
    connect \Y $logic_and$picorv32.v:1167$1456_Y
  end
  attribute \src "picorv32.v:1269"
  cell $logic_and $logic_and$picorv32.v:1269$1491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latched_store
    connect \B $logic_not$picorv32.v:1269$1490_Y
    connect \Y $logic_and$picorv32.v:1269$1491_Y
  end
  attribute \src "picorv32.v:1286"
  cell $logic_and $logic_and$picorv32.v:1286$1502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \cpuregs_write
    connect \Y $logic_and$picorv32.v:1286$1502_Y
  end
  attribute \src "picorv32.v:1302"
  cell $logic_and $logic_and$picorv32.v:1302$1511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1262$1487_Y
    connect \B \decoder_trigger
    connect \Y \launch_next_insn
  end
  attribute \src "picorv32.v:1354"
  cell $logic_and $logic_and$picorv32.v:1354$1527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_rinst
    connect \B \mem_done
    connect \Y $logic_and$picorv32.v:1354$1527_Y
  end
  attribute \src "picorv32.v:1400"
  cell $logic_and $logic_and$picorv32.v:1400$1531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$picorv32.v:1400$1529_Y
    connect \B $logic_not$picorv32.v:1400$1530_Y
    connect \Y $logic_and$picorv32.v:1400$1531_Y
  end
  attribute \src "picorv32.v:1481"
  cell $logic_and $logic_and$picorv32.v:1481$1578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$picorv32.v:1481$1576_Y
    connect \B $logic_not$picorv32.v:1481$1577_Y
    connect \Y $logic_and$picorv32.v:1481$1578_Y
  end
  attribute \src "picorv32.v:1604"
  cell $logic_and $logic_and$picorv32.v:1604$1598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $logic_not$picorv32.v:1604$1597_Y
    connect \Y $logic_and$picorv32.v:1604$1598_Y
  end
  attribute \src "picorv32.v:1780"
  cell $logic_and $logic_and$picorv32.v:1780$1651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$picorv32.v:1765$1646_Y
    connect \B \mem_done
    connect \Y $logic_and$picorv32.v:1780$1651_Y
  end
  attribute \src "picorv32.v:1823"
  cell $logic_and $logic_and$picorv32.v:1823$1662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_or$picorv32.v:1823$1661_Y
    connect \Y $logic_and$picorv32.v:1823$1662_Y
  end
  attribute \src "picorv32.v:1824"
  cell $logic_and $logic_and$picorv32.v:1824$1665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1824$1663_Y
    connect \B $ne$picorv32.v:1824$1664_Y
    connect \Y $logic_and$picorv32.v:1824$1665_Y
  end
  attribute \src "picorv32.v:1831"
  cell $logic_and $logic_and$picorv32.v:1831$1672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$picorv32.v:1831$1670_Y
    connect \B \reg_op1 [0]
    connect \Y $logic_and$picorv32.v:1831$1672_Y
  end
  attribute \src "picorv32.v:1839"
  cell $logic_and $logic_and$picorv32.v:1839$1678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \mem_do_rinst
    connect \Y $logic_and$picorv32.v:1839$1678_Y
  end
  attribute \src "picorv32.v:1839"
  cell $logic_and $logic_and$picorv32.v:1839$1681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1839$1678_Y
    connect \B $reduce_or$picorv32.v:1839$1679_Y
    connect \Y $logic_and$picorv32.v:1839$1681_Y
  end
  attribute \src "picorv32.v:1880"
  cell $logic_and $logic_and$picorv32.v:1880$1695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_or$picorv32.v:1880$1694_Y
    connect \Y $logic_and$picorv32.v:1880$1695_Y
  end
  attribute \src "picorv32.v:1880"
  cell $logic_and $logic_and$picorv32.v:1880$1696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1880$1695_Y
    connect \B \dbg_valid_insn
    connect \Y $0\rvfi_valid[0:0]
  end
  attribute \src "picorv32.v:1904"
  cell $logic_and $logic_and$picorv32.v:1904$1706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_valid
    connect \B \mem_ready
    connect \Y \mem_xfer
  end
  attribute \src "picorv32.v:341"
  cell $logic_and $logic_and$picorv32.v:341$1073
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_xfer
    connect \B $reduce_or$picorv32.v:341$1072_Y
    connect \Y $logic_and$picorv32.v:341$1073_Y
  end
  attribute \src "picorv32.v:341"
  cell $logic_and $logic_and$picorv32.v:341$1076
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:341$1073_Y
    connect \B $logic_or$picorv32.v:341$1075_Y
    connect \Y $logic_and$picorv32.v:341$1076_Y
  end
  attribute \src "picorv32.v:341"
  cell $logic_and $logic_and$picorv32.v:341$1078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_and$picorv32.v:341$1077_Y
    connect \B \mem_do_rinst
    connect \Y $logic_and$picorv32.v:341$1078_Y
  end
  attribute \src "picorv32.v:341"
  cell $logic_and $logic_and$picorv32.v:341$1080
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_or$picorv32.v:341$1079_Y
    connect \Y \mem_done
  end
  attribute \src "picorv32.v:344"
  cell $logic_and $logic_and$picorv32.v:344$1088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_and$picorv32.v:345$1092_Y
    connect \Y $logic_and$picorv32.v:344$1088_Y
  end
  attribute \src "picorv32.v:344"
  cell $logic_and $logic_and$picorv32.v:344$1089
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:344$1088_Y
    connect \B \mem_do_wdata
    connect \Y \mem_la_write
  end
  attribute \src "picorv32.v:345"
  cell $logic_and $logic_and$picorv32.v:345$1095
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:345$1092_Y
    connect \B $logic_or$picorv32.v:345$1094_Y
    connect \Y $logic_and$picorv32.v:345$1095_Y
  end
  attribute \src "picorv32.v:346"
  cell $logic_and $logic_and$picorv32.v:346$1105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_and$picorv32.v:345$1095_Y
    connect \Y \mem_la_read
  end
  attribute \src "picorv32.v:994"
  cell $logic_and $logic_and$picorv32.v:994$1266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_trigger
    connect \B $logic_not$picorv32.v:994$1265_Y
    connect \Y $logic_and$picorv32.v:994$1266_Y
  end
  attribute \src "picorv32.v:997"
  cell $logic_and $logic_and$picorv32.v:997$1268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$picorv32.v:1004$1279_Y
    connect \Y $logic_and$picorv32.v:997$1268_Y
  end
  attribute \src "picorv32.v:998"
  cell $logic_and $logic_and$picorv32.v:998$1270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$picorv32.v:1005$1281_Y
    connect \Y $logic_and$picorv32.v:998$1270_Y
  end
  attribute \src "picorv32.v:999"
  cell $logic_and $logic_and$picorv32.v:999$1272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$picorv32.v:1007$1285_Y
    connect \Y $logic_and$picorv32.v:999$1272_Y
  end
  attribute \src "picorv32.v:1210"
  cell $logic_not $logic_not$picorv32.v:1210$1459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_eq
    connect \Y $logic_not$picorv32.v:1210$1459_Y
  end
  attribute \src "picorv32.v:1212"
  cell $logic_not $logic_not$picorv32.v:1212$1460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_lts
    connect \Y $logic_not$picorv32.v:1212$1460_Y
  end
  attribute \src "picorv32.v:1214"
  cell $logic_not $logic_not$picorv32.v:1214$1461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_ltu
    connect \Y $logic_not$picorv32.v:1214$1461_Y
  end
  attribute \src "picorv32.v:1269"
  cell $logic_not $logic_not$picorv32.v:1269$1490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latched_branch
    connect \Y $logic_not$picorv32.v:1269$1490_Y
  end
  attribute \src "picorv32.v:1400"
  cell $logic_not $logic_not$picorv32.v:1400$1529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_trigger
    connect \Y $logic_not$picorv32.v:1400$1529_Y
  end
  attribute \src "picorv32.v:1400"
  cell $logic_not $logic_not$picorv32.v:1400$1530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \trace_valid
    connect \Y $logic_not$picorv32.v:1400$1530_Y
  end
  attribute \src "picorv32.v:1481"
  cell $logic_not $logic_not$picorv32.v:1481$1576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_jalr
    connect \Y $logic_not$picorv32.v:1481$1576_Y
  end
  attribute \src "picorv32.v:1481"
  cell $logic_not $logic_not$picorv32.v:1481$1577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_retirq
    connect \Y $logic_not$picorv32.v:1481$1577_Y
  end
  attribute \src "picorv32.v:1604"
  cell $logic_not $logic_not$picorv32.v:1604$1597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_trap
    connect \Y $logic_not$picorv32.v:1604$1597_Y
  end
  attribute \src "picorv32.v:1765"
  cell $logic_not $logic_not$picorv32.v:1765$1646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_prefetch
    connect \Y $logic_not$picorv32.v:1765$1646_Y
  end
  attribute \src "picorv32.v:1850"
  cell $logic_not $logic_not$picorv32.v:1850$1690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \Y $logic_not$picorv32.v:1850$1690_Y
  end
  attribute \src "picorv32.v:344"
  cell $logic_not $logic_not$picorv32.v:344$1087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \Y $logic_and$picorv32.v:345$1092_Y
  end
  attribute \src "picorv32.v:649"
  cell $logic_not $logic_not$picorv32.v:649$1186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 47
    parameter \Y_WIDTH 1
    connect \A { \instr_lui \instr_auipc \instr_jal \instr_jalr \instr_beq \instr_bne \instr_blt \instr_bge \instr_bltu \instr_bgeu \instr_lb \instr_lh \instr_lw \instr_lbu \instr_lhu \instr_sb \instr_sh \instr_sw \instr_addi \instr_slti \instr_sltiu \instr_xori \instr_ori \instr_andi \instr_slli \instr_srli \instr_srai \instr_add \instr_sub \instr_sll \instr_slt \instr_sltu \instr_xor \instr_srl \instr_sra \instr_or \instr_and \instr_rdcycle \instr_rdcycleh \instr_rdinstr \instr_rdinstrh \instr_getq \instr_setq \instr_retirq \instr_maskirq \instr_waitirq \instr_timer }
    connect \Y \instr_trap
  end
  attribute \src "picorv32.v:994"
  cell $logic_not $logic_not$picorv32.v:994$1265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_pseudo_trigger
    connect \Y $logic_not$picorv32.v:994$1265_Y
  end
  attribute \src "picorv32.v:1037"
  cell $logic_or $logic_or$picorv32.v:1037$1365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1036$1361_Y
    connect \B $logic_and$picorv32.v:1037$1364_Y
    connect \Y $logic_and$picorv32.v:1037$1366_Y
  end
  attribute \src "picorv32.v:1039"
  cell $logic_or $logic_or$picorv32.v:1039$1373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:1038$1369_Y
    connect \B $logic_and$picorv32.v:1039$1372_Y
    connect \Y $logic_and$picorv32.v:1039$1374_Y
  end
  attribute \src "picorv32.v:1064"
  cell $logic_or $logic_or$picorv32.v:1064$1431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_jalr
    connect \B $logic_and$picorv32.v:1064$1430_Y
    connect \Y $logic_or$picorv32.v:1064$1431_Y
  end
  attribute \src "picorv32.v:1199"
  cell $logic_or $logic_or$picorv32.v:1199$1718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_sra
    connect \B \instr_srai
    connect \Y $logic_or$picorv32.v:1199$1718_Y
  end
  attribute \src "picorv32.v:1228"
  cell $logic_or $logic_or$picorv32.v:1228$1468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_xori
    connect \B \instr_xor
    connect \Y $logic_or$picorv32.v:1228$1468_Y
  end
  attribute \src "picorv32.v:1230"
  cell $logic_or $logic_or$picorv32.v:1230$1470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_ori
    connect \B \instr_or
    connect \Y $logic_or$picorv32.v:1230$1470_Y
  end
  attribute \src "picorv32.v:1232"
  cell $logic_or $logic_or$picorv32.v:1232$1472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_andi
    connect \B \instr_and
    connect \Y $logic_or$picorv32.v:1232$1472_Y
  end
  attribute \src "picorv32.v:1234"
  cell $logic_or $logic_or$picorv32.v:1234$1474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_sll
    connect \B \instr_slli
    connect \Y $logic_and$picorv32.v:1234$1475_Y
  end
  attribute \src "picorv32.v:1747"
  cell $logic_or $logic_or$picorv32.v:1747$1634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_srli
    connect \B \instr_srl
    connect \Y $logic_or$picorv32.v:1747$1634_Y
  end
  attribute \src "picorv32.v:1765"
  cell $logic_or $logic_or$picorv32.v:1765$1647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$picorv32.v:1765$1646_Y
    connect \B \mem_done
    connect \Y $logic_or$picorv32.v:1765$1647_Y
  end
  attribute \src "picorv32.v:1794"
  cell $logic_or $logic_or$picorv32.v:1794$1655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_lb
    connect \B \instr_lbu
    connect \Y $logic_or$picorv32.v:1794$1655_Y
  end
  attribute \src "picorv32.v:1795"
  cell $logic_or $logic_or$picorv32.v:1795$1656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_lh
    connect \B \instr_lhu
    connect \Y $logic_or$picorv32.v:1795$1656_Y
  end
  attribute \src "picorv32.v:1823"
  cell $logic_or $logic_or$picorv32.v:1823$1661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_rdata
    connect \B \mem_do_wdata
    connect \Y $logic_or$picorv32.v:1823$1661_Y
  end
  attribute \src "picorv32.v:1850"
  cell $logic_or $logic_or$picorv32.v:1850$1691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$picorv32.v:1850$1690_Y
    connect \B \mem_done
    connect \Y $logic_or$picorv32.v:1850$1691_Y
  end
  attribute \src "picorv32.v:1880"
  cell $logic_or $logic_or$picorv32.v:1880$1694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \launch_next_insn
    connect \B \trap
    connect \Y $logic_or$picorv32.v:1880$1694_Y
  end
  attribute \src "picorv32.v:341"
  cell $logic_or $logic_or$picorv32.v:341$1074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_rinst
    connect \B \mem_do_rdata
    connect \Y $logic_or$picorv32.v:341$1074_Y
  end
  attribute \src "picorv32.v:341"
  cell $logic_or $logic_or$picorv32.v:341$1075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$picorv32.v:341$1074_Y
    connect \B \mem_do_wdata
    connect \Y $logic_or$picorv32.v:341$1075_Y
  end
  attribute \src "picorv32.v:341"
  cell $logic_or $logic_or$picorv32.v:341$1079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$picorv32.v:341$1076_Y
    connect \B $logic_and$picorv32.v:341$1078_Y
    connect \Y $logic_or$picorv32.v:341$1079_Y
  end
  attribute \src "picorv32.v:345"
  cell $logic_or $logic_or$picorv32.v:345$1093
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_rinst
    connect \B \mem_do_prefetch
    connect \Y $logic_or$picorv32.v:345$1093_Y
  end
  attribute \src "picorv32.v:345"
  cell $logic_or $logic_or$picorv32.v:345$1094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$picorv32.v:345$1093_Y
    connect \B \mem_do_rdata
    connect \Y $logic_or$picorv32.v:345$1094_Y
  end
  attribute \src "picorv32.v:531"
  cell $logic_or $logic_or$picorv32.v:531$1167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$picorv32.v:1850$1690_Y
    connect \B \trap
    connect \Y $logic_or$picorv32.v:531$1167_Y
  end
  attribute \src "picorv32.v:534"
  cell $logic_or $logic_or$picorv32.v:534$1170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$picorv32.v:1850$1690_Y
    connect \B \mem_ready
    connect \Y $logic_or$picorv32.v:534$1170_Y
  end
  attribute \src "picorv32.v:539"
  cell $logic_or $logic_or$picorv32.v:539$1171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_la_read
    connect \B \mem_la_write
    connect \Y $logic_or$picorv32.v:539$1171_Y
  end
  attribute \src "picorv32.v:1196"
  cell $lt $lt$picorv32.v:1196$1715
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \reg_op1
    connect \B \reg_op2
    connect \Y \alu_lts
  end
  attribute \src "picorv32.v:1197"
  cell $lt $lt$picorv32.v:1197$1716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \reg_op1
    connect \B \reg_op2
    connect \Y \alu_ltu
  end
  attribute \src "picorv32.v:1824"
  cell $reduce_bool $ne$picorv32.v:1824$1664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \reg_op1 [1:0]
    connect \Y $ne$picorv32.v:1824$1664_Y
  end
  attribute \src "picorv32.v:1231"
  cell $or $or$picorv32.v:1231$1471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_op1
    connect \B \reg_op2
    connect \Y $or$picorv32.v:1231$1471_Y
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5267
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\rvfi_valid[0:0]
    connect \Q \rvfi_valid
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5268
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D 8'00000000
    connect \Q \rvfi_order
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5269
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \dbg_insn_opcode
    connect \Q \rvfi_insn
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5270
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \trap
    connect \Q \rvfi_trap
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5271
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\rvfi_rs1_addr[4:0]
    connect \Q \rvfi_rs1_addr
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5272
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\rvfi_rs2_addr[4:0]
    connect \Q \rvfi_rs2_addr
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5273
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\rvfi_rs1_rdata[31:0]
    connect \Q \rvfi_rs1_rdata
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5274
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\rvfi_rs2_rdata[31:0]
    connect \Q \rvfi_rs2_rdata
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5275
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\rvfi_rd_addr[4:0]
    connect \Q \rvfi_rd_addr
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5276
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\rvfi_rd_wdata[31:0]
    connect \Q \rvfi_rd_wdata
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5277
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \dbg_insn_addr
    connect \Q \rvfi_pc_rdata
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5278
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\rvfi_mem_addr[31:0]
    connect \Q \rvfi_mem_addr
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5279
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $0\rvfi_mem_rmask[3:0]
    connect \Q \rvfi_mem_rmask
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5280
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $0\rvfi_mem_wmask[3:0]
    connect \Q \rvfi_mem_wmask
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5281
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\rvfi_mem_rdata[31:0]
    connect \Q \rvfi_mem_rdata
  end
  attribute \src "picorv32.v:1879"
  cell $dff $procdff$5282
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\rvfi_mem_wdata[31:0]
    connect \Q \rvfi_mem_wdata
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5283
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\trap[0:0]
    connect \Q \trap
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5284
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\pcpi_valid[0:0]
    connect \Q \pcpi_valid
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5285
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\eoi[31:0]
    connect \Q \eoi
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5286
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \Q \trace_valid
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5287
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 36
    connect \CLK \clk
    connect \D 36'0000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \Q \trace_data
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5288
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D $0\count_cycle[63:0]
    connect \Q \count_cycle
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5289
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D $0\count_instr[63:0]
    connect \Q \count_instr
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5290
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\reg_pc[31:0]
    connect \Q \reg_pc
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5291
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\reg_next_pc[31:0]
    connect \Q \reg_next_pc
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5292
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\reg_op1[31:0]
    connect \Q \reg_op1
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5293
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\reg_op2[31:0]
    connect \Q \reg_op2
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5294
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\reg_out[31:0]
    connect \Q \reg_out
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5295
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\reg_sh[4:0]
    connect \Q \reg_sh
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5301
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $0\mem_wordsize[1:0]
    connect \Q \mem_wordsize
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5302
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\mem_do_prefetch[0:0]
    connect \Q \mem_do_prefetch
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5303
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\mem_do_rinst[0:0]
    connect \Q \mem_do_rinst
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5304
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\mem_do_rdata[0:0]
    connect \Q \mem_do_rdata
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5305
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\mem_do_wdata[0:0]
    connect \Q \mem_do_wdata
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5306
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\decoder_trigger[0:0]
    connect \Q \decoder_trigger
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5307
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \decoder_trigger
    connect \Q \decoder_trigger_q
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5308
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\decoder_pseudo_trigger[0:0]
    connect \Q \decoder_pseudo_trigger
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5309
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \decoder_pseudo_trigger
    connect \Q \decoder_pseudo_trigger_q
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5310
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\dbg_rs1val[31:0]
    connect \Q \dbg_rs1val
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5311
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\dbg_rs2val[31:0]
    connect \Q \dbg_rs2val
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5312
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\dbg_rs1val_valid[0:0]
    connect \Q \dbg_rs1val_valid
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5313
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\dbg_rs2val_valid[0:0]
    connect \Q \dbg_rs2val_valid
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5314
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\cpu_state[7:0]
    connect \Q \cpu_state
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5319
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\latched_store[0:0]
    connect \Q \latched_store
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5320
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\latched_stalu[0:0]
    connect \Q \latched_stalu
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5321
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\latched_branch[0:0]
    connect \Q \latched_branch
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5322
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\latched_compr[0:0]
    connect \Q \latched_compr
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5324
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\latched_is_lu[0:0]
    connect \Q \latched_is_lu
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5325
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\latched_is_lh[0:0]
    connect \Q \latched_is_lh
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5327
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\latched_rd[4:0]
    connect \Q \latched_rd
  end
  attribute \src "picorv32.v:1304"
  cell $dff $procdff$5332
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \alu_out
    connect \Q \alu_out_q
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5341
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_lui[0:0]
    connect \Q \instr_lui
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5342
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_auipc[0:0]
    connect \Q \instr_auipc
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5343
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_jal[0:0]
    connect \Q \instr_jal
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5344
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_jalr[0:0]
    connect \Q \instr_jalr
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5345
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_beq[0:0]
    connect \Q \instr_beq
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5346
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_bne[0:0]
    connect \Q \instr_bne
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5347
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_blt[0:0]
    connect \Q \instr_blt
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5348
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_bge[0:0]
    connect \Q \instr_bge
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5349
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_bltu[0:0]
    connect \Q \instr_bltu
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5350
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_bgeu[0:0]
    connect \Q \instr_bgeu
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5351
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_lb[0:0]
    connect \Q \instr_lb
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5352
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_lh[0:0]
    connect \Q \instr_lh
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5353
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_lw[0:0]
    connect \Q \instr_lw
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5354
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_lbu[0:0]
    connect \Q \instr_lbu
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5355
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_lhu[0:0]
    connect \Q \instr_lhu
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5356
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_sb[0:0]
    connect \Q \instr_sb
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5357
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_sh[0:0]
    connect \Q \instr_sh
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5358
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_sw[0:0]
    connect \Q \instr_sw
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5359
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_addi[0:0]
    connect \Q \instr_addi
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5360
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_slti[0:0]
    connect \Q \instr_slti
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5361
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_sltiu[0:0]
    connect \Q \instr_sltiu
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5362
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_xori[0:0]
    connect \Q \instr_xori
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5363
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_ori[0:0]
    connect \Q \instr_ori
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5364
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_andi[0:0]
    connect \Q \instr_andi
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5365
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_slli[0:0]
    connect \Q \instr_slli
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5366
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_srli[0:0]
    connect \Q \instr_srli
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5367
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_srai[0:0]
    connect \Q \instr_srai
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5368
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_add[0:0]
    connect \Q \instr_add
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5369
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_sub[0:0]
    connect \Q \instr_sub
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5370
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_sll[0:0]
    connect \Q \instr_sll
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5371
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_slt[0:0]
    connect \Q \instr_slt
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5372
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_sltu[0:0]
    connect \Q \instr_sltu
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5373
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_xor[0:0]
    connect \Q \instr_xor
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5374
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_srl[0:0]
    connect \Q \instr_srl
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5375
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_sra[0:0]
    connect \Q \instr_sra
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5376
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_or[0:0]
    connect \Q \instr_or
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5377
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_and[0:0]
    connect \Q \instr_and
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5378
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_rdcycle[0:0]
    connect \Q \instr_rdcycle
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5379
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_rdcycleh[0:0]
    connect \Q \instr_rdcycleh
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5380
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_rdinstr[0:0]
    connect \Q \instr_rdinstr
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5381
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_rdinstrh[0:0]
    connect \Q \instr_rdinstrh
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5383
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_getq[0:0]
    connect \Q \instr_getq
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5384
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_setq[0:0]
    connect \Q \instr_setq
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5385
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_retirq[0:0]
    connect \Q \instr_retirq
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5386
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_maskirq[0:0]
    connect \Q \instr_maskirq
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5387
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_waitirq[0:0]
    connect \Q \instr_waitirq
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5388
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\instr_timer[0:0]
    connect \Q \instr_timer
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5389
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\decoded_rd[4:0]
    connect \Q \decoded_rd
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5390
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\decoded_rs1[4:0]
    connect \Q \decoded_rs1
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5391
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\decoded_rs2[4:0]
    connect \Q \decoded_rs2
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5392
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\decoded_imm[31:0]
    connect \Q \decoded_imm
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5393
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\decoded_imm_uj[31:0]
    connect \Q \decoded_imm_uj
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5394
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\compressed_instr[0:0]
    connect \Q \compressed_instr
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5395
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_lui_auipc_jal[0:0]
    connect \Q \is_lui_auipc_jal
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5396
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_lb_lh_lw_lbu_lhu[0:0]
    connect \Q \is_lb_lh_lw_lbu_lhu
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5397
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_slli_srli_srai[0:0]
    connect \Q \is_slli_srli_srai
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5398
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    connect \Q \is_jalr_addi_slti_sltiu_xori_ori_andi
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5399
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_sb_sh_sw[0:0]
    connect \Q \is_sb_sh_sw
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5401
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    connect \Q \is_lui_auipc_jal_jalr_addi_add_sub
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5402
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_slti_blt_slt[0:0]
    connect \Q \is_slti_blt_slt
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5404
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    connect \Q \is_beq_bne_blt_bge_bltu_bgeu
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5405
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_lbu_lhu_lw[0:0]
    connect \Q \is_lbu_lhu_lw
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5406
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_alu_reg_imm[0:0]
    connect \Q \is_alu_reg_imm
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5407
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_alu_reg_reg[0:0]
    connect \Q \is_alu_reg_reg
  end
  attribute \src "picorv32.v:821"
  cell $dff $procdff$5408
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_compare[0:0]
    connect \Q \is_compare
  end
  attribute \src "picorv32.v:741"
  cell $dff $procdff$5409
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\dbg_insn_addr[31:0]
    connect \Q \dbg_insn_addr
  end
  attribute \src "picorv32.v:741"
  cell $dff $procdff$5413
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \dbg_insn_rs1
    connect \Q \q_insn_rs1
  end
  attribute \src "picorv32.v:741"
  cell $dff $procdff$5414
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \dbg_insn_rs2
    connect \Q \q_insn_rs2
  end
  attribute \src "picorv32.v:741"
  cell $dff $procdff$5416
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \launch_next_insn
    connect \Q \dbg_next
  end
  attribute \src "picorv32.v:741"
  cell $dff $procdff$5417
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\dbg_valid_insn[0:0]
    connect \Q \dbg_valid_insn
  end
  attribute \src "picorv32.v:741"
  cell $dff $procdff$5420
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\cached_insn_opcode[31:0]
    connect \Q \cached_insn_opcode
  end
  attribute \src "picorv32.v:741"
  cell $dff $procdff$5421
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\cached_insn_rs1[4:0]
    connect \Q \cached_insn_rs1
  end
  attribute \src "picorv32.v:741"
  cell $dff $procdff$5422
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\cached_insn_rs2[4:0]
    connect \Q \cached_insn_rs2
  end
  attribute \src "picorv32.v:530"
  cell $dff $procdff$5424
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\mem_valid[0:0]
    connect \Q \mem_valid
  end
  attribute \src "picorv32.v:530"
  cell $dff $procdff$5425
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\mem_instr[0:0]
    connect \Q \mem_instr
  end
  attribute \src "picorv32.v:530"
  cell $dff $procdff$5426
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\mem_addr[31:0]
    connect \Q \mem_addr
  end
  attribute \src "picorv32.v:530"
  cell $dff $procdff$5427
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\mem_wdata[31:0]
    connect \Q \mem_wdata
  end
  attribute \src "picorv32.v:530"
  cell $dff $procdff$5428
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $0\mem_wstrb[3:0]
    connect \Q \mem_wstrb
  end
  attribute \src "picorv32.v:530"
  cell $dff $procdff$5429
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $0\mem_state[1:0]
    connect \Q \mem_state
  end
  attribute \src "picorv32.v:395"
  cell $dff $procdff$5433
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\next_insn_opcode[31:0]
    connect \Q \next_insn_opcode
  end
  attribute \src "picorv32.v:395"
  cell $dff $procdff$5434
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\mem_rdata_q[31:0]
    connect \Q \mem_rdata_q
  end
  attribute \src "picorv32.v:1905"
  cell $mux $procmux$2220
    parameter \WIDTH 32
    connect \A \mem_wdata
    connect \B 0
    connect \S \mem_instr
    connect \Y $procmux$2220_Y
  end
  attribute \src "picorv32.v:1904"
  cell $mux $procmux$2222
    parameter \WIDTH 32
    connect \A \rvfi_mem_wdata
    connect \B $procmux$2220_Y
    connect \S \mem_xfer
    connect \Y $0\rvfi_mem_wdata[31:0]
  end
  attribute \src "picorv32.v:1905"
  cell $mux $procmux$2226
    parameter \WIDTH 32
    connect \A \mem_rdata
    connect \B 0
    connect \S \mem_instr
    connect \Y $procmux$2226_Y
  end
  attribute \src "picorv32.v:1904"
  cell $mux $procmux$2228
    parameter \WIDTH 32
    connect \A \rvfi_mem_rdata
    connect \B $procmux$2226_Y
    connect \S \mem_xfer
    connect \Y $0\rvfi_mem_rdata[31:0]
  end
  attribute \src "picorv32.v:1905"
  cell $mux $procmux$2232
    parameter \WIDTH 4
    connect \A \mem_wstrb
    connect \B 4'0000
    connect \S \mem_instr
    connect \Y $procmux$2232_Y
  end
  attribute \src "picorv32.v:1904"
  cell $mux $procmux$2234
    parameter \WIDTH 4
    connect \A \rvfi_mem_wmask
    connect \B $procmux$2232_Y
    connect \S \mem_xfer
    connect \Y $0\rvfi_mem_wmask[3:0]
  end
  attribute \src "picorv32.v:1905"
  cell $mux $procmux$2238
    parameter \WIDTH 4
    connect \A $auto$wreduce.cc:347:run$5486 [3:0]
    connect \B 4'0000
    connect \S \mem_instr
    connect \Y $procmux$2238_Y
  end
  attribute \src "picorv32.v:1904"
  cell $mux $procmux$2240
    parameter \WIDTH 4
    connect \A \rvfi_mem_rmask
    connect \B $procmux$2238_Y
    connect \S \mem_xfer
    connect \Y $0\rvfi_mem_rmask[3:0]
  end
  attribute \src "picorv32.v:1905"
  cell $mux $procmux$2244
    parameter \WIDTH 32
    connect \A \mem_addr
    connect \B 0
    connect \S \mem_instr
    connect \Y $procmux$2244_Y
  end
  attribute \src "picorv32.v:1904"
  cell $mux $procmux$2246
    parameter \WIDTH 32
    connect \A \rvfi_mem_addr
    connect \B $procmux$2244_Y
    connect \S \mem_xfer
    connect \Y $0\rvfi_mem_addr[31:0]
  end
  attribute \src "picorv32.v:1899"
  cell $mux $procmux$2249
    parameter \WIDTH 32
    connect \A \rvfi_rd_wdata
    connect \B 0
    connect \S \rvfi_valid
    connect \Y $procmux$2249_Y
  end
  attribute \src "picorv32.v:1895"
  cell $mux $procmux$2252
    parameter \WIDTH 32
    connect \A $procmux$2249_Y
    connect \B $ternary$picorv32.v:1897$1705_Y
    connect \S \cpuregs_write
    connect \Y $procmux$2252_Y
  end
  attribute \src "picorv32.v:1891"
  cell $mux $procmux$2255
    parameter \WIDTH 32
    connect \A 0
    connect \B $procmux$2252_Y
    connect \S \resetn
    connect \Y $0\rvfi_rd_wdata[31:0]
  end
  attribute \src "picorv32.v:1899"
  cell $mux $procmux$2258
    parameter \WIDTH 5
    connect \A \rvfi_rd_addr
    connect \B 5'00000
    connect \S \rvfi_valid
    connect \Y $procmux$2258_Y
  end
  attribute \src "picorv32.v:1895"
  cell $mux $procmux$2261
    parameter \WIDTH 5
    connect \A $procmux$2258_Y
    connect \B \latched_rd
    connect \S \cpuregs_write
    connect \Y $procmux$2261_Y
  end
  attribute \src "picorv32.v:1891"
  cell $mux $procmux$2264
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $procmux$2261_Y
    connect \S \resetn
    connect \Y $0\rvfi_rd_addr[4:0]
  end
  attribute \src "picorv32.v:1791"
  cell $mux $procmux$2310
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \mem_do_rdata
    connect \Y $4\set_mem_do_rdata[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $eq $procmux$2316_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 2'10
    connect \Y $procmux$2316_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $eq $procmux$2317_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 3'100
    connect \Y $procmux$2317_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $eq $procmux$2318_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 4'1000
    connect \Y $procmux$2318_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $eq $procmux$2319_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 5'10000
    connect \Y $procmux$2319_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $eq $procmux$2320_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 6'100000
    connect \Y $procmux$2320_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $eq $procmux$2322_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 8'10000000
    connect \Y $procmux$2322_CMP
  end
  attribute \src "picorv32.v:1790"
  cell $mux $procmux$2327
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\set_mem_do_rdata[0:0]
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $3\set_mem_do_rdata[0:0]
  end
  attribute \src "picorv32.v:1765"
  cell $mux $procmux$2354
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\set_mem_do_wdata[0:0]
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $3\set_mem_do_wdata[0:0]
  end
  attribute \src "picorv32.v:1719"
  cell $mux $procmux$2376
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $5\set_mem_do_rinst[0:0]
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $3\set_mem_do_rinst[0:0]
  end
  attribute \src "picorv32.v:1766"
  cell $mux $procmux$2400
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \mem_do_wdata
    connect \Y $4\set_mem_do_wdata[0:0]
  end
  attribute \src "picorv32.v:1725"
  cell $mux $procmux$2545
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \alu_out_0
    connect \Y $5\set_mem_do_rinst[0:0]
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1406"
  cell $mux $procmux$2605
    parameter \WIDTH 32
    connect \A \reg_next_pc
    connect \B $ternary$picorv32.v:1408$1533_Y
    connect \S \latched_branch
    connect \Y $3\current_pc[31:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$2625
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\set_mem_do_wdata[0:0]
    connect \S $procmux$2316_CMP
    connect \Y $2\set_mem_do_wdata[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$2631
    parameter \WIDTH 1
    connect \A $3\set_mem_do_rdata[0:0]
    connect \B 1'0
    connect \S $auto$opt_reduce.cc:132:opt_mux$5438
    connect \Y $2\set_mem_do_rdata[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$2645
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\set_mem_do_rinst[0:0]
    connect \S $procmux$2318_CMP
    connect \Y $2\set_mem_do_rinst[0:0]
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$2657
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\set_mem_do_wdata[0:0]
    connect \S \resetn
    connect \Y $0\set_mem_do_wdata[0:0]
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$2660
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\set_mem_do_rdata[0:0]
    connect \S \resetn
    connect \Y $0\set_mem_do_rdata[0:0]
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$2663
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\set_mem_do_rinst[0:0]
    connect \S \resetn
    connect \Y $0\set_mem_do_rinst[0:0]
  end
  attribute \src "picorv32.v:1808"
  cell $mux $procmux$2710
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$picorv32.v:1780$1651_Y
    connect \Y $procmux$2710_Y
  end
  attribute \src "picorv32.v:1790"
  cell $mux $procmux$2712
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2710_Y
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $procmux$2712_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$2721
    parameter \WIDTH 1
    connect \A $procmux$2712_Y
    connect \B 1'0
    connect \S $auto$opt_reduce.cc:132:opt_mux$5440
    connect \Y $procmux$2721_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$2730
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2721_Y
    connect \S \resetn
    connect \Y $0\decoder_pseudo_trigger[0:0]
  end
  attribute \src "picorv32.v:1808"
  cell $mux $procmux$2734
    parameter \WIDTH 1
    connect \A $logic_and$picorv32.v:1354$1527_Y
    connect \B 1'1
    connect \S $logic_and$picorv32.v:1780$1651_Y
    connect \Y $procmux$2734_Y
  end
  attribute \src "picorv32.v:1790"
  cell $mux $procmux$2736
    parameter \WIDTH 1
    connect \A $logic_and$picorv32.v:1354$1527_Y
    connect \B $procmux$2734_Y
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $procmux$2736_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$2745
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $procmux$2736_Y
    connect \B { $procmux$2752_Y $logic_and$picorv32.v:1354$1527_Y }
    connect \S { $procmux$2318_CMP $auto$opt_reduce.cc:132:opt_mux$5442 }
    connect \Y $procmux$2745_Y
  end
  attribute \src "picorv32.v:1725"
  cell $mux $procmux$2750
    parameter \WIDTH 1
    connect \A $logic_and$picorv32.v:1354$1527_Y
    connect \B 1'0
    connect \S \alu_out_0
    connect \Y $procmux$2750_Y
  end
  attribute \src "picorv32.v:1719"
  cell $mux $procmux$2752
    parameter \WIDTH 1
    connect \A $logic_and$picorv32.v:1354$1527_Y
    connect \B $procmux$2750_Y
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2752_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$2763
    parameter \WIDTH 1
    connect \A $logic_and$picorv32.v:1354$1527_Y
    connect \B $procmux$2745_Y
    connect \S \resetn
    connect \Y $0\decoder_trigger[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1810"
  cell $pmux $procmux$2847
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A { \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7:0] }
    connect \B { \mem_rdata_word \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15:0] }
    connect \S { \latched_is_lu \latched_is_lh }
    connect \Y $procmux$2847_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$2855
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $procmux$2847_Y
    connect \B { $procmux$2875_Y $add$picorv32.v:1714$1621_Y \reg_op1 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2320_CMP $procmux$2318_CMP $procmux$2317_CMP $auto$opt_reduce.cc:132:opt_mux$5444 }
    connect \Y $0\reg_out[31:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1536"
  cell $pmux $procmux$2882
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A \count_instr [63:32]
    connect \B { \count_cycle [31:0] \count_cycle [63:32] \count_instr [31:0] }
    connect \S { \instr_rdcycle \instr_rdcycleh \instr_rdinstr }
    connect \Y $procmux$2875_Y
  end
  attribute \src "picorv32.v:1743"
  cell $mux $procmux$2905
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:347:run$5483 [4:0]
    connect \B $auto$wreduce.cc:347:run$5482 [4:0]
    connect \S $ge$picorv32.v:1743$1630_Y
    connect \Y $procmux$2905_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$2910
    parameter \S_WIDTH 3
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B { \cpuregs_rs2 [4:0] \cpuregs_rs2 [4:0] $procmux$2905_Y }
    connect \S { $procmux$2320_CMP $procmux$2319_CMP $procmux$2317_CMP }
    connect \Y $0\reg_sh[4:0]
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1492"
  cell $reduce_or $procmux$2915_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_slli_srli_srai \is_jalr_addi_slti_sltiu_xori_ori_andi }
    connect \Y $procmux$2915_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$2937
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2322_CMP
    connect \Y $procmux$2937_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$2940
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2937_Y
    connect \S \resetn
    connect \Y $0\trap[0:0]
  end
  attribute \src "picorv32.v:1719"
  cell $mux $procmux$2949
    parameter \WIDTH 5
    connect \A \latched_rd
    connect \B 5'00000
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2949_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$2954
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A \latched_rd
    connect \B { \decoded_rd $procmux$2949_Y }
    connect \S { $eq$picorv32.v:1262$1487_Y $procmux$2318_CMP }
    connect \Y $procmux$2954_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$2971
    parameter \WIDTH 5
    connect \A \latched_rd
    connect \B $procmux$2954_Y
    connect \S \resetn
    connect \Y $0\latched_rd[4:0]
  end
  attribute \src "picorv32.v:1791"
  cell $mux $procmux$2993
    parameter \WIDTH 1
    connect \A \instr_lh
    connect \B \latched_is_lh
    connect \S \mem_do_rdata
    connect \Y $procmux$2993_Y
  end
  attribute \src "picorv32.v:1790"
  cell $mux $procmux$2995
    parameter \WIDTH 1
    connect \A \latched_is_lh
    connect \B $procmux$2993_Y
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $procmux$2995_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$2998
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $procmux$2995_Y
    connect \B { 1'0 \latched_is_lh }
    connect \S { $eq$picorv32.v:1262$1487_Y $auto$opt_reduce.cc:132:opt_mux$5448 }
    connect \Y $procmux$2998_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3007
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2998_Y
    connect \S \resetn
    connect \Y $0\latched_is_lh[0:0]
  end
  attribute \src "picorv32.v:1791"
  cell $mux $procmux$3011
    parameter \WIDTH 1
    connect \A \is_lbu_lhu_lw
    connect \B \latched_is_lu
    connect \S \mem_do_rdata
    connect \Y $procmux$3011_Y
  end
  attribute \src "picorv32.v:1790"
  cell $mux $procmux$3013
    parameter \WIDTH 1
    connect \A \latched_is_lu
    connect \B $procmux$3011_Y
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $procmux$3013_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3016
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $procmux$3013_Y
    connect \B { 1'0 \latched_is_lu }
    connect \S { $eq$picorv32.v:1262$1487_Y $auto$opt_reduce.cc:132:opt_mux$5448 }
    connect \Y $procmux$3016_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3025
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3016_Y
    connect \S \resetn
    connect \Y $0\latched_is_lu[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$3050
    parameter \WIDTH 1
    connect \A \latched_compr
    connect \B \compressed_instr
    connect \S $eq$picorv32.v:1262$1487_Y
    connect \Y $procmux$3050_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3053
    parameter \WIDTH 1
    connect \A \latched_compr
    connect \B $procmux$3050_Y
    connect \S \resetn
    connect \Y $0\latched_compr[0:0]
  end
  attribute \src "picorv32.v:1719"
  cell $mux $procmux$3059
    parameter \WIDTH 1
    connect \A \instr_jalr
    connect \B \alu_out_0
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$3059_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3064
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \latched_branch
    connect \B { $procmux$3079_Y $procmux$3059_Y }
    connect \S { $eq$picorv32.v:1262$1487_Y $procmux$2318_CMP }
    connect \Y $procmux$3064_Y
  end
  attribute \src "picorv32.v:1475"
  cell $mux $procmux$3077
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_jal
    connect \Y $procmux$3077_Y
  end
  attribute \src "picorv32.v:1465"
  cell $mux $procmux$3079
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3077_Y
    connect \S \decoder_trigger
    connect \Y $procmux$3079_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3089
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3064_Y
    connect \S \resetn
    connect \Y $0\latched_branch[0:0]
  end
  attribute \src "picorv32.v:1719"
  cell $mux $procmux$3095
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \latched_stalu
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$3095_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3100
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \latched_stalu
    connect \B { 1'0 $procmux$3095_Y }
    connect \S { $eq$picorv32.v:1262$1487_Y $procmux$2318_CMP }
    connect \Y $procmux$3100_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3104
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3100_Y
    connect \S \resetn
    connect \Y $0\latched_stalu[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3107
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { 1'0 $procmux$3129_Y $procmux$3110_Y \latched_store }
    connect \S { $eq$picorv32.v:1262$1487_Y $procmux$2320_CMP $procmux$2318_CMP $auto$opt_reduce.cc:132:opt_mux$5452 }
    connect \Y $procmux$3107_Y
  end
  attribute \src "picorv32.v:1719"
  cell $mux $procmux$3110
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \alu_out_0
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$3110_Y
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1492"
  cell $mux $procmux$3129
    parameter \WIDTH 1
    connect \A \latched_store
    connect \B 1'1
    connect \S \is_rdcycle_rdcycleh_rdinstr_rdinstrh
    connect \Y $procmux$3129_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3149
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3107_Y
    connect \S \resetn
    connect \Y $0\latched_store[0:0]
  end
  attribute \src "picorv32.v:1808"
  cell $mux $procmux$3167
    parameter \WIDTH 8
    connect \A \cpu_state
    connect \B 8'01000000
    connect \S $logic_and$picorv32.v:1780$1651_Y
    connect \Y $procmux$3167_Y
  end
  attribute \src "picorv32.v:1790"
  cell $mux $procmux$3169
    parameter \WIDTH 8
    connect \A \cpu_state
    connect \B $procmux$3167_Y
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $procmux$3169_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3178
    parameter \S_WIDTH 6
    parameter \WIDTH 8
    connect \A $procmux$3169_Y
    connect \B { \cpu_state $procmux$3234_Y $procmux$3214_Y 4'0000 $auto$wreduce.cc:347:run$5481 [3:0] $procmux$3188_Y $procmux$3181_Y }
    connect \S { $procmux$2322_CMP $eq$picorv32.v:1262$1487_Y $procmux$2320_CMP $procmux$2319_CMP $procmux$2318_CMP $procmux$2317_CMP }
    connect \Y $procmux$3178_Y
  end
  attribute \src "picorv32.v:1739"
  cell $mux $procmux$3181
    parameter \WIDTH 8
    connect \A \cpu_state
    connect \B 8'01000000
    connect \S $eq$picorv32.v:1739$1629_Y
    connect \Y $procmux$3181_Y
  end
  attribute \src "picorv32.v:1723"
  cell $mux $procmux$3186
    parameter \WIDTH 8
    connect \A \cpu_state
    connect \B 8'01000000
    connect \S \mem_done
    connect \Y $procmux$3186_Y
  end
  attribute \src "picorv32.v:1719"
  cell $mux $procmux$3188
    parameter \WIDTH 8
    connect \A 8'01000000
    connect \B $procmux$3186_Y
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$3188_Y
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1675"
  cell $mux $procmux$3195
    parameter \WIDTH 4
    connect \A 4'1000
    connect \B 4'0010
    connect \S \is_sb_sh_sw
    connect \Y $auto$wreduce.cc:347:run$5481 [3:0]
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1492"
  cell $pmux $procmux$3214
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A { 4'0000 $auto$wreduce.cc:347:run$5481 [3:0] }
    connect \B 32'10000000010000000000000100001000
    connect \S { \instr_trap \is_rdcycle_rdcycleh_rdinstr_rdinstrh $logic_and$picorv32.v:1604$1598_Y $auto$opt_reduce.cc:132:opt_mux$5454 }
    connect \Y $procmux$3214_Y
  end
  attribute \src "picorv32.v:1475"
  cell $mux $procmux$3232
    parameter \WIDTH 8
    connect \A 8'00100000
    connect \B \cpu_state
    connect \S \instr_jal
    connect \Y $procmux$3232_Y
  end
  attribute \src "picorv32.v:1465"
  cell $mux $procmux$3234
    parameter \WIDTH 8
    connect \A \cpu_state
    connect \B $procmux$3232_Y
    connect \S \decoder_trigger
    connect \Y $procmux$3234_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3245
    parameter \WIDTH 8
    connect \A 8'01000000
    connect \B $procmux$3178_Y
    connect \S \resetn
    connect \Y $procmux$3245_Y
  end
  attribute \src "picorv32.v:1824"
  cell $mux $procmux$3252
    parameter \WIDTH 8
    connect \A $procmux$3245_Y
    connect \B 8'10000000
    connect \S $logic_and$picorv32.v:1824$1665_Y
    connect \Y $procmux$3252_Y
  end
  attribute \src "picorv32.v:1831"
  cell $mux $procmux$3258
    parameter \WIDTH 8
    connect \A $procmux$3252_Y
    connect \B 8'10000000
    connect \S $logic_and$picorv32.v:1831$1672_Y
    connect \Y $procmux$3258_Y
  end
  attribute \src "picorv32.v:1823"
  cell $mux $procmux$3260
    parameter \WIDTH 8
    connect \A $procmux$3245_Y
    connect \B $procmux$3258_Y
    connect \S $logic_and$picorv32.v:1823$1662_Y
    connect \Y $procmux$3260_Y
  end
  attribute \src "picorv32.v:1839"
  cell $mux $procmux$3266
    parameter \WIDTH 8
    connect \A $procmux$3260_Y
    connect \B 8'10000000
    connect \S $logic_and$picorv32.v:1839$1681_Y
    connect \Y $0\cpu_state[7:0]
  end
  attribute \src "picorv32.v:1318"
  cell $mux $procmux$3272
    parameter \WIDTH 1
    connect \A \dbg_rs2val_valid
    connect \B 1'0
    connect \S \launch_next_insn
    connect \Y $procmux$3272_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3278
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $procmux$3272_Y
    connect \B { $procmux$3281_Y 1'1 }
    connect \S { $procmux$2320_CMP $procmux$2319_CMP }
    connect \Y $procmux$3278_Y
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1492"
  cell $mux $procmux$3281
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $procmux$3272_Y
    connect \S $auto$opt_reduce.cc:132:opt_mux$5446
    connect \Y $procmux$3281_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3295
    parameter \WIDTH 1
    connect \A $procmux$3272_Y
    connect \B $procmux$3278_Y
    connect \S \resetn
    connect \Y $0\dbg_rs2val_valid[0:0]
  end
  attribute \src "picorv32.v:1318"
  cell $mux $procmux$3298
    parameter \WIDTH 1
    connect \A \dbg_rs1val_valid
    connect \B 1'0
    connect \S \launch_next_insn
    connect \Y $procmux$3298_Y
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1492"
  cell $mux $procmux$3314
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $procmux$3298_Y
    connect \S $auto$opt_reduce.cc:132:opt_mux$5458
    connect \Y $procmux$3314_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$3318
    parameter \WIDTH 1
    connect \A $procmux$3298_Y
    connect \B $procmux$3314_Y
    connect \S $procmux$2320_CMP
    connect \Y $procmux$3318_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3321
    parameter \WIDTH 1
    connect \A $procmux$3298_Y
    connect \B $procmux$3318_Y
    connect \S \resetn
    connect \Y $0\dbg_rs1val_valid[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3330
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \dbg_rs2val
    connect \B { $procmux$3333_Y \cpuregs_rs2 }
    connect \S { $procmux$2320_CMP $procmux$2319_CMP }
    connect \Y $procmux$3330_Y
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1492"
  cell $mux $procmux$3333
    parameter \WIDTH 32
    connect \A \cpuregs_rs2
    connect \B \dbg_rs2val
    connect \S $auto$opt_reduce.cc:132:opt_mux$5446
    connect \Y $procmux$3333_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3347
    parameter \WIDTH 32
    connect \A \dbg_rs2val
    connect \B $procmux$3330_Y
    connect \S \resetn
    connect \Y $0\dbg_rs2val[31:0]
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1492"
  cell $mux $procmux$3366
    parameter \WIDTH 32
    connect \A \cpuregs_rs1
    connect \B \dbg_rs1val
    connect \S $auto$opt_reduce.cc:132:opt_mux$5458
    connect \Y $procmux$3366_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$3370
    parameter \WIDTH 32
    connect \A \dbg_rs1val
    connect \B $procmux$3366_Y
    connect \S $procmux$2320_CMP
    connect \Y $procmux$3370_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3373
    parameter \WIDTH 32
    connect \A \dbg_rs1val
    connect \B $procmux$3370_Y
    connect \S \resetn
    connect \Y $0\dbg_rs1val[31:0]
  end
  attribute \src "picorv32.v:1850"
  cell $mux $procmux$3376
    parameter \WIDTH 1
    connect \A \mem_do_wdata
    connect \B 1'0
    connect \S $logic_or$picorv32.v:1850$1691_Y
    connect \Y $procmux$3376_Y
  end
  attribute \src "picorv32.v:1861"
  cell $mux $procmux$3379
    parameter \WIDTH 1
    connect \A $procmux$3376_Y
    connect \B 1'1
    connect \S $0\set_mem_do_wdata[0:0]
    connect \Y $0\mem_do_wdata[0:0]
  end
  attribute \src "picorv32.v:1850"
  cell $mux $procmux$3382
    parameter \WIDTH 1
    connect \A \mem_do_rdata
    connect \B 1'0
    connect \S $logic_or$picorv32.v:1850$1691_Y
    connect \Y $procmux$3382_Y
  end
  attribute \src "picorv32.v:1859"
  cell $mux $procmux$3385
    parameter \WIDTH 1
    connect \A $procmux$3382_Y
    connect \B 1'1
    connect \S $0\set_mem_do_rdata[0:0]
    connect \Y $0\mem_do_rdata[0:0]
  end
  attribute \src "picorv32.v:1739"
  cell $mux $procmux$3390
    parameter \WIDTH 1
    connect \A \mem_do_rinst
    connect \B \mem_do_prefetch
    connect \S $eq$picorv32.v:1739$1629_Y
    connect \Y $procmux$3390_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3392
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A \mem_do_rinst
    connect \B { $procmux$3439_Y $procmux$3418_Y $procmux$3402_Y $procmux$3390_Y }
    connect \S { $eq$picorv32.v:1262$1487_Y $procmux$2320_CMP $procmux$2319_CMP $procmux$2317_CMP }
    connect \Y $procmux$3392_Y
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1675"
  cell $mux $procmux$3402
    parameter \WIDTH 1
    connect \A \mem_do_prefetch
    connect \B 1'1
    connect \S \is_sb_sh_sw
    connect \Y $procmux$3402_Y
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1492"
  cell $pmux $procmux$3418
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $procmux$3402_Y
    connect \B { \mem_do_rinst 1'1 \mem_do_prefetch }
    connect \S { $auto$opt_reduce.cc:132:opt_mux$5466 $logic_and$picorv32.v:1604$1598_Y $auto$opt_reduce.cc:132:opt_mux$5454 }
    connect \Y $procmux$3418_Y
  end
  attribute \src "picorv32.v:1465"
  cell $mux $procmux$3439
    parameter \WIDTH 1
    connect \A $logic_and$picorv32.v:1400$1531_Y
    connect \B $procmux$3077_Y
    connect \S \decoder_trigger
    connect \Y $procmux$3439_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3452
    parameter \WIDTH 1
    connect \A \mem_do_rinst
    connect \B $procmux$3392_Y
    connect \S \resetn
    connect \Y $procmux$3452_Y
  end
  attribute \src "picorv32.v:1850"
  cell $mux $procmux$3455
    parameter \WIDTH 1
    connect \A $procmux$3452_Y
    connect \B 1'0
    connect \S $logic_or$picorv32.v:1850$1691_Y
    connect \Y $procmux$3455_Y
  end
  attribute \src "picorv32.v:1857"
  cell $mux $procmux$3458
    parameter \WIDTH 1
    connect \A $procmux$3455_Y
    connect \B 1'1
    connect \S $0\set_mem_do_rinst[0:0]
    connect \Y $0\mem_do_rinst[0:0]
  end
  attribute \src "picorv32.v:1475"
  cell $mux $procmux$3468
    parameter \WIDTH 1
    connect \A $logic_and$picorv32.v:1481$1578_Y
    connect \B \mem_do_prefetch
    connect \S \instr_jal
    connect \Y $procmux$3468_Y
  end
  attribute \src "picorv32.v:1465"
  cell $mux $procmux$3470
    parameter \WIDTH 1
    connect \A \mem_do_prefetch
    connect \B $procmux$3468_Y
    connect \S \decoder_trigger
    connect \Y $procmux$3470_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$3478
    parameter \WIDTH 1
    connect \A \mem_do_prefetch
    connect \B $procmux$3470_Y
    connect \S $eq$picorv32.v:1262$1487_Y
    connect \Y $procmux$3478_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3481
    parameter \WIDTH 1
    connect \A \mem_do_prefetch
    connect \B $procmux$3478_Y
    connect \S \resetn
    connect \Y $procmux$3481_Y
  end
  attribute \src "picorv32.v:1850"
  cell $mux $procmux$3484
    parameter \WIDTH 1
    connect \A $procmux$3481_Y
    connect \B 1'0
    connect \S $logic_or$picorv32.v:1850$1691_Y
    connect \Y $0\mem_do_prefetch[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1793"
  cell $pmux $procmux$3489
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 4'1001
    connect \S { $logic_or$picorv32.v:1794$1655_Y $logic_or$picorv32.v:1795$1656_Y }
    connect \Y $procmux$3489_Y
  end
  attribute \src "picorv32.v:1791"
  cell $mux $procmux$3492
    parameter \WIDTH 2
    connect \A $procmux$3489_Y
    connect \B \mem_wordsize
    connect \S \mem_do_rdata
    connect \Y $procmux$3492_Y
  end
  attribute \src "picorv32.v:1790"
  cell $mux $procmux$3494
    parameter \WIDTH 2
    connect \A \mem_wordsize
    connect \B $procmux$3492_Y
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $procmux$3494_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1768"
  cell $pmux $procmux$3500
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 4'1001
    connect \S { \instr_sb \instr_sh }
    connect \Y $procmux$3500_Y
  end
  attribute \src "picorv32.v:1766"
  cell $mux $procmux$3503
    parameter \WIDTH 2
    connect \A $procmux$3500_Y
    connect \B \mem_wordsize
    connect \S \mem_do_wdata
    connect \Y $procmux$3503_Y
  end
  attribute \src "picorv32.v:1765"
  cell $mux $procmux$3505
    parameter \WIDTH 2
    connect \A \mem_wordsize
    connect \B $procmux$3503_Y
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $procmux$3505_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3507
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A $procmux$3494_Y
    connect \B { 2'00 \mem_wordsize $procmux$3505_Y }
    connect \S { $eq$picorv32.v:1262$1487_Y $auto$opt_reduce.cc:132:opt_mux$5468 $procmux$2316_CMP }
    connect \Y $procmux$3507_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3516
    parameter \WIDTH 2
    connect \A \mem_wordsize
    connect \B $procmux$3507_Y
    connect \S \resetn
    connect \Y $0\mem_wordsize[1:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3601
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \reg_op2
    connect \B { $procmux$3604_Y \cpuregs_rs2 }
    connect \S { $procmux$2320_CMP $procmux$2319_CMP }
    connect \Y $procmux$3601_Y
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1492"
  cell $pmux $procmux$3604
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A \cpuregs_rs2
    connect \B { \decoded_imm 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$picorv32.v:1625$1603_Y }
    connect \S { \is_lui_auipc_jal $auto$opt_reduce.cc:132:opt_mux$5470 $procmux$2915_CTRL }
    connect \Y $procmux$3604_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3618
    parameter \WIDTH 32
    connect \A \reg_op2
    connect \B $procmux$3601_Y
    connect \S \resetn
    connect \Y $0\reg_op2[31:0]
  end
  attribute \src "picorv32.v:1791"
  cell $mux $procmux$3622
    parameter \WIDTH 32
    connect \A $add$picorv32.v:1777$1649_Y
    connect \B \reg_op1
    connect \S \mem_do_rdata
    connect \Y $procmux$3622_Y
  end
  attribute \src "picorv32.v:1790"
  cell $mux $procmux$3624
    parameter \WIDTH 32
    connect \A \reg_op1
    connect \B $procmux$3622_Y
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $procmux$3624_Y
  end
  attribute \src "picorv32.v:1766"
  cell $mux $procmux$3629
    parameter \WIDTH 32
    connect \A $add$picorv32.v:1777$1649_Y
    connect \B \reg_op1
    connect \S \mem_do_wdata
    connect \Y $procmux$3629_Y
  end
  attribute \src "picorv32.v:1765"
  cell $mux $procmux$3631
    parameter \WIDTH 32
    connect \A \reg_op1
    connect \B $procmux$3629_Y
    connect \S $logic_or$picorv32.v:1765$1647_Y
    connect \Y $procmux$3631_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $pmux $procmux$3633
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $procmux$3624_Y
    connect \B { $procmux$3656_Y \reg_op1 $procmux$3647_Y $procmux$3631_Y }
    connect \S { $procmux$2320_CMP $auto$opt_reduce.cc:132:opt_mux$5472 $procmux$2317_CMP $procmux$2316_CMP }
    connect \Y $procmux$3633_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1753"
  cell $pmux $procmux$3636
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A { \reg_op1 [31] \reg_op1 [31:1] }
    connect \B { \reg_op1 [30:0] 2'00 \reg_op1 [31:1] }
    connect \S { $logic_and$picorv32.v:1234$1475_Y $logic_or$picorv32.v:1747$1634_Y }
    connect \Y $procmux$3636_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1745"
  cell $pmux $procmux$3641
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A { \reg_op1 [31] \reg_op1 [31] \reg_op1 [31] \reg_op1 [31] \reg_op1 [31:4] }
    connect \B { \reg_op1 [27:0] 8'00000000 \reg_op1 [31:4] }
    connect \S { $logic_and$picorv32.v:1234$1475_Y $logic_or$picorv32.v:1747$1634_Y }
    connect \Y $procmux$3641_Y
  end
  attribute \src "picorv32.v:1743"
  cell $mux $procmux$3644
    parameter \WIDTH 32
    connect \A $procmux$3636_Y
    connect \B $procmux$3641_Y
    connect \S $ge$picorv32.v:1743$1630_Y
    connect \Y $procmux$3644_Y
  end
  attribute \src "picorv32.v:1739"
  cell $mux $procmux$3647
    parameter \WIDTH 32
    connect \A $procmux$3644_Y
    connect \B \reg_op1
    connect \S $eq$picorv32.v:1739$1629_Y
    connect \Y $procmux$3647_Y
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1492"
  cell $pmux $procmux$3656
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \cpuregs_rs1
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$picorv32.v:1550$1587_Y }
    connect \S { $auto$opt_reduce.cc:132:opt_mux$5466 \is_lui_auipc_jal }
    connect \Y $procmux$3656_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3669
    parameter \WIDTH 32
    connect \A \reg_op1
    connect \B $procmux$3633_Y
    connect \S \resetn
    connect \Y $0\reg_op1[31:0]
  end
  attribute \src "picorv32.v:1475"
  cell $mux $procmux$3679
    parameter \WIDTH 32
    connect \A $add$picorv32.v:1468$1573_Y
    connect \B $add$picorv32.v:1477$1575_Y
    connect \S \instr_jal
    connect \Y $procmux$3679_Y
  end
  attribute \src "picorv32.v:1465"
  cell $mux $procmux$3681
    parameter \WIDTH 32
    connect \A $3\current_pc[31:0]
    connect \B $procmux$3679_Y
    connect \S \decoder_trigger
    connect \Y $procmux$3681_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$3692
    parameter \WIDTH 32
    connect \A \reg_next_pc
    connect \B $procmux$3681_Y
    connect \S $eq$picorv32.v:1262$1487_Y
    connect \Y $procmux$3692_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3695
    parameter \WIDTH 32
    connect \A 0
    connect \B $procmux$3692_Y
    connect \S \resetn
    connect \Y $0\reg_next_pc[31:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$3703
    parameter \WIDTH 32
    connect \A \reg_pc
    connect \B $3\current_pc[31:0]
    connect \S $eq$picorv32.v:1262$1487_Y
    connect \Y $procmux$3703_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3706
    parameter \WIDTH 32
    connect \A 0
    connect \B $procmux$3703_Y
    connect \S \resetn
    connect \Y $0\reg_pc[31:0]
  end
  attribute \src "picorv32.v:1465"
  cell $mux $procmux$3715
    parameter \WIDTH 64
    connect \A \count_instr
    connect \B $add$picorv32.v:1472$1574_Y
    connect \S \decoder_trigger
    connect \Y $procmux$3715_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1394"
  cell $mux $procmux$3723
    parameter \WIDTH 64
    connect \A \count_instr
    connect \B $procmux$3715_Y
    connect \S $eq$picorv32.v:1262$1487_Y
    connect \Y $procmux$3723_Y
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3726
    parameter \WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \B $procmux$3723_Y
    connect \S \resetn
    connect \Y $0\count_instr[63:0]
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3767
    parameter \WIDTH 32
    connect \A 0
    connect \B \eoi
    connect \S \resetn
    connect \Y $0\eoi[31:0]
  end
  attribute \src "picorv32.v:1365"
  cell $mux $procmux$3787
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \pcpi_valid
    connect \S \resetn
    connect \Y $0\pcpi_valid[0:0]
  end
  attribute \src "picorv32.v:1286"
  cell $mux $procmux$3790
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$picorv32.v:1286$1502_Y
    connect \Y $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31]
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1264"
  cell $mux $procmux$3800
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:132:opt_mux$5476
    connect \Y $2\cpuregs_write[0:0]
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1264"
  cell $pmux $procmux$3809
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B { $add$picorv32.v:1266$1489_Y $ternary$picorv32.v:1270$1492_Y }
    connect \S { \latched_branch $logic_and$picorv32.v:1269$1491_Y }
    connect \Y \cpuregs_wrdata
  end
  attribute \src "picorv32.v:1262"
  cell $mux $procmux$3820
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\cpuregs_write[0:0]
    connect \S $eq$picorv32.v:1262$1487_Y
    connect \Y \cpuregs_write
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1223"
  cell $pmux $procmux$3829
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A \alu_shr
    connect \B { \alu_add_sub 31'0000000000000000000000000000000 \alu_out_0 $xor$picorv32.v:1229$1469_Y $or$picorv32.v:1231$1471_Y $and$picorv32.v:1233$1473_Y \alu_shl }
    connect \S { \is_lui_auipc_jal_jalr_addi_add_sub \is_compare $logic_or$picorv32.v:1228$1468_Y $logic_or$picorv32.v:1230$1470_Y $logic_or$picorv32.v:1232$1472_Y $logic_and$picorv32.v:1234$1475_Y }
    connect \Y \alu_out
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "picorv32.v:1206"
  cell $pmux $procmux$3837
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A \alu_ltu
    connect \B { \alu_eq $logic_not$picorv32.v:1210$1459_Y $logic_not$picorv32.v:1212$1460_Y $logic_not$picorv32.v:1214$1461_Y \alu_lts }
    connect \S { \instr_beq \instr_bne \instr_bge \instr_bgeu \is_slti_blt_slt }
    connect \Y \alu_out_0
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3921
    parameter \WIDTH 1
    connect \A \decoded_rs1 [4]
    connect \B \mem_rdata_latched [19]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_rs1[4:0] [4]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3927
    parameter \WIDTH 1
    connect \A \decoded_imm_uj [10]
    connect \B \mem_rdata_latched [30]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [10]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3933
    parameter \WIDTH 1
    connect \A \decoded_imm_uj [7]
    connect \B \mem_rdata_latched [27]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [7]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3939
    parameter \WIDTH 1
    connect \A \decoded_imm_uj [6]
    connect \B \mem_rdata_latched [26]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [6]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3945
    parameter \WIDTH 3
    connect \A \decoded_imm_uj [3:1]
    connect \B \mem_rdata_latched [23:21]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [3:1]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3951
    parameter \WIDTH 1
    connect \A \decoded_imm_uj [5]
    connect \B \mem_rdata_latched [25]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [5]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3957
    parameter \WIDTH 2
    connect \A \decoded_imm_uj [9:8]
    connect \B \mem_rdata_latched [29:28]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [9:8]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3963
    parameter \WIDTH 12
    connect \A \decoded_imm_uj [31:20]
    connect \B { \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] }
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [31:20]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3969
    parameter \WIDTH 1
    connect \A \decoded_imm_uj [4]
    connect \B \mem_rdata_latched [24]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [4]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3975
    parameter \WIDTH 1
    connect \A \decoded_imm_uj [11]
    connect \B \mem_rdata_latched [20]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [11]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$3980
    parameter \WIDTH 1
    connect \A \decoded_imm_uj [0]
    connect \B 1'0
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4035
    parameter \WIDTH 4
    connect \A \decoded_rs1 [3:0]
    connect \B \mem_rdata_latched [18:15]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_rs1[4:0] [3:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4038
    parameter \WIDTH 1
    connect \A $reduce_or$picorv32.v:823$1198_Y
    connect \B 1'0
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4066
    parameter \WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$picorv32.v:841$1220_Y
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\is_alu_reg_reg[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4105
    parameter \WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$picorv32.v:840$1219_Y
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\is_alu_reg_imm[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4118
    parameter \WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$picorv32.v:837$1216_Y
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $procmux$4118_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4121
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4118_Y
    connect \S \resetn
    connect \Y $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4140
    parameter \WIDTH 1
    connect \A \is_sb_sh_sw
    connect \B $eq$picorv32.v:839$1218_Y
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\is_sb_sh_sw[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4143
    parameter \WIDTH 1
    connect \A \is_jalr_addi_slti_sltiu_xori_ori_andi
    connect \B $logic_or$picorv32.v:1064$1431_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4146
    parameter \WIDTH 1
    connect \A \is_slli_srli_srai
    connect \B $logic_and$picorv32.v:1055$1422_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\is_slli_srli_srai[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4165
    parameter \WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$picorv32.v:838$1217_Y
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\is_lb_lh_lw_lbu_lhu[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4171
    parameter \WIDTH 1
    connect \A \compressed_instr
    connect \B 1'0
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\compressed_instr[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4174
    parameter \WIDTH 1
    connect \A $reduce_or$picorv32.v:827$1202_Y
    connect \B 1'0
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4174_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4177
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4174_Y
    connect \S \resetn
    connect \Y $0\is_compare[0:0]
  end
  attribute \parallel_case 1
  attribute \src "picorv32.v:1076"
  cell $pmux $procmux$4181
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A 32'0000000000000000000000000000000x
    connect \B { \decoded_imm_uj \mem_rdata_q [31:12] 12'000000000000 \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31:20] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [7] \mem_rdata_q [30:25] \mem_rdata_q [11:8] 1'0 \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31:25] \mem_rdata_q [11:7] }
    connect \S { \instr_jal $procmux$4185_CMP $procmux$4184_CMP \is_beq_bne_blt_bge_bltu_bgeu \is_sb_sh_sw }
    connect \Y $procmux$4181_Y
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4187
    parameter \WIDTH 32
    connect \A \decoded_imm
    connect \B $procmux$4181_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\decoded_imm[31:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4223
    parameter \WIDTH 5
    connect \A \decoded_rs2
    connect \B \mem_rdata_latched [24:20]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_rs2[4:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4229
    parameter \WIDTH 8
    connect \A \decoded_imm_uj [19:12]
    connect \B \mem_rdata_latched [19:12]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_imm_uj[31:0] [19:12]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4282
    parameter \WIDTH 5
    connect \A \decoded_rd
    connect \B \mem_rdata_latched [11:7]
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\decoded_rd[4:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4285
    parameter \WIDTH 1
    connect \A \instr_timer
    connect \B 1'0
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_timer[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4288
    parameter \WIDTH 1
    connect \A \instr_waitirq
    connect \B 1'0
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\instr_waitirq[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4291
    parameter \WIDTH 1
    connect \A \instr_maskirq
    connect \B 1'0
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_maskirq[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4294
    parameter \WIDTH 1
    connect \A \instr_retirq
    connect \B 1'0
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\instr_retirq[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4297
    parameter \WIDTH 1
    connect \A \instr_setq
    connect \B 1'0
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_setq[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4300
    parameter \WIDTH 1
    connect \A \instr_getq
    connect \B 1'0
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_getq[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4306
    parameter \WIDTH 1
    connect \A \instr_rdinstrh
    connect \B $logic_and$picorv32.v:1041$1382_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_rdinstrh[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4309
    parameter \WIDTH 1
    connect \A \instr_rdinstr
    connect \B $logic_and$picorv32.v:1040$1378_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_rdinstr[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4312
    parameter \WIDTH 1
    connect \A \instr_rdcycleh
    connect \B $logic_and$picorv32.v:1039$1374_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_rdcycleh[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4315
    parameter \WIDTH 1
    connect \A \instr_rdcycle
    connect \B $logic_and$picorv32.v:1037$1366_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_rdcycle[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4318
    parameter \WIDTH 1
    connect \A \instr_and
    connect \B $logic_and$picorv32.v:1034$1358_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4318_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4321
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4318_Y
    connect \S \resetn
    connect \Y $0\instr_and[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4324
    parameter \WIDTH 1
    connect \A \instr_or
    connect \B $logic_and$picorv32.v:1033$1354_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4324_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4327
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4324_Y
    connect \S \resetn
    connect \Y $0\instr_or[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4330
    parameter \WIDTH 1
    connect \A \instr_sra
    connect \B $logic_and$picorv32.v:1032$1350_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4330_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4333
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4330_Y
    connect \S \resetn
    connect \Y $0\instr_sra[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4336
    parameter \WIDTH 1
    connect \A \instr_srl
    connect \B $logic_and$picorv32.v:1031$1346_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4336_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4339
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4336_Y
    connect \S \resetn
    connect \Y $0\instr_srl[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4342
    parameter \WIDTH 1
    connect \A \instr_xor
    connect \B $logic_and$picorv32.v:1030$1342_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4342_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4345
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4342_Y
    connect \S \resetn
    connect \Y $0\instr_xor[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4348
    parameter \WIDTH 1
    connect \A \instr_sltu
    connect \B $logic_and$picorv32.v:1029$1338_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4348_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4351
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4348_Y
    connect \S \resetn
    connect \Y $0\instr_sltu[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4354
    parameter \WIDTH 1
    connect \A \instr_slt
    connect \B $logic_and$picorv32.v:1028$1334_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4354_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4357
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4354_Y
    connect \S \resetn
    connect \Y $0\instr_slt[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4360
    parameter \WIDTH 1
    connect \A \instr_sll
    connect \B $logic_and$picorv32.v:1027$1330_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4360_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4363
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4360_Y
    connect \S \resetn
    connect \Y $0\instr_sll[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4366
    parameter \WIDTH 1
    connect \A \instr_sub
    connect \B $logic_and$picorv32.v:1026$1326_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4366_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4369
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4366_Y
    connect \S \resetn
    connect \Y $0\instr_sub[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4372
    parameter \WIDTH 1
    connect \A \instr_add
    connect \B $logic_and$picorv32.v:1025$1322_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4372_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4375
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4372_Y
    connect \S \resetn
    connect \Y $0\instr_add[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4378
    parameter \WIDTH 1
    connect \A \instr_srai
    connect \B $logic_and$picorv32.v:1023$1318_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_srai[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4381
    parameter \WIDTH 1
    connect \A \instr_srli
    connect \B $logic_and$picorv32.v:1022$1314_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_srli[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4384
    parameter \WIDTH 1
    connect \A \instr_slli
    connect \B $logic_and$picorv32.v:1021$1310_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_slli[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4387
    parameter \WIDTH 1
    connect \A \instr_andi
    connect \B $logic_and$picorv32.v:1019$1306_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4387_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4390
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4387_Y
    connect \S \resetn
    connect \Y $0\instr_andi[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4393
    parameter \WIDTH 1
    connect \A \instr_ori
    connect \B $logic_and$picorv32.v:1018$1304_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4393_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4396
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4393_Y
    connect \S \resetn
    connect \Y $0\instr_ori[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4399
    parameter \WIDTH 1
    connect \A \instr_xori
    connect \B $logic_and$picorv32.v:1017$1302_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4399_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4402
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4399_Y
    connect \S \resetn
    connect \Y $0\instr_xori[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4405
    parameter \WIDTH 1
    connect \A \instr_sltiu
    connect \B $logic_and$picorv32.v:1016$1300_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4405_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4408
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4405_Y
    connect \S \resetn
    connect \Y $0\instr_sltiu[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4411
    parameter \WIDTH 1
    connect \A \instr_slti
    connect \B $logic_and$picorv32.v:1015$1298_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4411_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4414
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4411_Y
    connect \S \resetn
    connect \Y $0\instr_slti[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4417
    parameter \WIDTH 1
    connect \A \instr_addi
    connect \B $logic_and$picorv32.v:1014$1296_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4417_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4420
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4417_Y
    connect \S \resetn
    connect \Y $0\instr_addi[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4423
    parameter \WIDTH 1
    connect \A \instr_sw
    connect \B $logic_and$picorv32.v:1012$1294_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_sw[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4426
    parameter \WIDTH 1
    connect \A \instr_sh
    connect \B $logic_and$picorv32.v:1011$1292_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_sh[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4429
    parameter \WIDTH 1
    connect \A \instr_sb
    connect \B $logic_and$picorv32.v:1010$1290_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_sb[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4432
    parameter \WIDTH 1
    connect \A \instr_lhu
    connect \B $logic_and$picorv32.v:1008$1288_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_lhu[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4435
    parameter \WIDTH 1
    connect \A \instr_lbu
    connect \B $logic_and$picorv32.v:1007$1286_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_lbu[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4438
    parameter \WIDTH 1
    connect \A \instr_lw
    connect \B $logic_and$picorv32.v:1006$1284_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_lw[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4441
    parameter \WIDTH 1
    connect \A \instr_lh
    connect \B $logic_and$picorv32.v:1005$1282_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_lh[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4444
    parameter \WIDTH 1
    connect \A \instr_lb
    connect \B $logic_and$picorv32.v:1004$1280_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $0\instr_lb[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4447
    parameter \WIDTH 1
    connect \A \instr_bgeu
    connect \B $logic_and$picorv32.v:1002$1278_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4447_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4450
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4447_Y
    connect \S \resetn
    connect \Y $0\instr_bgeu[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4453
    parameter \WIDTH 1
    connect \A \instr_bltu
    connect \B $logic_and$picorv32.v:1001$1276_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4453_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4456
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4453_Y
    connect \S \resetn
    connect \Y $0\instr_bltu[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4459
    parameter \WIDTH 1
    connect \A \instr_bge
    connect \B $logic_and$picorv32.v:1000$1274_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4459_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4462
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4459_Y
    connect \S \resetn
    connect \Y $0\instr_bge[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4465
    parameter \WIDTH 1
    connect \A \instr_blt
    connect \B $logic_and$picorv32.v:999$1272_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4465_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4468
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4465_Y
    connect \S \resetn
    connect \Y $0\instr_blt[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4471
    parameter \WIDTH 1
    connect \A \instr_bne
    connect \B $logic_and$picorv32.v:998$1270_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4471_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4474
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4471_Y
    connect \S \resetn
    connect \Y $0\instr_bne[0:0]
  end
  attribute \src "picorv32.v:994"
  cell $mux $procmux$4477
    parameter \WIDTH 1
    connect \A \instr_beq
    connect \B $logic_and$picorv32.v:997$1268_Y
    connect \S $logic_and$picorv32.v:994$1266_Y
    connect \Y $procmux$4477_Y
  end
  attribute \src "picorv32.v:1092"
  cell $mux $procmux$4480
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4477_Y
    connect \S \resetn
    connect \Y $0\instr_beq[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4499
    parameter \WIDTH 1
    connect \A \instr_jalr
    connect \B $eq$picorv32.v:833$1207_Y
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\instr_jalr[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4514
    parameter \WIDTH 1
    connect \A \instr_jal
    connect \B $eq$picorv32.v:832$1206_Y
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\instr_jal[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4517
    parameter \WIDTH 1
    connect \A \instr_auipc
    connect \B $eq$picorv32.v:831$1205_Y
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\instr_auipc[0:0]
  end
  attribute \src "picorv32.v:829"
  cell $mux $procmux$4536
    parameter \WIDTH 1
    connect \A \instr_lui
    connect \B $eq$picorv32.v:830$1204_Y
    connect \S $logic_and$picorv32.v:1354$1527_Y
    connect \Y $0\instr_lui[0:0]
  end
  attribute \src "picorv32.v:790"
  cell $mux $procmux$4543
    parameter \WIDTH 32
    connect \A { 16'0000000000000000 \next_insn_opcode [15:0] }
    connect \B \next_insn_opcode
    connect \S $procmux$4544_CMP
    connect \Y $3\dbg_insn_opcode[31:0]
  end
  attribute \src "picorv32.v:781"
  cell $mux $procmux$4558
    parameter \WIDTH 5
    connect \A \decoded_rs2
    connect \B \cached_insn_rs2
    connect \S \decoder_pseudo_trigger_q
    connect \Y $2\dbg_insn_rs2[4:0]
  end
  attribute \src "picorv32.v:781"
  cell $mux $procmux$4564
    parameter \WIDTH 5
    connect \A \decoded_rs1
    connect \B \cached_insn_rs1
    connect \S \decoder_pseudo_trigger_q
    connect \Y $2\dbg_insn_rs1[4:0]
  end
  attribute \src "picorv32.v:781"
  cell $mux $procmux$4570
    parameter \WIDTH 32
    connect \A $3\dbg_insn_opcode[31:0]
    connect \B \cached_insn_opcode
    connect \S \decoder_pseudo_trigger_q
    connect \Y $2\dbg_insn_opcode[31:0]
  end
  attribute \src "picorv32.v:780"
  cell $mux $procmux$4590
    parameter \WIDTH 5
    connect \A \q_insn_rs2
    connect \B $2\dbg_insn_rs2[4:0]
    connect \S \dbg_next
    connect \Y \dbg_insn_rs2
  end
  attribute \src "picorv32.v:780"
  cell $mux $procmux$4593
    parameter \WIDTH 5
    connect \A \q_insn_rs1
    connect \B $2\dbg_insn_rs1[4:0]
    connect \S \dbg_next
    connect \Y \dbg_insn_rs1
  end
  attribute \src "picorv32.v:780"
  cell $mux $procmux$4602
    parameter \WIDTH 32
    connect \A \rvfi_insn
    connect \B $2\dbg_insn_opcode[31:0]
    connect \S \dbg_next
    connect \Y \dbg_insn_opcode
  end
  attribute \src "picorv32.v:755"
  cell $mux $procmux$4608
    parameter \WIDTH 5
    connect \A \cached_insn_rs2
    connect \B \decoded_rs2
    connect \S \decoder_trigger_q
    connect \Y $0\cached_insn_rs2[4:0]
  end
  attribute \src "picorv32.v:755"
  cell $mux $procmux$4611
    parameter \WIDTH 5
    connect \A \cached_insn_rs1
    connect \B \decoded_rs1
    connect \S \decoder_trigger_q
    connect \Y $0\cached_insn_rs1[4:0]
  end
  attribute \src "picorv32.v:755"
  cell $mux $procmux$4617
    parameter \WIDTH 32
    connect \A \cached_insn_opcode
    connect \B $3\dbg_insn_opcode[31:0]
    connect \S \decoder_trigger_q
    connect \Y $0\cached_insn_opcode[31:0]
  end
  attribute \src "picorv32.v:752"
  cell $mux $procmux$4626
    parameter \WIDTH 1
    connect \A \dbg_valid_insn
    connect \B 1'1
    connect \S \launch_next_insn
    connect \Y $procmux$4626_Y
  end
  attribute \src "picorv32.v:750"
  cell $mux $procmux$4629
    parameter \WIDTH 1
    connect \A $procmux$4626_Y
    connect \B 1'0
    connect \S $logic_or$picorv32.v:531$1167_Y
    connect \Y $0\dbg_valid_insn[0:0]
  end
  attribute \src "picorv32.v:767"
  cell $mux $procmux$4632
    parameter \WIDTH 32
    connect \A \dbg_insn_addr
    connect \B \next_pc
    connect \S \launch_next_insn
    connect \Y $0\dbg_insn_addr[31:0]
  end
  attribute \src "picorv32.v:597"
  cell $mux $procmux$4833
    parameter \WIDTH 2
    connect \A \mem_state
    connect \B 2'00
    connect \S \mem_do_rinst
    connect \Y $procmux$4833_Y
  end
  attribute \src "picorv32.v:546"
  cell $pmux $procmux$4835
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A \mem_state
    connect \B { $procmux$4852_Y $procmux$4845_Y $procmux$4838_Y $procmux$4833_Y }
    connect \S { $logic_and$picorv32.v:345$1092_Y $procmux$4847_CMP $procmux$4840_CMP $procmux$4836_CMP }
    connect \Y $procmux$4835_Y
  end
  attribute \src "picorv32.v:546"
  cell $eq $procmux$4836_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \B 2'11
    connect \Y $procmux$4836_CMP
  end
  attribute \src "picorv32.v:589"
  cell $mux $procmux$4838
    parameter \WIDTH 2
    connect \A \mem_state
    connect \B 2'00
    connect \S \mem_xfer
    connect \Y $procmux$4838_Y
  end
  attribute \src "picorv32.v:546"
  cell $eq $procmux$4840_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \B 2'10
    connect \Y $procmux$4840_CMP
  end
  attribute \src "picorv32.v:565"
  cell $mux $procmux$4845
    parameter \WIDTH 2
    connect \A \mem_state
    connect \B $procmux$4843_Y
    connect \S \mem_xfer
    connect \Y $procmux$4845_Y
  end
  attribute \src "picorv32.v:546"
  cell $eq $procmux$4847_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \B 1'1
    connect \Y $procmux$4847_CMP
  end
  attribute \src "picorv32.v:548"
  cell $mux $procmux$4849
    parameter \WIDTH 2
    connect \A \mem_state
    connect \B 2'01
    connect \S $logic_or$picorv32.v:345$1094_Y
    connect \Y $procmux$4849_Y
  end
  attribute \src "picorv32.v:554"
  cell $mux $procmux$4852
    parameter \WIDTH 2
    connect \A $procmux$4849_Y
    connect \B 2'10
    connect \S \mem_do_wdata
    connect \Y $procmux$4852_Y
  end
  attribute \src "picorv32.v:532"
  cell $mux $procmux$4857
    parameter \WIDTH 2
    connect \A 2'00
    connect \B \mem_state
    connect \S \resetn
    connect \Y $procmux$4857_Y
  end
  attribute \src "picorv32.v:531"
  cell $mux $procmux$4859
    parameter \WIDTH 2
    connect \A $procmux$4835_Y
    connect \B $procmux$4857_Y
    connect \S $logic_or$picorv32.v:531$1167_Y
    connect \Y $0\mem_state[1:0]
  end
  attribute \src "picorv32.v:539"
  cell $mux $procmux$4862
    parameter \WIDTH 4
    connect \A \mem_wstrb
    connect \B $and$picorv32.v:541$1172_Y
    connect \S $logic_or$picorv32.v:539$1171_Y
    connect \Y $procmux$4862_Y
  end
  attribute \src "picorv32.v:548"
  cell $mux $procmux$4868
    parameter \WIDTH 4
    connect \A $procmux$4862_Y
    connect \B 4'0000
    connect \S $logic_or$picorv32.v:345$1094_Y
    connect \Y $procmux$4868_Y
  end
  attribute \src "picorv32.v:546"
  cell $mux $procmux$4870
    parameter \WIDTH 4
    connect \A $procmux$4862_Y
    connect \B $procmux$4868_Y
    connect \S $logic_and$picorv32.v:345$1092_Y
    connect \Y $procmux$4870_Y
  end
  attribute \src "picorv32.v:531"
  cell $mux $procmux$4873
    parameter \WIDTH 4
    connect \A $procmux$4870_Y
    connect \B \mem_wstrb
    connect \S $logic_or$picorv32.v:531$1167_Y
    connect \Y $0\mem_wstrb[3:0]
  end
  attribute \src "picorv32.v:543"
  cell $mux $procmux$4876
    parameter \WIDTH 32
    connect \A \mem_wdata
    connect \B \mem_la_wdata
    connect \S \mem_la_write
    connect \Y $procmux$4876_Y
  end
  attribute \src "picorv32.v:531"
  cell $mux $procmux$4879
    parameter \WIDTH 32
    connect \A $procmux$4876_Y
    connect \B \mem_wdata
    connect \S $logic_or$picorv32.v:531$1167_Y
    connect \Y $0\mem_wdata[31:0]
  end
  attribute \src "picorv32.v:539"
  cell $mux $procmux$4882
    parameter \WIDTH 32
    connect \A \mem_addr
    connect \B \mem_la_addr
    connect \S $logic_or$picorv32.v:539$1171_Y
    connect \Y $procmux$4882_Y
  end
  attribute \src "picorv32.v:531"
  cell $mux $procmux$4885
    parameter \WIDTH 32
    connect \A $procmux$4882_Y
    connect \B \mem_addr
    connect \S $logic_or$picorv32.v:531$1167_Y
    connect \Y $0\mem_addr[31:0]
  end
  attribute \src "picorv32.v:548"
  cell $mux $procmux$4891
    parameter \WIDTH 1
    connect \A \mem_instr
    connect \B $logic_or$picorv32.v:345$1093_Y
    connect \S $logic_or$picorv32.v:345$1094_Y
    connect \Y $procmux$4891_Y
  end
  attribute \src "picorv32.v:554"
  cell $mux $procmux$4894
    parameter \WIDTH 1
    connect \A $procmux$4891_Y
    connect \B 1'0
    connect \S \mem_do_wdata
    connect \Y $procmux$4894_Y
  end
  attribute \src "picorv32.v:546"
  cell $mux $procmux$4896
    parameter \WIDTH 1
    connect \A \mem_instr
    connect \B $procmux$4894_Y
    connect \S $logic_and$picorv32.v:345$1092_Y
    connect \Y $procmux$4896_Y
  end
  attribute \src "picorv32.v:531"
  cell $mux $procmux$4899
    parameter \WIDTH 1
    connect \A $procmux$4896_Y
    connect \B \mem_instr
    connect \S $logic_or$picorv32.v:531$1167_Y
    connect \Y $0\mem_instr[0:0]
  end
  attribute \src "picorv32.v:589"
  cell $mux $procmux$4903
    parameter \WIDTH 1
    connect \A \mem_valid
    connect \B 1'0
    connect \S \mem_xfer
    connect \Y $procmux$4903_Y
  end
  attribute \src "picorv32.v:546"
  cell $pmux $procmux$4905
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \mem_valid
    connect \B { $procmux$4918_Y $procmux$4903_Y }
    connect \S { $logic_and$picorv32.v:345$1092_Y $auto$opt_reduce.cc:132:opt_mux$5478 }
    connect \Y $procmux$4905_Y
  end
  attribute \src "picorv32.v:548"
  cell $mux $procmux$4915
    parameter \WIDTH 1
    connect \A \mem_valid
    connect \B 1'1
    connect \S $logic_or$picorv32.v:345$1094_Y
    connect \Y $procmux$4915_Y
  end
  attribute \src "picorv32.v:554"
  cell $mux $procmux$4918
    parameter \WIDTH 1
    connect \A $procmux$4915_Y
    connect \B 1'1
    connect \S \mem_do_wdata
    connect \Y $procmux$4918_Y
  end
  attribute \src "picorv32.v:534"
  cell $mux $procmux$4923
    parameter \WIDTH 1
    connect \A \mem_valid
    connect \B 1'0
    connect \S $logic_or$picorv32.v:534$1170_Y
    connect \Y $procmux$4923_Y
  end
  attribute \src "picorv32.v:531"
  cell $mux $procmux$4925
    parameter \WIDTH 1
    connect \A $procmux$4905_Y
    connect \B $procmux$4923_Y
    connect \S $logic_or$picorv32.v:531$1167_Y
    connect \Y $0\mem_valid[0:0]
  end
  attribute \src "picorv32.v:396"
  cell $mux $procmux$4928
    parameter \WIDTH 1
    connect \A \mem_rdata_q [31]
    connect \B \mem_rdata [31]
    connect \S \mem_xfer
    connect \Y $0\mem_rdata_q[31:0] [31]
  end
  attribute \src "picorv32.v:396"
  cell $mux $procmux$4984
    parameter \WIDTH 1
    connect \A \mem_rdata_q [7]
    connect \B \mem_rdata [7]
    connect \S \mem_xfer
    connect \Y $0\mem_rdata_q[31:0] [7]
  end
  attribute \src "picorv32.v:396"
  cell $mux $procmux$5005
    parameter \WIDTH 5
    connect \A \mem_rdata_q [24:20]
    connect \B \mem_rdata [24:20]
    connect \S \mem_xfer
    connect \Y $0\mem_rdata_q[31:0] [24:20]
  end
  attribute \src "picorv32.v:396"
  cell $mux $procmux$5046
    parameter \WIDTH 5
    connect \A \mem_rdata_q [19:15]
    connect \B \mem_rdata [19:15]
    connect \S \mem_xfer
    connect \Y $0\mem_rdata_q[31:0] [19:15]
  end
  attribute \src "picorv32.v:396"
  cell $mux $procmux$5065
    parameter \WIDTH 7
    connect \A \mem_rdata_q [6:0]
    connect \B \mem_rdata [6:0]
    connect \S \mem_xfer
    connect \Y $0\mem_rdata_q[31:0] [6:0]
  end
  attribute \src "picorv32.v:396"
  cell $mux $procmux$5068
    parameter \WIDTH 3
    connect \A \mem_rdata_q [14:12]
    connect \B \mem_rdata [14:12]
    connect \S \mem_xfer
    connect \Y $0\mem_rdata_q[31:0] [14:12]
  end
  attribute \src "picorv32.v:396"
  cell $mux $procmux$5137
    parameter \WIDTH 4
    connect \A \mem_rdata_q [11:8]
    connect \B \mem_rdata [11:8]
    connect \S \mem_xfer
    connect \Y $0\mem_rdata_q[31:0] [11:8]
  end
  attribute \src "picorv32.v:396"
  cell $mux $procmux$5158
    parameter \WIDTH 6
    connect \A \mem_rdata_q [30:25]
    connect \B \mem_rdata [30:25]
    connect \S \mem_xfer
    connect \Y $0\mem_rdata_q[31:0] [30:25]
  end
  attribute \src "picorv32.v:396"
  cell $mux $procmux$5215
    parameter \WIDTH 32
    connect \A \next_insn_opcode
    connect \B \mem_rdata
    connect \S \mem_xfer
    connect \Y $0\next_insn_opcode[31:0]
  end
  attribute \src "picorv32.v:385"
  cell $pmux $procmux$5217
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'xxxxxxxx
    connect \B { \mem_rdata [7:0] \mem_rdata [15:8] \mem_rdata [23:16] \mem_rdata [31:24] }
    connect \S { $procmux$5221_CMP $procmux$5220_CMP $procmux$5219_CMP $procmux$5218_CMP }
    connect \Y $3\mem_rdata_word[31:0]
  end
  attribute \src "picorv32.v:385"
  cell $eq $procmux$5218_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \reg_op1 [1:0]
    connect \B 2'11
    connect \Y $procmux$5218_CMP
  end
  attribute \src "picorv32.v:385"
  cell $eq $procmux$5219_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \reg_op1 [1:0]
    connect \B 2'10
    connect \Y $procmux$5219_CMP
  end
  attribute \src "picorv32.v:385"
  cell $eq $procmux$5220_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reg_op1 [1:0]
    connect \B 1'1
    connect \Y $procmux$5220_CMP
  end
  attribute \src "picorv32.v:385"
  cell $logic_not $procmux$5221_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \reg_op1 [1:0]
    connect \Y $procmux$5221_CMP
  end
  attribute \src "picorv32.v:377"
  cell $pmux $procmux$5227
    parameter \S_WIDTH 2
    parameter \WIDTH 16
    connect \A 16'xxxxxxxxxxxxxxxx
    connect \B { \mem_rdata [15:0] \mem_rdata [31:16] }
    connect \S { $procmux$5229_CMP \reg_op1 [1] }
    connect \Y $2\mem_rdata_word[31:0]
  end
  attribute \src "picorv32.v:377"
  cell $not $procmux$5229_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reg_op1 [1]
    connect \Y $procmux$5229_CMP
  end
  attribute \full_case 1
  attribute \src "picorv32.v:368"
  cell $pmux $procmux$5233
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A { 24'000000000000000000000000 $3\mem_rdata_word[31:0] }
    connect \B { \mem_rdata 16'0000000000000000 $2\mem_rdata_word[31:0] }
    connect \S { $eq$picorv32.v:1824$1663_Y $eq$picorv32.v:1831$1670_Y }
    connect \Y \mem_rdata_word
  end
  attribute \full_case 1
  attribute \src "picorv32.v:368"
  cell $pmux $procmux$5237
    parameter \S_WIDTH 2
    parameter \WIDTH 4
    connect \A $shl$picorv32.v:384$1124_Y
    connect \B { 4'1111 $ternary$picorv32.v:376$1123_Y }
    connect \S { $eq$picorv32.v:1824$1663_Y $eq$picorv32.v:1831$1670_Y }
    connect \Y \mem_la_wstrb
  end
  attribute \full_case 1
  attribute \src "picorv32.v:368"
  cell $pmux $procmux$5241
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A { \reg_op2 [7:0] \reg_op2 [7:0] \reg_op2 [7:0] \reg_op2 [7:0] }
    connect \B { \reg_op2 \reg_op2 [15:0] \reg_op2 [15:0] }
    connect \S { $eq$picorv32.v:1824$1663_Y $eq$picorv32.v:1831$1670_Y }
    connect \Y \mem_la_wdata
  end
  attribute \src "picorv32.v:341"
  cell $reduce_and $reduce_and$picorv32.v:341$1077
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \mem_state [0] \mem_state [1] }
    connect \Y $reduce_and$picorv32.v:341$1077_Y
  end
  attribute \src "picorv32.v:758"
  cell $reduce_and $reduce_and$picorv32.v:758$1193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \next_insn_opcode [0] \next_insn_opcode [1] }
    connect \Y $procmux$4544_CMP
  end
  attribute \src "picorv32.v:1293"
  cell $reduce_bool $reduce_bool$picorv32.v:1293$1505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \decoded_rs1
    connect \Y $reduce_bool$picorv32.v:1293$1505_Y
  end
  attribute \src "picorv32.v:1294"
  cell $reduce_bool $reduce_bool$picorv32.v:1294$1508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \decoded_rs2
    connect \Y $reduce_bool$picorv32.v:1294$1508_Y
  end
  attribute \src "picorv32.v:1897"
  cell $reduce_bool $reduce_bool$picorv32.v:1897$1704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \latched_rd
    connect \Y $reduce_bool$picorv32.v:1897$1704_Y
  end
  attribute \src "picorv32.v:1913"
  cell $reduce_bool $reduce_bool$picorv32.v:1913$1707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem_wstrb
    connect \Y $reduce_bool$picorv32.v:1913$1707_Y
  end
  attribute \src "picorv32.v:1055"
  cell $reduce_or $reduce_or$picorv32.v:1055$1421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$picorv32.v:1055$1414_Y $logic_and$picorv32.v:1053$1417_Y $logic_and$picorv32.v:1052$1420_Y }
    connect \Y $reduce_or$picorv32.v:1055$1421_Y
  end
  attribute \src "picorv32.v:1064"
  cell $reduce_or $reduce_or$picorv32.v:1064$1429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $eq$picorv32.v:1001$1275_Y $eq$picorv32.v:1002$1277_Y $eq$picorv32.v:1004$1279_Y $eq$picorv32.v:1006$1283_Y $eq$picorv32.v:1007$1285_Y $eq$picorv32.v:1016$1299_Y }
    connect \Y $reduce_or$picorv32.v:1064$1429_Y
  end
  attribute \src "picorv32.v:1079"
  cell $reduce_or $reduce_or$picorv32.v:1079$1443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_lui \instr_auipc }
    connect \Y $procmux$4185_CMP
  end
  attribute \src "picorv32.v:1081"
  cell $reduce_or $reduce_or$picorv32.v:1081$1445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_jalr \is_lb_lh_lw_lbu_lhu \is_alu_reg_imm }
    connect \Y $procmux$4184_CMP
  end
  attribute \src "picorv32.v:1839"
  cell $reduce_or $reduce_or$picorv32.v:1839$1679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \reg_pc [0] \reg_pc [1] }
    connect \Y $reduce_or$picorv32.v:1839$1679_Y
  end
  attribute \src "picorv32.v:341"
  cell $reduce_or $reduce_or$picorv32.v:341$1072
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \mem_state [0] \mem_state [1] }
    connect \Y $reduce_or$picorv32.v:341$1072_Y
  end
  attribute \src "picorv32.v:652"
  cell $reduce_or $reduce_or$picorv32.v:652$1188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \instr_rdcycle \instr_rdcycleh \instr_rdinstr \instr_rdinstrh }
    connect \Y \is_rdcycle_rdcycleh_rdinstr_rdinstrh
  end
  attribute \src "picorv32.v:822"
  cell $reduce_or $reduce_or$picorv32.v:822$1197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_lui \instr_auipc \instr_jal }
    connect \Y $0\is_lui_auipc_jal[0:0]
  end
  attribute \src "picorv32.v:823"
  cell $reduce_or $reduce_or$picorv32.v:823$1198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { \instr_lui \instr_auipc \instr_jal \instr_jalr \instr_addi \instr_add \instr_sub }
    connect \Y $reduce_or$picorv32.v:823$1198_Y
  end
  attribute \src "picorv32.v:824"
  cell $reduce_or $reduce_or$picorv32.v:824$1199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_blt \instr_slti \instr_slt }
    connect \Y $0\is_slti_blt_slt[0:0]
  end
  attribute \src "picorv32.v:826"
  cell $reduce_or $reduce_or$picorv32.v:826$1201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_lw \instr_lbu \instr_lhu }
    connect \Y $0\is_lbu_lhu_lw[0:0]
  end
  attribute \src "picorv32.v:827"
  cell $reduce_or $reduce_or$picorv32.v:827$1202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \instr_slti \instr_sltiu \instr_slt \instr_sltu \is_beq_bne_blt_bge_bltu_bgeu }
    connect \Y $reduce_or$picorv32.v:827$1202_Y
  end
  attribute \src "picorv32.v:1198"
  cell $shl $shl$picorv32.v:1198$1717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \reg_op1
    connect \B \reg_op2 [4:0]
    connect \Y \alu_shl
  end
  attribute \src "picorv32.v:384"
  cell $shl $shl$picorv32.v:384$1124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 1'1
    connect \B \reg_op1 [1:0]
    connect \Y $shl$picorv32.v:384$1124_Y
  end
  attribute \src "picorv32.v:1199"
  cell $sshr $sshr$picorv32.v:1199$1720
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $ternary$picorv32.v:1199$1719_Y \reg_op1 }
    connect \B \reg_op2 [4:0]
    connect \Y \alu_shr
  end
  attribute \src "picorv32.v:1194"
  cell $sub $sub$picorv32.v:1194$1711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_op1
    connect \B \reg_op2
    connect \Y $sub$picorv32.v:1194$1711_Y
  end
  attribute \src "picorv32.v:1750"
  cell $sub $sub$picorv32.v:1750$1638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 5
    connect \A \reg_sh
    connect \B 3'100
    connect \Y $auto$wreduce.cc:347:run$5482 [4:0]
  end
  attribute \src "picorv32.v:1758"
  cell $sub $sub$picorv32.v:1758$1645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \reg_sh
    connect \B 1'1
    connect \Y $auto$wreduce.cc:347:run$5483 [4:0]
  end
  attribute \src "picorv32.v:1167"
  cell $mux $ternary$picorv32.v:1167$1457
    parameter \WIDTH 32
    connect \A \reg_next_pc
    connect \B \reg_out
    connect \S $logic_and$picorv32.v:1167$1456_Y
    connect \Y \next_pc
  end
  attribute \src "picorv32.v:1194"
  cell $mux $ternary$picorv32.v:1194$1713
    parameter \WIDTH 32
    connect \A $add$picorv32.v:1194$1712_Y
    connect \B $sub$picorv32.v:1194$1711_Y
    connect \S \instr_sub
    connect \Y \alu_add_sub
  end
  attribute \src "picorv32.v:1199"
  cell $mux $ternary$picorv32.v:1199$1719
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \reg_op1 [31]
    connect \S $logic_or$picorv32.v:1199$1718_Y
    connect \Y $ternary$picorv32.v:1199$1719_Y
  end
  attribute \src "picorv32.v:1266"
  cell $mux $ternary$picorv32.v:1266$1488
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \latched_compr
    connect \Y $auto$wreduce.cc:347:run$5484 [2:0]
  end
  attribute \src "picorv32.v:1270"
  cell $mux $ternary$picorv32.v:1270$1492
    parameter \WIDTH 32
    connect \A \reg_out
    connect \B \alu_out_q
    connect \S \latched_stalu
    connect \Y $ternary$picorv32.v:1270$1492_Y
  end
  attribute \src "picorv32.v:1293"
  cell $mux $ternary$picorv32.v:1293$1506
    parameter \WIDTH 32
    connect \A 0
    connect \B $memrd$\cpuregs$picorv32.v:1293$1504_DATA
    connect \S $reduce_bool$picorv32.v:1293$1505_Y
    connect \Y \cpuregs_rs1
  end
  attribute \src "picorv32.v:1294"
  cell $mux $ternary$picorv32.v:1294$1509
    parameter \WIDTH 32
    connect \A 0
    connect \B $memrd$\cpuregs$picorv32.v:1294$1507_DATA
    connect \S $reduce_bool$picorv32.v:1294$1508_Y
    connect \Y \cpuregs_rs2
  end
  attribute \src "picorv32.v:1335"
  cell $mux $ternary$picorv32.v:1335$1522
    parameter \WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \B $add$picorv32.v:1335$1520_Y
    connect \S \resetn
    connect \Y $0\count_cycle[63:0]
  end
  attribute \src "picorv32.v:1408"
  cell $mux $ternary$picorv32.v:1408$1533
    parameter \WIDTH 32
    connect \A \reg_next_pc
    connect \B $ternary$picorv32.v:1270$1492_Y
    connect \S \latched_store
    connect \Y $ternary$picorv32.v:1408$1533_Y
  end
  attribute \src "picorv32.v:1468"
  cell $mux $ternary$picorv32.v:1468$1572
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \compressed_instr
    connect \Y $auto$wreduce.cc:347:run$5485 [2:0]
  end
  attribute \src "picorv32.v:1550"
  cell $mux $ternary$picorv32.v:1550$1587
    parameter \WIDTH 32
    connect \A \reg_pc
    connect \B 0
    connect \S \instr_lui
    connect \Y $ternary$picorv32.v:1550$1587_Y
  end
  attribute \src "picorv32.v:1625"
  cell $mux $ternary$picorv32.v:1625$1603
    parameter \WIDTH 32
    connect \A \decoded_imm
    connect \B { 27'000000000000000000000000000 \decoded_rs2 }
    connect \S \is_slli_srli_srai
    connect \Y $ternary$picorv32.v:1625$1603_Y
  end
  attribute \src "picorv32.v:1884"
  cell $mux $ternary$picorv32.v:1884$1698
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B \dbg_insn_rs1
    connect \S \dbg_rs1val_valid
    connect \Y $0\rvfi_rs1_addr[4:0]
  end
  attribute \src "picorv32.v:1885"
  cell $mux $ternary$picorv32.v:1885$1700
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B \dbg_insn_rs2
    connect \S \dbg_rs2val_valid
    connect \Y $0\rvfi_rs2_addr[4:0]
  end
  attribute \src "picorv32.v:1887"
  cell $mux $ternary$picorv32.v:1887$1701
    parameter \WIDTH 32
    connect \A 0
    connect \B \dbg_rs1val
    connect \S \dbg_rs1val_valid
    connect \Y $0\rvfi_rs1_rdata[31:0]
  end
  attribute \src "picorv32.v:1888"
  cell $mux $ternary$picorv32.v:1888$1702
    parameter \WIDTH 32
    connect \A 0
    connect \B \dbg_rs2val
    connect \S \dbg_rs2val_valid
    connect \Y $0\rvfi_rs2_rdata[31:0]
  end
  attribute \src "picorv32.v:1897"
  cell $mux $ternary$picorv32.v:1897$1705
    parameter \WIDTH 32
    connect \A 0
    connect \B \cpuregs_wrdata
    connect \S $reduce_bool$picorv32.v:1897$1704_Y
    connect \Y $ternary$picorv32.v:1897$1705_Y
  end
  attribute \src "picorv32.v:1913"
  cell $mux $ternary$picorv32.v:1913$1708
    parameter \WIDTH 4
    connect \A 4'1111
    connect \B 4'0000
    connect \S $reduce_bool$picorv32.v:1913$1707_Y
    connect \Y $auto$wreduce.cc:347:run$5486 [3:0]
  end
  attribute \src "picorv32.v:347"
  cell $mux $ternary$picorv32.v:347$1108
    parameter \WIDTH 32
    connect \A { \reg_op1 [31:2] 2'00 }
    connect \B { $add$picorv32.v:347$1107_Y 2'00 }
    connect \S $logic_or$picorv32.v:345$1093_Y
    connect \Y \mem_la_addr
  end
  attribute \src "picorv32.v:349"
  cell $mux $ternary$picorv32.v:349$1110
    parameter \WIDTH 32
    connect \A \mem_rdata_q
    connect \B \mem_rdata
    connect \S \mem_xfer
    connect \Y \mem_rdata_latched
  end
  attribute \src "picorv32.v:376"
  cell $mux $ternary$picorv32.v:376$1123
    parameter \WIDTH 4
    connect \A 4'0011
    connect \B 4'1100
    connect \S \reg_op1 [1]
    connect \Y $ternary$picorv32.v:376$1123_Y
  end
  attribute \src "picorv32.v:582"
  cell $mux $ternary$picorv32.v:582$1185
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'00
    connect \S $logic_or$picorv32.v:341$1074_Y
    connect \Y $procmux$4843_Y
  end
  attribute \src "picorv32.v:1229"
  cell $xor $xor$picorv32.v:1229$1469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_op1
    connect \B \reg_op2
    connect \Y $xor$picorv32.v:1229$1469_Y
  end
  cell $mem \cpuregs
    parameter \ABITS 5
    parameter \INIT 1'x
    parameter \MEMID "\\cpuregs"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 2'00
    parameter \RD_CLK_POLARITY 2'00
    parameter \RD_PORTS 2
    parameter \RD_TRANSPARENT 2'00
    parameter \SIZE 32
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PORTS 1
    connect \RD_ADDR { \decoded_rs2 \decoded_rs1 }
    connect \RD_CLK 2'xx
    connect \RD_DATA { $memrd$\cpuregs$picorv32.v:1294$1507_DATA $memrd$\cpuregs$picorv32.v:1293$1504_DATA }
    connect \RD_EN 2'xx
    connect \WR_ADDR \latched_rd
    connect \WR_CLK \clk
    connect \WR_DATA \cpuregs_wrdata
    connect \WR_EN { $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] $0$memwr$\cpuregs$picorv32.v:1287$1042_EN[31:0]$1501 [31] }
  end
  connect \dbg_mem_addr \mem_addr
  connect \dbg_mem_instr \mem_instr
  connect \dbg_mem_rdata \mem_rdata
  connect \dbg_mem_ready \mem_ready
  connect \dbg_mem_valid \mem_valid
  connect \dbg_mem_wdata \mem_wdata
  connect \dbg_mem_wstrb \mem_wstrb
  connect \do_waitirq \trace_valid
  connect \mem_rdata_latched_noshuffle \mem_rdata_latched
  connect \pcpi_insn 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  connect \pcpi_rs1 \reg_op1
  connect \pcpi_rs2 \reg_op2
  connect \q_insn_opcode \rvfi_insn
  connect \rvfi_pc_wdata \dbg_insn_addr
end
attribute \keep 1
attribute \src "rvfi_insn_check.sv:1"
module \rvfi_insn_check
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:100$896_EN[0:0]$932
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:100$901_EN[0:0]$942
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:100$906_EN[0:0]$952
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:100$911_EN[0:0]$962
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:101$897_CHECK[0:0]$933
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:101$902_CHECK[0:0]$943
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:101$907_CHECK[0:0]$953
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:101$912_CHECK[0:0]$963
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:103$898_EN[0:0]$936
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:103$903_EN[0:0]$946
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:103$908_EN[0:0]$956
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:103$913_EN[0:0]$966
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:104$899_CHECK[0:0]$937
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:104$904_CHECK[0:0]$947
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:104$909_CHECK[0:0]$957
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:104$914_CHECK[0:0]$967
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:107$900_EN[0:0]$940
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:107$905_EN[0:0]$950
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:107$910_EN[0:0]$960
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:107$915_EN[0:0]$970
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:112$916_CHECK[0:0]$971
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:112$916_EN[0:0]$972
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:84$890_CHECK[0:0]$919
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:84$890_EN[0:0]$920
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:87$891_CHECK[0:0]$921
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:87$891_EN[0:0]$922
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:90$892_CHECK[0:0]$923
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:90$892_EN[0:0]$924
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:91$893_CHECK[0:0]$925
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:92$894_CHECK[0:0]$927
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:95$895_CHECK[0:0]$929
  attribute \src "rvfi_insn_check.sv:81"
  wire $0$formal$rvfi_insn_check.sv:95$895_EN[0:0]$930
  attribute \src "rvfi_insn_check.sv:94"
  wire $logic_or$rvfi_insn_check.sv:94$981_Y
  wire $procmux$1725_Y
  wire $procmux$1726_CMP
  wire $procmux$1737_Y
  wire $procmux$1738_CMP
  wire $procmux$1749_Y
  wire $procmux$1786_Y
  wire $procmux$1788_Y
  wire $procmux$1804_Y
  wire $procmux$1806_Y
  wire $procmux$1840_Y
  wire $procmux$1843_Y
  wire $procmux$1845_Y
  wire $procmux$1888_Y
  wire $procmux$1890_Y
  wire $procmux$1906_Y
  wire $procmux$1908_Y
  wire $procmux$1942_Y
  wire $procmux$1945_Y
  wire $procmux$1947_Y
  wire $procmux$1990_Y
  wire $procmux$1992_Y
  wire $procmux$2008_Y
  wire $procmux$2010_Y
  wire $procmux$2044_Y
  wire $procmux$2047_Y
  wire $procmux$2049_Y
  wire $procmux$2092_Y
  wire $procmux$2094_Y
  wire $procmux$2110_Y
  wire $procmux$2112_Y
  wire $procmux$2146_Y
  wire $procmux$2149_Y
  wire $procmux$2151_Y
  wire $procmux$2194_Y
  wire $procmux$2196_Y
  attribute \src "rvfi_insn_check.sv:2"
  wire input 1 \clk
  attribute \src "rvfi_insn_check.sv:3"
  wire input 2 \enable
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:29"
  wire width 32 \insn
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:40"
  wire width 32 \mem_addr
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:43"
  wire width 32 \mem_rdata
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:41"
  wire width 4 \mem_rmask
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:44"
  wire width 32 \mem_wdata
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:42"
  wire width 4 \mem_wmask
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:37"
  wire width 32 \pc_rdata
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:38"
  wire width 32 \pc_wdata
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:35"
  wire width 5 \rd_addr
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:36"
  wire width 32 \rd_wdata
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:31"
  wire width 5 \rs1_addr
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:33"
  wire width 32 \rs1_rdata
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:32"
  wire width 5 \rs2_addr
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:34"
  wire width 32 \rs2_rdata
  attribute \src "rvfi_insn_check.sv:6"
  wire width 32 input 5 \rvfi_insn
  attribute \src "rvfi_insn_check.sv:16"
  wire width 32 input 15 \rvfi_mem_addr
  attribute \src "rvfi_insn_check.sv:19"
  wire width 32 input 18 \rvfi_mem_rdata
  attribute \src "rvfi_insn_check.sv:17"
  wire width 4 input 16 \rvfi_mem_rmask
  attribute \src "rvfi_insn_check.sv:20"
  wire width 32 input 19 \rvfi_mem_wdata
  attribute \src "rvfi_insn_check.sv:18"
  wire width 4 input 17 \rvfi_mem_wmask
  attribute \src "rvfi_insn_check.sv:5"
  wire width 8 input 4 \rvfi_order
  attribute \src "rvfi_insn_check.sv:14"
  wire width 32 input 13 \rvfi_pc_rdata
  attribute \src "rvfi_insn_check.sv:15"
  wire width 32 input 14 \rvfi_pc_wdata
  attribute \src "rvfi_insn_check.sv:12"
  wire width 5 input 11 \rvfi_rd_addr
  attribute \src "rvfi_insn_check.sv:13"
  wire width 32 input 12 \rvfi_rd_wdata
  attribute \src "rvfi_insn_check.sv:8"
  wire width 5 input 7 \rvfi_rs1_addr
  attribute \src "rvfi_insn_check.sv:10"
  wire width 32 input 9 \rvfi_rs1_rdata
  attribute \src "rvfi_insn_check.sv:9"
  wire width 5 input 8 \rvfi_rs2_addr
  attribute \src "rvfi_insn_check.sv:11"
  wire width 32 input 10 \rvfi_rs2_rdata
  attribute \src "rvfi_insn_check.sv:7"
  wire input 6 \rvfi_trap
  attribute \src "rvfi_insn_check.sv:4"
  wire input 3 \rvfi_valid
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:53"
  wire width 32 \spec_mem_addr
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:54"
  wire width 4 \spec_mem_rmask
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:56"
  wire width 32 \spec_mem_wdata
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:55"
  wire width 4 \spec_mem_wmask
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:52"
  wire width 32 \spec_pc_wdata
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:50"
  wire width 5 \spec_rd_addr
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:51"
  wire width 32 \spec_rd_wdata
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:48"
  wire width 5 \spec_rs1_addr
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:49"
  wire width 5 \spec_rs2_addr
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:47"
  wire \spec_trap
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:46"
  wire \spec_valid
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:30"
  wire \trap
  attribute \keep 1
  attribute \src "rvfi_insn_check.sv:28"
  wire \valid
  attribute \src "rvfi_insn_check.sv:100"
  cell $assert $assert$rvfi_insn_check.sv:100$1003
    connect \A \rvfi_mem_wmask [1]
    connect \EN $0$formal$rvfi_insn_check.sv:100$901_EN[0:0]$942
  end
  attribute \src "rvfi_insn_check.sv:100"
  cell $assert $assert$rvfi_insn_check.sv:100$1008
    connect \A \rvfi_mem_wmask [2]
    connect \EN $0$formal$rvfi_insn_check.sv:100$906_EN[0:0]$952
  end
  attribute \src "rvfi_insn_check.sv:100"
  cell $assert $assert$rvfi_insn_check.sv:100$1013
    connect \A \rvfi_mem_wmask [3]
    connect \EN $0$formal$rvfi_insn_check.sv:100$911_EN[0:0]$962
  end
  attribute \src "rvfi_insn_check.sv:100"
  cell $assert $assert$rvfi_insn_check.sv:100$998
    connect \A \rvfi_mem_wmask [0]
    connect \EN $0$formal$rvfi_insn_check.sv:100$896_EN[0:0]$932
  end
  attribute \src "rvfi_insn_check.sv:101"
  cell $assert $assert$rvfi_insn_check.sv:101$1004
    connect \A $0$formal$rvfi_insn_check.sv:101$902_CHECK[0:0]$943
    connect \EN $0$formal$rvfi_insn_check.sv:100$901_EN[0:0]$942
  end
  attribute \src "rvfi_insn_check.sv:101"
  cell $assert $assert$rvfi_insn_check.sv:101$1009
    connect \A $0$formal$rvfi_insn_check.sv:101$907_CHECK[0:0]$953
    connect \EN $0$formal$rvfi_insn_check.sv:100$906_EN[0:0]$952
  end
  attribute \src "rvfi_insn_check.sv:101"
  cell $assert $assert$rvfi_insn_check.sv:101$1014
    connect \A $0$formal$rvfi_insn_check.sv:101$912_CHECK[0:0]$963
    connect \EN $0$formal$rvfi_insn_check.sv:100$911_EN[0:0]$962
  end
  attribute \src "rvfi_insn_check.sv:101"
  cell $assert $assert$rvfi_insn_check.sv:101$999
    connect \A $0$formal$rvfi_insn_check.sv:101$897_CHECK[0:0]$933
    connect \EN $0$formal$rvfi_insn_check.sv:100$896_EN[0:0]$932
  end
  attribute \src "rvfi_insn_check.sv:103"
  cell $assert $assert$rvfi_insn_check.sv:103$1000
    connect \A \rvfi_mem_rmask [0]
    connect \EN $0$formal$rvfi_insn_check.sv:103$898_EN[0:0]$936
  end
  attribute \src "rvfi_insn_check.sv:103"
  cell $assert $assert$rvfi_insn_check.sv:103$1005
    connect \A \rvfi_mem_rmask [1]
    connect \EN $0$formal$rvfi_insn_check.sv:103$903_EN[0:0]$946
  end
  attribute \src "rvfi_insn_check.sv:103"
  cell $assert $assert$rvfi_insn_check.sv:103$1010
    connect \A \rvfi_mem_rmask [2]
    connect \EN $0$formal$rvfi_insn_check.sv:103$908_EN[0:0]$956
  end
  attribute \src "rvfi_insn_check.sv:103"
  cell $assert $assert$rvfi_insn_check.sv:103$1015
    connect \A \rvfi_mem_rmask [3]
    connect \EN $0$formal$rvfi_insn_check.sv:103$913_EN[0:0]$966
  end
  attribute \src "rvfi_insn_check.sv:104"
  cell $assert $assert$rvfi_insn_check.sv:104$1001
    connect \A $0$formal$rvfi_insn_check.sv:104$899_CHECK[0:0]$937
    connect \EN $0$formal$rvfi_insn_check.sv:103$898_EN[0:0]$936
  end
  attribute \src "rvfi_insn_check.sv:104"
  cell $assert $assert$rvfi_insn_check.sv:104$1006
    connect \A $0$formal$rvfi_insn_check.sv:104$904_CHECK[0:0]$947
    connect \EN $0$formal$rvfi_insn_check.sv:103$903_EN[0:0]$946
  end
  attribute \src "rvfi_insn_check.sv:104"
  cell $assert $assert$rvfi_insn_check.sv:104$1011
    connect \A $0$formal$rvfi_insn_check.sv:104$909_CHECK[0:0]$957
    connect \EN $0$formal$rvfi_insn_check.sv:103$908_EN[0:0]$956
  end
  attribute \src "rvfi_insn_check.sv:104"
  cell $assert $assert$rvfi_insn_check.sv:104$1016
    connect \A $0$formal$rvfi_insn_check.sv:104$914_CHECK[0:0]$967
    connect \EN $0$formal$rvfi_insn_check.sv:103$913_EN[0:0]$966
  end
  attribute \src "rvfi_insn_check.sv:107"
  cell $assert $assert$rvfi_insn_check.sv:107$1002
    connect \A \rvfi_mem_rmask [0]
    connect \EN $0$formal$rvfi_insn_check.sv:107$900_EN[0:0]$940
  end
  attribute \src "rvfi_insn_check.sv:107"
  cell $assert $assert$rvfi_insn_check.sv:107$1007
    connect \A \rvfi_mem_rmask [1]
    connect \EN $0$formal$rvfi_insn_check.sv:107$905_EN[0:0]$950
  end
  attribute \src "rvfi_insn_check.sv:107"
  cell $assert $assert$rvfi_insn_check.sv:107$1012
    connect \A \rvfi_mem_rmask [2]
    connect \EN $0$formal$rvfi_insn_check.sv:107$910_EN[0:0]$960
  end
  attribute \src "rvfi_insn_check.sv:107"
  cell $assert $assert$rvfi_insn_check.sv:107$1017
    connect \A \rvfi_mem_rmask [3]
    connect \EN $0$formal$rvfi_insn_check.sv:107$915_EN[0:0]$970
  end
  attribute \src "rvfi_insn_check.sv:112"
  cell $assert $assert$rvfi_insn_check.sv:112$1018
    connect \A $0$formal$rvfi_insn_check.sv:112$916_CHECK[0:0]$971
    connect \EN $0$formal$rvfi_insn_check.sv:112$916_EN[0:0]$972
  end
  attribute \src "rvfi_insn_check.sv:84"
  cell $assert $assert$rvfi_insn_check.sv:84$992
    connect \A $0$formal$rvfi_insn_check.sv:84$890_CHECK[0:0]$919
    connect \EN $0$formal$rvfi_insn_check.sv:84$890_EN[0:0]$920
  end
  attribute \src "rvfi_insn_check.sv:87"
  cell $assert $assert$rvfi_insn_check.sv:87$993
    connect \A $0$formal$rvfi_insn_check.sv:87$891_CHECK[0:0]$921
    connect \EN $0$formal$rvfi_insn_check.sv:87$891_EN[0:0]$922
  end
  attribute \src "rvfi_insn_check.sv:90"
  cell $assert $assert$rvfi_insn_check.sv:90$994
    connect \A $0$formal$rvfi_insn_check.sv:90$892_CHECK[0:0]$923
    connect \EN $0$formal$rvfi_insn_check.sv:90$892_EN[0:0]$924
  end
  attribute \src "rvfi_insn_check.sv:91"
  cell $assert $assert$rvfi_insn_check.sv:91$995
    connect \A $0$formal$rvfi_insn_check.sv:91$893_CHECK[0:0]$925
    connect \EN $0$formal$rvfi_insn_check.sv:90$892_EN[0:0]$924
  end
  attribute \src "rvfi_insn_check.sv:92"
  cell $assert $assert$rvfi_insn_check.sv:92$996
    connect \A $0$formal$rvfi_insn_check.sv:92$894_CHECK[0:0]$927
    connect \EN $0$formal$rvfi_insn_check.sv:90$892_EN[0:0]$924
  end
  attribute \src "rvfi_insn_check.sv:95"
  cell $assert $assert$rvfi_insn_check.sv:95$997
    connect \A $0$formal$rvfi_insn_check.sv:95$895_CHECK[0:0]$929
    connect \EN $0$formal$rvfi_insn_check.sv:95$895_EN[0:0]$930
  end
  attribute \src "rvfi_insn_check.sv:101"
  cell $eq $eq$rvfi_insn_check.sv:101$983
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \spec_mem_wdata [7:0]
    connect \B \rvfi_mem_wdata [7:0]
    connect \Y $0$formal$rvfi_insn_check.sv:101$897_CHECK[0:0]$933
  end
  attribute \src "rvfi_insn_check.sv:101"
  cell $eq $eq$rvfi_insn_check.sv:101$985
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \spec_mem_wdata [15:8]
    connect \B \rvfi_mem_wdata [15:8]
    connect \Y $0$formal$rvfi_insn_check.sv:101$902_CHECK[0:0]$943
  end
  attribute \src "rvfi_insn_check.sv:101"
  cell $eq $eq$rvfi_insn_check.sv:101$987
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \spec_mem_wdata [23:16]
    connect \B \rvfi_mem_wdata [23:16]
    connect \Y $0$formal$rvfi_insn_check.sv:101$907_CHECK[0:0]$953
  end
  attribute \src "rvfi_insn_check.sv:101"
  cell $eq $eq$rvfi_insn_check.sv:101$989
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \spec_mem_wdata [31:24]
    connect \B \rvfi_mem_wdata [31:24]
    connect \Y $0$formal$rvfi_insn_check.sv:101$912_CHECK[0:0]$963
  end
  attribute \src "rvfi_insn_check.sv:104"
  cell $eq $eq$rvfi_insn_check.sv:104$984
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \rvfi_mem_rdata [7:0]
    connect \B \rvfi_mem_wdata [7:0]
    connect \Y $0$formal$rvfi_insn_check.sv:104$899_CHECK[0:0]$937
  end
  attribute \src "rvfi_insn_check.sv:104"
  cell $eq $eq$rvfi_insn_check.sv:104$986
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \rvfi_mem_rdata [15:8]
    connect \B \rvfi_mem_wdata [15:8]
    connect \Y $0$formal$rvfi_insn_check.sv:104$904_CHECK[0:0]$947
  end
  attribute \src "rvfi_insn_check.sv:104"
  cell $eq $eq$rvfi_insn_check.sv:104$988
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \rvfi_mem_rdata [23:16]
    connect \B \rvfi_mem_wdata [23:16]
    connect \Y $0$formal$rvfi_insn_check.sv:104$909_CHECK[0:0]$957
  end
  attribute \src "rvfi_insn_check.sv:104"
  cell $eq $eq$rvfi_insn_check.sv:104$990
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \rvfi_mem_rdata [31:24]
    connect \B \rvfi_mem_wdata [31:24]
    connect \Y $0$formal$rvfi_insn_check.sv:104$914_CHECK[0:0]$967
  end
  attribute \src "rvfi_insn_check.sv:112"
  cell $eq $eq$rvfi_insn_check.sv:112$991
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spec_trap
    connect \B \rvfi_trap
    connect \Y $0$formal$rvfi_insn_check.sv:112$916_CHECK[0:0]$971
  end
  attribute \src "rvfi_insn_check.sv:84"
  cell $eq $eq$rvfi_insn_check.sv:84$974
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \spec_rs1_addr
    connect \B \rvfi_rs1_addr
    connect \Y $0$formal$rvfi_insn_check.sv:84$890_CHECK[0:0]$919
  end
  attribute \src "rvfi_insn_check.sv:87"
  cell $eq $eq$rvfi_insn_check.sv:87$976
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \spec_rs2_addr
    connect \B \rvfi_rs2_addr
    connect \Y $0$formal$rvfi_insn_check.sv:87$891_CHECK[0:0]$921
  end
  attribute \src "rvfi_insn_check.sv:90"
  cell $eq $eq$rvfi_insn_check.sv:90$978
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \spec_rd_addr
    connect \B \rvfi_rd_addr
    connect \Y $0$formal$rvfi_insn_check.sv:90$892_CHECK[0:0]$923
  end
  attribute \src "rvfi_insn_check.sv:91"
  cell $eq $eq$rvfi_insn_check.sv:91$979
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \spec_rd_wdata
    connect \B \rvfi_rd_wdata
    connect \Y $0$formal$rvfi_insn_check.sv:91$893_CHECK[0:0]$925
  end
  attribute \src "rvfi_insn_check.sv:92"
  cell $eq $eq$rvfi_insn_check.sv:92$980
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \spec_pc_wdata
    connect \B \rvfi_pc_wdata
    connect \Y $0$formal$rvfi_insn_check.sv:92$894_CHECK[0:0]$927
  end
  attribute \src "rvfi_insn_check.sv:95"
  cell $eq $eq$rvfi_insn_check.sv:95$982
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \spec_mem_addr
    connect \B \rvfi_mem_addr
    connect \Y $0$formal$rvfi_insn_check.sv:95$895_CHECK[0:0]$929
  end
  attribute \src "rvfi_insn_check.sv:28"
  cell $logic_and $logic_and$rvfi_insn_check.sv:28$917
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \B \rvfi_valid
    connect \Y \valid
  end
  attribute \src "rvfi_insn_check.sv:94"
  cell $logic_or $logic_or$rvfi_insn_check.sv:94$981
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \spec_mem_wmask
    connect \B \spec_mem_rmask
    connect \Y $logic_or$rvfi_insn_check.sv:94$981_Y
  end
  attribute \src "rvfi_insn_check.sv:83"
  cell $mux $procmux$1725
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1726_CMP
    connect \Y $procmux$1725_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$1727
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1725_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:84$890_EN[0:0]$920
  end
  attribute \src "rvfi_insn_check.sv:86"
  cell $mux $procmux$1737
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1738_CMP
    connect \Y $procmux$1737_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$1739
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1737_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:87$891_EN[0:0]$922
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$1749
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$1749_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$1751
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1749_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:90$892_EN[0:0]$924
  end
  attribute \src "rvfi_insn_check.sv:94"
  cell $mux $procmux$1786
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$rvfi_insn_check.sv:94$981_Y
    connect \Y $procmux$1786_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$1788
    parameter \WIDTH 1
    connect \A $procmux$1786_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$1788_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$1790
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1788_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:95$895_EN[0:0]$930
  end
  attribute \src "rvfi_insn_check.sv:99"
  cell $mux $procmux$1804
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \spec_mem_wmask [0]
    connect \Y $procmux$1804_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$1806
    parameter \WIDTH 1
    connect \A $procmux$1804_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$1806_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$1808
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1806_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:100$896_EN[0:0]$932
  end
  attribute \src "rvfi_insn_check.sv:102"
  cell $mux $procmux$1840
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rvfi_mem_wmask [0]
    connect \Y $procmux$1840_Y
  end
  attribute \src "rvfi_insn_check.sv:99"
  cell $mux $procmux$1843
    parameter \WIDTH 1
    connect \A $procmux$1840_Y
    connect \B 1'0
    connect \S \spec_mem_wmask [0]
    connect \Y $procmux$1843_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$1845
    parameter \WIDTH 1
    connect \A $procmux$1843_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$1845_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$1847
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1845_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:103$898_EN[0:0]$936
  end
  attribute \src "rvfi_insn_check.sv:106"
  cell $mux $procmux$1888
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \spec_mem_rmask [0]
    connect \Y $procmux$1888_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$1890
    parameter \WIDTH 1
    connect \A $procmux$1888_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$1890_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$1892
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1890_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:107$900_EN[0:0]$940
  end
  attribute \src "rvfi_insn_check.sv:99"
  cell $mux $procmux$1906
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \spec_mem_wmask [1]
    connect \Y $procmux$1906_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$1908
    parameter \WIDTH 1
    connect \A $procmux$1906_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$1908_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$1910
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1908_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:100$901_EN[0:0]$942
  end
  attribute \src "rvfi_insn_check.sv:102"
  cell $mux $procmux$1942
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rvfi_mem_wmask [1]
    connect \Y $procmux$1942_Y
  end
  attribute \src "rvfi_insn_check.sv:99"
  cell $mux $procmux$1945
    parameter \WIDTH 1
    connect \A $procmux$1942_Y
    connect \B 1'0
    connect \S \spec_mem_wmask [1]
    connect \Y $procmux$1945_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$1947
    parameter \WIDTH 1
    connect \A $procmux$1945_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$1947_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$1949
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1947_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:103$903_EN[0:0]$946
  end
  attribute \src "rvfi_insn_check.sv:106"
  cell $mux $procmux$1990
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \spec_mem_rmask [1]
    connect \Y $procmux$1990_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$1992
    parameter \WIDTH 1
    connect \A $procmux$1990_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$1992_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$1994
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1992_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:107$905_EN[0:0]$950
  end
  attribute \src "rvfi_insn_check.sv:99"
  cell $mux $procmux$2008
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \spec_mem_wmask [2]
    connect \Y $procmux$2008_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$2010
    parameter \WIDTH 1
    connect \A $procmux$2008_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$2010_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$2012
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2010_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:100$906_EN[0:0]$952
  end
  attribute \src "rvfi_insn_check.sv:102"
  cell $mux $procmux$2044
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rvfi_mem_wmask [2]
    connect \Y $procmux$2044_Y
  end
  attribute \src "rvfi_insn_check.sv:99"
  cell $mux $procmux$2047
    parameter \WIDTH 1
    connect \A $procmux$2044_Y
    connect \B 1'0
    connect \S \spec_mem_wmask [2]
    connect \Y $procmux$2047_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$2049
    parameter \WIDTH 1
    connect \A $procmux$2047_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$2049_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$2051
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2049_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:103$908_EN[0:0]$956
  end
  attribute \src "rvfi_insn_check.sv:106"
  cell $mux $procmux$2092
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \spec_mem_rmask [2]
    connect \Y $procmux$2092_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$2094
    parameter \WIDTH 1
    connect \A $procmux$2092_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$2094_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$2096
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2094_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:107$910_EN[0:0]$960
  end
  attribute \src "rvfi_insn_check.sv:99"
  cell $mux $procmux$2110
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \spec_mem_wmask [3]
    connect \Y $procmux$2110_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$2112
    parameter \WIDTH 1
    connect \A $procmux$2110_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$2112_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$2114
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2112_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:100$911_EN[0:0]$962
  end
  attribute \src "rvfi_insn_check.sv:102"
  cell $mux $procmux$2146
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rvfi_mem_wmask [3]
    connect \Y $procmux$2146_Y
  end
  attribute \src "rvfi_insn_check.sv:99"
  cell $mux $procmux$2149
    parameter \WIDTH 1
    connect \A $procmux$2146_Y
    connect \B 1'0
    connect \S \spec_mem_wmask [3]
    connect \Y $procmux$2149_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$2151
    parameter \WIDTH 1
    connect \A $procmux$2149_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$2151_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$2153
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2151_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:103$913_EN[0:0]$966
  end
  attribute \src "rvfi_insn_check.sv:106"
  cell $mux $procmux$2194
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \spec_mem_rmask [3]
    connect \Y $procmux$2194_Y
  end
  attribute \src "rvfi_insn_check.sv:89"
  cell $mux $procmux$2196
    parameter \WIDTH 1
    connect \A $procmux$2194_Y
    connect \B 1'0
    connect \S \spec_trap
    connect \Y $procmux$2196_Y
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$2198
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2196_Y
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:107$915_EN[0:0]$970
  end
  attribute \src "rvfi_insn_check.sv:82"
  cell $mux $procmux$2210
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \spec_valid
    connect \Y $0$formal$rvfi_insn_check.sv:112$916_EN[0:0]$972
  end
  attribute \src "rvfi_insn_check.sv:83"
  cell $reduce_bool $reduce_bool$rvfi_insn_check.sv:83$973
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \spec_rs1_addr
    connect \Y $procmux$1726_CMP
  end
  attribute \src "rvfi_insn_check.sv:86"
  cell $reduce_bool $reduce_bool$rvfi_insn_check.sv:86$975
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \spec_rs2_addr
    connect \Y $procmux$1738_CMP
  end
  attribute \src "rvfi_insn_check.sv:58"
  cell \rvfi_insn_sub \insn_spec
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \valid
    connect \spec_mem_addr \spec_mem_addr
    connect \spec_mem_rmask \spec_mem_rmask
    connect \spec_mem_wdata \spec_mem_wdata
    connect \spec_mem_wmask \spec_mem_wmask
    connect \spec_pc_wdata \spec_pc_wdata
    connect \spec_rd_addr \spec_rd_addr
    connect \spec_rd_wdata \spec_rd_wdata
    connect \spec_rs1_addr \spec_rs1_addr
    connect \spec_rs2_addr \spec_rs2_addr
    connect \spec_trap \spec_trap
    connect \spec_valid \spec_valid
  end
  connect \insn \rvfi_insn
  connect \mem_addr \rvfi_mem_addr
  connect \mem_rdata \rvfi_mem_rdata
  connect \mem_rmask \rvfi_mem_rmask
  connect \mem_wdata \rvfi_mem_wdata
  connect \mem_wmask \rvfi_mem_wmask
  connect \pc_rdata \rvfi_pc_rdata
  connect \pc_wdata \rvfi_pc_wdata
  connect \rd_addr \rvfi_rd_addr
  connect \rd_wdata \rvfi_rd_wdata
  connect \rs1_addr \rvfi_rs1_addr
  connect \rs1_rdata \rvfi_rs1_rdata
  connect \rs2_addr \rvfi_rs2_addr
  connect \rs2_rdata \rvfi_rs2_rdata
  connect \trap \rvfi_trap
end
attribute \src "insn_sub.v:3"
module \rvfi_insn_sub
  attribute \src "insn_sub.v:34"
  wire $eq$insn_sub.v:34$1020_Y
  attribute \src "insn_sub.v:34"
  wire $eq$insn_sub.v:34$1022_Y
  attribute \src "insn_sub.v:34"
  wire $eq$insn_sub.v:34$1024_Y
  attribute \src "insn_sub.v:34"
  wire $logic_and$insn_sub.v:34$1021_Y
  attribute \src "insn_sub.v:34"
  wire $logic_and$insn_sub.v:34$1023_Y
  attribute \src "insn_sub.v:38"
  wire $reduce_bool$insn_sub.v:38$1026_Y
  attribute \src "insn_sub.v:28"
  wire width 3 \insn_funct3
  attribute \src "insn_sub.v:25"
  wire width 7 \insn_funct7
  attribute \src "insn_sub.v:30"
  wire width 7 \insn_opcode
  attribute \src "insn_sub.v:29"
  wire width 5 \insn_rd
  attribute \src "insn_sub.v:27"
  wire width 5 \insn_rs1
  attribute \src "insn_sub.v:26"
  wire width 5 \insn_rs2
  attribute \src "insn_sub.v:33"
  wire width 32 \result
  attribute \src "insn_sub.v:5"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_sub.v:9"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_sub.v:6"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_sub.v:7"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_sub.v:8"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_sub.v:4"
  wire input 1 \rvfi_valid
  attribute \src "insn_sub.v:18"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_sub.v:19"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_sub.v:21"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_sub.v:20"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_sub.v:17"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_sub.v:15"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_sub.v:16"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_sub.v:13"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_sub.v:14"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_sub.v:12"
  wire output 8 \spec_trap
  attribute \src "insn_sub.v:11"
  wire output 7 \spec_valid
  attribute \src "insn_sub.v:39"
  cell $add $add$insn_sub.v:39$1028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_sub.v:34"
  cell $eq $eq$insn_sub.v:34$1020
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \B 6'100000
    connect \Y $eq$insn_sub.v:34$1020_Y
  end
  attribute \src "insn_sub.v:34"
  cell $logic_not $eq$insn_sub.v:34$1022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \Y $eq$insn_sub.v:34$1022_Y
  end
  attribute \src "insn_sub.v:34"
  cell $eq $eq$insn_sub.v:34$1024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_sub.v:34$1024_Y
  end
  attribute \src "insn_sub.v:34"
  cell $logic_and $logic_and$insn_sub.v:34$1021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_sub.v:34$1020_Y
    connect \Y $logic_and$insn_sub.v:34$1021_Y
  end
  attribute \src "insn_sub.v:34"
  cell $logic_and $logic_and$insn_sub.v:34$1023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sub.v:34$1021_Y
    connect \B $eq$insn_sub.v:34$1022_Y
    connect \Y $logic_and$insn_sub.v:34$1023_Y
  end
  attribute \src "insn_sub.v:34"
  cell $logic_and $logic_and$insn_sub.v:34$1025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sub.v:34$1023_Y
    connect \B $eq$insn_sub.v:34$1024_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_sub.v:38"
  cell $reduce_bool $reduce_bool$insn_sub.v:38$1026
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_sub.v:38$1026_Y
  end
  attribute \src "insn_sub.v:33"
  cell $sub $sub$insn_sub.v:33$1019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \result
  end
  attribute \src "insn_sub.v:38"
  cell $mux $ternary$insn_sub.v:38$1027
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_sub.v:38$1026_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \keep 1
attribute \top 1
attribute \src "insncheck.sv:1"
module \testbench
  attribute \src "insncheck.sv:22"
  wire width 8 $0\cycle[7:0]
  attribute \src "insncheck.sv:22"
  wire $0\enable[0:0]
  wire width 8 $add$insncheck.sv:24$877_Y
  attribute \src "insncheck.sv:23"
  wire width 8 $not$insncheck.sv:23$875_Y
  wire $procmux$2217_CMP
  attribute \src "insncheck.sv:2"
  wire input 1 \clk
  attribute \init 8'00000000
  attribute \src "insncheck.sv:20"
  wire width 8 \cycle
  attribute \init 1'0
  attribute \src "insncheck.sv:19"
  wire \enable
  attribute \src "insncheck.sv:6"
  wire width 32 output 5 \mem_addr
  attribute \src "insncheck.sv:5"
  wire output 4 \mem_instr
  attribute \src "insncheck.sv:9"
  wire width 32 input 8 \mem_rdata
  attribute \src "insncheck.sv:3"
  wire input 2 \mem_ready
  attribute \src "insncheck.sv:4"
  wire output 3 \mem_valid
  attribute \src "insncheck.sv:7"
  wire width 32 output 6 \mem_wdata
  attribute \src "insncheck.sv:8"
  wire width 4 output 7 \mem_wstrb
  attribute \init 1'0
  attribute \src "insncheck.sv:13"
  wire \resetn
  attribute \src "insncheck.sv:11"
  wire width 32 \rvfi_insn
  attribute \src "insncheck.sv:11"
  wire width 32 \rvfi_mem_addr
  attribute \src "insncheck.sv:11"
  wire width 32 \rvfi_mem_rdata
  attribute \src "insncheck.sv:11"
  wire width 4 \rvfi_mem_rmask
  attribute \src "insncheck.sv:11"
  wire width 32 \rvfi_mem_wdata
  attribute \src "insncheck.sv:11"
  wire width 4 \rvfi_mem_wmask
  attribute \src "insncheck.sv:11"
  wire width 8 \rvfi_order
  attribute \src "insncheck.sv:11"
  wire width 32 \rvfi_pc_rdata
  attribute \src "insncheck.sv:11"
  wire width 32 \rvfi_pc_wdata
  attribute \src "insncheck.sv:11"
  wire width 5 \rvfi_rd_addr
  attribute \src "insncheck.sv:11"
  wire width 32 \rvfi_rd_wdata
  attribute \src "insncheck.sv:11"
  wire width 5 \rvfi_rs1_addr
  attribute \src "insncheck.sv:11"
  wire width 32 \rvfi_rs1_rdata
  attribute \src "insncheck.sv:11"
  wire width 5 \rvfi_rs2_addr
  attribute \src "insncheck.sv:11"
  wire width 32 \rvfi_rs2_rdata
  attribute \src "insncheck.sv:11"
  wire \rvfi_trap
  attribute \src "insncheck.sv:11"
  wire \rvfi_valid
  attribute \src "insncheck.sv:14"
  attribute \unused_bits "0"
  wire \trap
  attribute \src "insncheck.sv:24"
  cell $add $add$insncheck.sv:24$877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \cycle
    connect \B 1'1
    connect \Y $add$insncheck.sv:24$877_Y
  end
  attribute \src "insncheck.sv:25"
  cell $eq $eq$insncheck.sv:25$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 4'1010
    connect \Y $0\enable[0:0]
  end
  attribute \src "insncheck.sv:23"
  cell $not $not$insncheck.sv:23$875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \cycle
    connect \Y $not$insncheck.sv:23$875_Y
  end
  attribute \src "insncheck.sv:22"
  cell $dff $procdff$5264
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\enable[0:0]
    connect \Q \enable
  end
  attribute \src "insncheck.sv:22"
  cell $dff $procdff$5265
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\cycle[7:0]
    connect \Q \cycle
  end
  attribute \src "insncheck.sv:16"
  cell $dff $procdff$5266
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \Q \resetn
  end
  attribute \src "insncheck.sv:23"
  cell $mux $procmux$2216
    parameter \WIDTH 8
    connect \A \cycle
    connect \B $add$insncheck.sv:24$877_Y
    connect \S $procmux$2217_CMP
    connect \Y $0\cycle[7:0]
  end
  attribute \src "insncheck.sv:23"
  cell $reduce_bool $reduce_bool$insncheck.sv:23$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $not$insncheck.sv:23$875_Y
    connect \Y $procmux$2217_CMP
  end
  attribute \src "insncheck.sv:28"
  cell \rvfi_insn_check \checker_inst
    connect \clk \clk
    connect \enable \enable
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_addr \rvfi_mem_addr
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_mem_rmask \rvfi_mem_rmask
    connect \rvfi_mem_wdata \rvfi_mem_wdata
    connect \rvfi_mem_wmask \rvfi_mem_wmask
    connect \rvfi_order \rvfi_order
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_pc_wdata \rvfi_pc_wdata
    connect \rvfi_rd_addr \rvfi_rd_addr
    connect \rvfi_rd_wdata \rvfi_rd_wdata
    connect \rvfi_rs1_addr \rvfi_rs1_addr
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_addr \rvfi_rs2_addr
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_trap \rvfi_trap
    connect \rvfi_valid \rvfi_valid
  end
  attribute \src "insncheck.sv:34"
  cell $paramod\picorv32\BARREL_SHIFTER=1\COMPRESSED_ISA=0 \uut
    connect \clk \clk
    connect \mem_addr \mem_addr
    connect \mem_instr \mem_instr
    connect \mem_rdata \mem_rdata
    connect \mem_ready \mem_ready
    connect \mem_valid \mem_valid
    connect \mem_wdata \mem_wdata
    connect \mem_wstrb \mem_wstrb
    connect \resetn \resetn
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_addr \rvfi_mem_addr
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_mem_rmask \rvfi_mem_rmask
    connect \rvfi_mem_wdata \rvfi_mem_wdata
    connect \rvfi_mem_wmask \rvfi_mem_wmask
    connect \rvfi_order \rvfi_order
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_pc_wdata \rvfi_pc_wdata
    connect \rvfi_rd_addr \rvfi_rd_addr
    connect \rvfi_rd_wdata \rvfi_rd_wdata
    connect \rvfi_rs1_addr \rvfi_rs1_addr
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_addr \rvfi_rs2_addr
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_trap \rvfi_trap
    connect \rvfi_valid \rvfi_valid
    connect \trap \trap
  end
end
