#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000203cca97180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000203cca7e1c0 .scope module, "tb_adsr_filter" "tb_adsr_filter" 3 3;
 .timescale -9 -12;
P_00000203cca9ce10 .param/l "BITS" 1 3 9, +C4<00000000000000000000000000001000>;
P_00000203cca9ce48 .param/l "CLK_PERIOD" 1 3 8, +C4<00000000000000000000000000010100>;
P_00000203cca9ce80 .param/l "IMG_H" 1 3 11, +C4<00000000000000000000000111100000>;
P_00000203cca9ceb8 .param/l "IMG_W" 1 3 10, +C4<00000000000000000000001010000000>;
P_00000203cca9cef0 .param/l "S_ATTACK" 1 3 59, C4<001>;
P_00000203cca9cf28 .param/l "S_DECAY" 1 3 60, C4<010>;
P_00000203cca9cf60 .param/l "S_IDLE" 1 3 58, C4<000>;
P_00000203cca9cf98 .param/l "S_RELEASE" 1 3 62, C4<100>;
P_00000203cca9cfd0 .param/l "S_SUSTAIN" 1 3 61, C4<011>;
v00000203ccafcaf0_0 .var "BPM_estimate", 7 0;
v00000203ccafc550_0 .net "bpm_brightness_gain", 7 0, v00000203cca8c3f0_0;  1 drivers
v00000203ccafc370_0 .net "bpm_brightness_mult", 23 0, v00000203cca8c0d0_0;  1 drivers
v00000203ccafc7d0_0 .net "brightness_gain", 7 0, v00000203cca8bb30_0;  1 drivers
v00000203ccafc2d0_0 .var "clk", 0 0;
v00000203ccafc910_0 .var/i "cycle", 31 0;
v00000203ccafc190_0 .net "env_brightness_gain", 7 0, v00000203cca8bdb0_0;  1 drivers
v00000203ccafd950_0 .var "filter_enable", 0 0;
v00000203ccafcc30_0 .var/i "frame", 31 0;
v00000203ccafd090_0 .var/i "i", 31 0;
v00000203ccafca50_0 .var/i "max_cycles", 31 0;
v00000203ccafc5f0_0 .net "module_ready", 0 0, L_00000203cca6f6a0;  1 drivers
v00000203ccafd3b0_0 .var "output_ready", 0 0;
v00000203ccafc410_0 .var/i "pgm_file", 31 0;
v00000203ccafd9f0_0 .var "pix_in", 7 0;
v00000203ccafccd0_0 .net "pix_out", 7 0, v00000203ccafdbd0_0;  1 drivers
v00000203ccafda90_0 .var/i "pixel_samples", 31 0;
v00000203ccafceb0_0 .var "pulse_amplitude", 7 0;
v00000203ccafdf90_0 .var "reset", 0 0;
v00000203ccafc9b0_0 .var/i "tick_count", 31 0;
v00000203ccafcf50_0 .var "valid_in", 0 0;
v00000203ccafd1d0_0 .net "valid_out", 0 0, v00000203ccafcb90_0;  1 drivers
v00000203ccafd130_0 .var/i "x", 31 0;
v00000203ccafd6d0_0 .var/i "y", 31 0;
S_00000203cca9bd40 .scope module, "dut" "adsr_filter" 3 32, 4 10 0, S_00000203cca7e1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "pix_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 1 "output_ready";
    .port_info 5 /OUTPUT 1 "module_ready";
    .port_info 6 /OUTPUT 8 "pix_out";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "filter_enable";
    .port_info 9 /INPUT 8 "BPM_estimate";
    .port_info 10 /INPUT 8 "pulse_amplitude";
    .port_info 11 /OUTPUT 8 "bpm_brightness_gain";
    .port_info 12 /OUTPUT 8 "env_brightness_gain";
    .port_info 13 /OUTPUT 24 "bpm_brightness_mult";
    .port_info 14 /OUTPUT 8 "brightness_gain";
P_00000203cca4a7a0 .param/l "ATTACK" 0 4 11, +C4<00000000000000000000000000000010>;
P_00000203cca4a7d8 .param/l "BITS" 0 4 17, +C4<00000000000000000000000000001000>;
P_00000203cca4a810 .param/l "DECAY" 0 4 12, +C4<00000000000000000000000000000010>;
P_00000203cca4a848 .param/l "IMAGE_HEIGHT" 0 4 19, +C4<00000000000000000000000111100000>;
P_00000203cca4a880 .param/l "IMAGE_WIDTH" 0 4 18, +C4<00000000000000000000001010000000>;
P_00000203cca4a8b8 .param/l "MAX_BPM" 0 4 16, +C4<00000000000000000000000011001000>;
P_00000203cca4a8f0 .param/l "MIN_BPM" 0 4 15, +C4<00000000000000000000000000101000>;
P_00000203cca4a928 .param/l "RELEASE" 0 4 14, +C4<00000000000000000000000000000010>;
P_00000203cca4a960 .param/l "STEP_SIZE" 0 4 20, +C4<00000000000000000000000101000111>;
P_00000203cca4a998 .param/l "SUSTAIN" 0 4 13, +C4<00000000000000000000000000000010>;
P_00000203cca4a9d0 .param/l "TICK_DIV" 1 4 173, +C4<00000000000000110000110101000000>;
enum00000203cca75900 .enum4 (3)
   "S_IDLE" 3'b000,
   "S_ATTACK" 3'b001,
   "S_DECAY" 3'b010,
   "S_SUSTAIN" 3'b011,
   "S_RELEASE" 3'b100
 ;
L_00000203cca6f6a0 .functor BUFZ 1, v00000203ccafd3b0_0, C4<0>, C4<0>, C4<0>;
v00000203cca8c170_0 .net "BPM_estimate", 7 0, v00000203ccafcaf0_0;  1 drivers
L_00000203ccafee20 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203cca8c490_0 .net *"_ivl_11", 23 0, L_00000203ccafee20;  1 drivers
v00000203cca8b8b0_0 .net *"_ivl_12", 31 0, L_00000203ccafd310;  1 drivers
L_00000203ccafee68 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000203cca8bbd0_0 .net *"_ivl_15", 23 0, L_00000203ccafee68;  1 drivers
v00000203cca8c530_0 .net *"_ivl_4", 6 0, L_00000203ccafd270;  1 drivers
L_00000203ccafedd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203cca8c350_0 .net *"_ivl_6", 0 0, L_00000203ccafedd8;  1 drivers
v00000203cca8be50_0 .net *"_ivl_8", 31 0, L_00000203ccafdef0;  1 drivers
v00000203cca8c030_0 .var "adsr_counter", 15 0;
v00000203cca8c3f0_0 .var "bpm_brightness_gain", 7 0;
v00000203cca8c0d0_0 .var "bpm_brightness_mult", 23 0;
v00000203cca8bb30_0 .var "brightness_gain", 7 0;
v00000203cca8c5d0_0 .var "brightness_gain_temp", 7 0;
v00000203cca8c210_0 .net "clk", 0 0, v00000203ccafc2d0_0;  1 drivers
v00000203cca8bef0_0 .var/s "cx", 15 0;
v00000203cca8b810_0 .var/s "cy", 15 0;
v00000203cca8b6d0_0 .var "decay_target", 7 0;
v00000203cca8bc70_0 .var "diff", 31 0;
v00000203cca8b950_0 .var "dist_sq", 31 0;
v00000203cca8bd10_0 .var/s "dx", 15 0;
v00000203cca8c2b0_0 .var/s "dy", 15 0;
v00000203cca8bdb0_0 .var "env_brightness_gain", 7 0;
v00000203cca8bf90_0 .var "env_gain", 15 0;
v00000203ccafce10_0 .net "filter_enable", 0 0, v00000203ccafd950_0;  1 drivers
v00000203ccafdb30_0 .net "module_ready", 0 0, L_00000203cca6f6a0;  alias, 1 drivers
v00000203ccafc0f0_0 .var "next_state", 2 0;
v00000203ccafd4f0_0 .net "output_ready", 0 0, v00000203ccafd3b0_0;  1 drivers
v00000203ccafc690_0 .net "pix_in", 7 0, v00000203ccafd9f0_0;  1 drivers
v00000203ccafdbd0_0 .var "pix_out", 7 0;
v00000203ccafd590_0 .var "pixel_x", 9 0;
v00000203ccafc870_0 .var "pixel_y", 8 0;
v00000203ccafcd70_0 .net "pulse_amplitude", 7 0, v00000203ccafceb0_0;  1 drivers
v00000203ccafde50_0 .net "radius", 7 0, L_00000203ccafdc70;  1 drivers
v00000203ccafd8b0_0 .net "radius_sq", 31 0, L_00000203ccafd630;  1 drivers
v00000203ccafddb0_0 .net "reset", 0 0, v00000203ccafdf90_0;  1 drivers
v00000203ccafc4b0_0 .var "state", 2 0;
v00000203ccafc730_0 .var "tick_4ms", 0 0;
v00000203ccafcff0_0 .var "tick_cnt", 17 0;
v00000203ccafd450_0 .net "valid_in", 0 0, v00000203ccafcf50_0;  1 drivers
v00000203ccafcb90_0 .var "valid_out", 0 0;
E_00000203cca99740 .event posedge, v00000203ccafddb0_0, v00000203cca8c210_0;
E_00000203cca98ec0 .event anyedge, v00000203ccafc4b0_0, v00000203ccafd450_0, v00000203ccafce10_0, v00000203cca8c030_0;
L_00000203ccafd270 .part v00000203ccafceb0_0, 1, 7;
L_00000203ccafdc70 .concat [ 7 1 0 0], L_00000203ccafd270, L_00000203ccafedd8;
L_00000203ccafdef0 .concat [ 8 24 0 0], L_00000203ccafdc70, L_00000203ccafee20;
L_00000203ccafd310 .concat [ 8 24 0 0], L_00000203ccafdc70, L_00000203ccafee68;
L_00000203ccafd630 .arith/mult 32, L_00000203ccafdef0, L_00000203ccafd310;
S_00000203cca9bed0 .scope task, "print_state_debug" "print_state_debug" 3 73, 3 73 0, S_00000203cca7e1c0;
 .timescale -9 -12;
v00000203ccafdd10_0 .var "s", 2 0;
TD_tb_adsr_filter.print_state_debug ;
    %vpi_call/w 3 74 "$display", "\012[DEBUG] ADSR State %0d", v00000203ccafdd10_0 {0 0 0};
    %vpi_call/w 3 75 "$display", "  state                : %0d", v00000203ccafc4b0_0 {0 0 0};
    %vpi_call/w 3 76 "$display", "  adsr_counter         : %0d", v00000203cca8c030_0 {0 0 0};
    %vpi_call/w 3 77 "$display", "  env_gain             : %0d", v00000203cca8bf90_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "  bpm_brightness_mult  : %0d", v00000203cca8c0d0_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "  bpm_brightness_gain  : %0d", v00000203cca8c3f0_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "  env_brightness_gain  : %0d", v00000203cca8bdb0_0 {0 0 0};
    %vpi_call/w 3 81 "$display", "  brightness_gain_temp : %0d", v00000203cca8c5d0_0 {0 0 0};
    %vpi_call/w 3 82 "$display", "  brightness_gain      : %0d", v00000203cca8bb30_0 {0 0 0};
    %vpi_call/w 3 83 "$display", "  pix_in               : %0d", v00000203ccafd9f0_0 {0 0 0};
    %vpi_call/w 3 84 "$display", "  pix_out              : %0d", v00000203ccafccd0_0 {0 0 0};
    %vpi_call/w 3 85 "$display", "  pixel_x              : %0d", v00000203ccafd590_0 {0 0 0};
    %vpi_call/w 3 86 "$display", "  pixel_y              : %0d", v00000203ccafc870_0 {0 0 0};
    %vpi_call/w 3 87 "$display", "  dist_sq              : %0d", v00000203cca8b950_0 {0 0 0};
    %vpi_call/w 3 88 "$display", "  diff                 : %0d", v00000203cca8bc70_0 {0 0 0};
    %vpi_call/w 3 89 "$display", "  radius_sq            : %0d", v00000203ccafd8b0_0 {0 0 0};
    %vpi_call/w 3 90 "$display", "  cx                   : %0d", v00000203cca8bef0_0 {0 0 0};
    %vpi_call/w 3 91 "$display", "  cy                   : %0d", v00000203cca8b810_0 {0 0 0};
    %end;
S_00000203cc776780 .scope task, "write_adsr_image_pgm" "write_adsr_image_pgm" 3 97, 3 97 0, S_00000203cca7e1c0;
 .timescale -9 -12;
v00000203ccafd810_0 .var/str "filename";
E_00000203cca99900 .event posedge, v00000203cca8c210_0;
TD_tb_adsr_filter.write_adsr_image_pgm ;
    %vpi_func 3 98 "$fopen" 32, v00000203ccafd810_0, "w" {0 0 0};
    %store/vec4 v00000203ccafc410_0, 0, 32;
    %vpi_call/w 3 99 "$fdisplay", v00000203ccafc410_0, "P2" {0 0 0};
    %vpi_call/w 3 100 "$fdisplay", v00000203ccafc410_0, "# Image for %s", v00000203ccafd810_0 {0 0 0};
    %vpi_call/w 3 101 "$fdisplay", v00000203ccafc410_0, "%0d %0d", P_00000203cca9ceb8, P_00000203cca9ce80 {0 0 0};
    %vpi_call/w 3 102 "$fdisplay", v00000203ccafc410_0, "255" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203ccafd6d0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000203ccafd6d0_0;
    %cmpi/s 480, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203ccafd130_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000203ccafd130_0;
    %cmpi/s 640, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v00000203ccafd9f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafcf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafd3b0_0, 0, 1;
    %wait E_00000203cca99900;
    %delay 1000, 0;
    %vpi_call/w 3 111 "$fwrite", v00000203ccafc410_0, "%0d ", v00000203ccafccd0_0 {0 0 0};
    %load/vec4 v00000203ccafd130_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203ccafd130_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call/w 3 113 "$fwrite", v00000203ccafc410_0, "\012" {0 0 0};
    %load/vec4 v00000203ccafd6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203ccafd6d0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call/w 3 116 "$fclose", v00000203ccafc410_0 {0 0 0};
    %vpi_call/w 3 117 "$display", "[PGM] Wrote %s", v00000203ccafd810_0 {0 0 0};
    %end;
    .scope S_00000203cca9bd40;
T_2 ;
    %pushi/vec4 320, 0, 16;
    %store/vec4 v00000203cca8bef0_0, 0, 16;
    %pushi/vec4 240, 0, 16;
    %store/vec4 v00000203cca8b810_0, 0, 16;
    %end;
    .thread T_2, $init;
    .scope S_00000203cca9bd40;
T_3 ;
    %wait E_00000203cca99740;
    %load/vec4 v00000203ccafddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000203ccafd590_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000203ccafc870_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000203ccafd450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000203ccafd590_0;
    %pad/u 32;
    %cmpi/e 639, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000203ccafd590_0, 0;
    %load/vec4 v00000203ccafc870_0;
    %pad/u 32;
    %cmpi/e 479, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000203ccafc870_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v00000203ccafc870_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000203ccafc870_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000203ccafd590_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000203ccafd590_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000203cca9bd40;
T_4 ;
    %wait E_00000203cca99740;
    %load/vec4 v00000203ccafddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000203cca8bd10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000203cca8c2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203cca8b950_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000203ccafd450_0;
    %load/vec4 v00000203ccafce10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000203ccafd590_0;
    %pad/s 16;
    %load/vec4 v00000203cca8bef0_0;
    %sub;
    %assign/vec4 v00000203cca8bd10_0, 0;
    %load/vec4 v00000203ccafc870_0;
    %pad/s 16;
    %load/vec4 v00000203cca8b810_0;
    %sub;
    %assign/vec4 v00000203cca8c2b0_0, 0;
    %load/vec4 v00000203cca8bd10_0;
    %pad/s 32;
    %load/vec4 v00000203cca8bd10_0;
    %pad/s 32;
    %mul;
    %load/vec4 v00000203cca8c2b0_0;
    %pad/s 32;
    %load/vec4 v00000203cca8c2b0_0;
    %pad/s 32;
    %mul;
    %add;
    %assign/vec4 v00000203cca8b950_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000203cca9bd40;
T_5 ;
    %wait E_00000203cca99740;
    %load/vec4 v00000203ccafddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000203cca8c0d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203cca8c3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203cca8bdb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000203ccafd450_0;
    %load/vec4 v00000203ccafce10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000203cca8c170_0;
    %pad/u 32;
    %muli 327, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 24;
    %assign/vec4 v00000203cca8c0d0_0, 0;
    %load/vec4 v00000203cca8c0d0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v00000203cca8c0d0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v00000203cca8c3f0_0, 0;
    %load/vec4 v00000203cca8bf90_0;
    %load/vec4 v00000203cca8c3f0_0;
    %pad/u 16;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v00000203cca8bdb0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000203cca9bd40;
T_6 ;
    %wait E_00000203cca99740;
    %load/vec4 v00000203ccafddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203cca8c5d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000203ccafd450_0;
    %load/vec4 v00000203ccafce10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000203ccafd8b0_0;
    %load/vec4 v00000203cca8b950_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203cca8c5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203cca8bc70_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000203ccafd8b0_0;
    %load/vec4 v00000203cca8b950_0;
    %sub;
    %assign/vec4 v00000203cca8bc70_0, 0;
    %load/vec4 v00000203cca8bc70_0;
    %load/vec4 v00000203cca8bdb0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v00000203ccafd8b0_0;
    %div;
    %pad/u 8;
    %assign/vec4 v00000203cca8c5d0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000203cca9bd40;
T_7 ;
    %wait E_00000203cca99740;
    %load/vec4 v00000203ccafddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203ccafdbd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203cca8bb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203ccafcb90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000203ccafd450_0;
    %load/vec4 v00000203ccafd4f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000203cca8c5d0_0;
    %assign/vec4 v00000203cca8bb30_0, 0;
    %load/vec4 v00000203ccafce10_0;
    %load/vec4 v00000203cca8c5d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000203ccafc690_0;
    %load/vec4 v00000203cca8c5d0_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000203ccafdbd0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000203ccafc690_0;
    %assign/vec4 v00000203ccafdbd0_0, 0;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203ccafcb90_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203ccafcb90_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000203cca9bd40;
T_8 ;
    %wait E_00000203cca99740;
    %load/vec4 v00000203ccafddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v00000203ccafcff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203ccafc730_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000203ccafcff0_0;
    %pad/u 32;
    %cmpi/e 199999, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v00000203ccafcff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203ccafc730_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000203ccafcff0_0;
    %addi 1, 0, 18;
    %assign/vec4 v00000203ccafcff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203ccafc730_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000203cca9bd40;
T_9 ;
Ewait_0 .event/or E_00000203cca98ec0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000203ccafc4b0_0;
    %store/vec4 v00000203ccafc0f0_0, 0, 3;
    %load/vec4 v00000203ccafc4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203ccafc0f0_0, 0, 3;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v00000203ccafd450_0;
    %load/vec4 v00000203ccafce10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000203ccafc0f0_0, 0, 3;
T_9.7 ;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000203ccafc0f0_0, 0, 3;
T_9.9 ;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000203ccafc0f0_0, 0, 3;
T_9.11 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000203ccafc0f0_0, 0, 3;
T_9.13 ;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000203ccafc0f0_0, 0, 3;
T_9.15 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000203cca9bd40;
T_10 ;
    %wait E_00000203cca99740;
    %load/vec4 v00000203ccafddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000203ccafc4b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000203ccafc730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000203ccafc0f0_0;
    %assign/vec4 v00000203ccafc4b0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000203cca9bd40;
T_11 ;
    %wait E_00000203cca99740;
    %load/vec4 v00000203ccafddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000203cca8c030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000203cca8bf90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203cca8b6d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000203ccafc730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000203ccafc4b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000203cca8bf90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000203cca8c030_0, 0;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v00000203cca8c030_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000203cca8c030_0, 0;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %muli 255, 0, 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %pad/u 16;
    %assign/vec4 v00000203cca8bf90_0, 0;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000203cca8c030_0, 0;
    %load/vec4 v00000203cca8bf90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 8;
    %assign/vec4 v00000203cca8b6d0_0, 0;
T_11.10 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v00000203cca8c030_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000203cca8c030_0, 0;
    %load/vec4 v00000203cca8bf90_0;
    %pad/u 32;
    %load/vec4 v00000203cca8bf90_0;
    %pad/u 32;
    %load/vec4 v00000203cca8b6d0_0;
    %pad/u 32;
    %sub;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %sub;
    %pad/u 16;
    %assign/vec4 v00000203cca8bf90_0, 0;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000203cca8c030_0, 0;
T_11.12 ;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v00000203cca8c030_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000203cca8c030_0, 0;
    %load/vec4 v00000203cca8b6d0_0;
    %pad/u 16;
    %assign/vec4 v00000203cca8bf90_0, 0;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000203cca8c030_0, 0;
T_11.14 ;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v00000203cca8c030_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000203cca8c030_0, 0;
    %load/vec4 v00000203cca8bf90_0;
    %pad/u 32;
    %load/vec4 v00000203cca8bf90_0;
    %pad/u 32;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %sub;
    %pad/u 16;
    %assign/vec4 v00000203cca8bf90_0, 0;
    %load/vec4 v00000203cca8c030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000203cca8c030_0, 0;
T_11.16 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000203cca7e1c0;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v00000203ccafc2d0_0;
    %inv;
    %store/vec4 v00000203ccafc2d0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_00000203cca7e1c0;
T_13 ;
    %vpi_call/w 3 124 "$display", "=== Starting ADSR Filter Testbench ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafc2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafdf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafcf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafd3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafd950_0, 0, 1;
    %pushi/vec4 120, 0, 8;
    %store/vec4 v00000203ccafcaf0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v00000203ccafceb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203ccafd9f0_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafdf90_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000203cca99900;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 141 "$display", "\012=== TEST 1: Pass-through (filter_enable=0) ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203ccafd090_0, 0, 32;
T_13.2 ;
    %load/vec4 v00000203ccafd090_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_13.3, 5;
    %load/vec4 v00000203ccafd090_0;
    %pad/s 8;
    %store/vec4 v00000203ccafd9f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafcf50_0, 0, 1;
    %wait E_00000203cca99900;
    %vpi_call/w 3 146 "$display", "pix_in=%0d  pix_out=%0d  valid_out=%0b", v00000203ccafd9f0_0, v00000203ccafccd0_0, v00000203ccafd1d0_0 {0 0 0};
    %load/vec4 v00000203ccafd090_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203ccafd090_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafcf50_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 154 "$display", "\012=== TEST 2: Pixel X/Y Counter Verification ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafdf90_0, 0, 1;
    %wait E_00000203cca99900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafdf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafd950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafcf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafd3b0_0, 0, 1;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v00000203ccafd9f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203ccafda90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203ccafcc30_0, 0, 32;
T_13.4 ;
    %load/vec4 v00000203ccafcc30_0;
    %cmpi/s 307200, 0, 32;
    %jmp/0xz T_13.5, 5;
    %wait E_00000203cca99900;
    %load/vec4 v00000203ccafcc30_0;
    %pushi/vec4 51200, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000203ccafda90_0;
    %cmpi/s 6, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %vpi_call/w 3 165 "$display", "[PIXEL SAMPLE %0d] pixel_x=%0d  pixel_y=%0d  pix_out=%0d", v00000203ccafda90_0, v00000203ccafd590_0, v00000203ccafc870_0, v00000203ccafccd0_0 {0 0 0};
    %load/vec4 v00000203ccafda90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203ccafda90_0, 0, 32;
T_13.6 ;
    %load/vec4 v00000203ccafcc30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203ccafcc30_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafcf50_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 176 "$display", "\012=== TEST 3: Pixel Output Test (60 ms, 4 ms ticks, center pixel) ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafdf90_0, 0, 1;
    %wait E_00000203cca99900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafdf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafd950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafcf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203ccafd3b0_0, 0, 1;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v00000203ccafd9f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203ccafc9b0_0, 0, 32;
    %pushi/vec4 3000000, 0, 32;
    %store/vec4 v00000203ccafca50_0, 0, 32;
    %pushi/vec4 320, 0, 10;
    %store/vec4 v00000203ccafd590_0, 0, 10;
    %pushi/vec4 240, 0, 9;
    %store/vec4 v00000203ccafc870_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203ccafc910_0, 0, 32;
T_13.8 ;
    %load/vec4 v00000203ccafc910_0;
    %load/vec4 v00000203ccafca50_0;
    %cmp/s;
    %jmp/0xz T_13.9, 5;
    %wait E_00000203cca99900;
    %load/vec4 v00000203ccafc730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v00000203ccafc9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203ccafc9b0_0, 0, 32;
    %load/vec4 v00000203ccafc4b0_0;
    %store/vec4 v00000203ccafdd10_0, 0, 3;
    %fork TD_tb_adsr_filter.print_state_debug, S_00000203cca9bed0;
    %join;
    %load/vec4 v00000203ccafc4b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.17;
T_13.12 ;
    %pushi/str "adsr_attack.pgm";
    %store/str v00000203ccafd810_0;
    %fork TD_tb_adsr_filter.write_adsr_image_pgm, S_00000203cc776780;
    %join;
    %jmp T_13.17;
T_13.13 ;
    %pushi/str "adsr_decay.pgm";
    %store/str v00000203ccafd810_0;
    %fork TD_tb_adsr_filter.write_adsr_image_pgm, S_00000203cc776780;
    %join;
    %jmp T_13.17;
T_13.14 ;
    %pushi/str "adsr_sustain.pgm";
    %store/str v00000203ccafd810_0;
    %fork TD_tb_adsr_filter.write_adsr_image_pgm, S_00000203cc776780;
    %join;
    %jmp T_13.17;
T_13.15 ;
    %pushi/str "adsr_release.pgm";
    %store/str v00000203ccafd810_0;
    %fork TD_tb_adsr_filter.write_adsr_image_pgm, S_00000203cc776780;
    %join;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
T_13.10 ;
    %load/vec4 v00000203ccafc910_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203ccafc910_0, 0, 32;
    %jmp T_13.8;
T_13.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafcf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203ccafd950_0, 0, 1;
    %vpi_call/w 3 208 "$display", "\012=== Simulation Complete ===" {0 0 0};
    %vpi_call/w 3 209 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000203cca7e1c0;
T_14 ;
    %vpi_call/w 3 216 "$dumpfile", "adsr_filter_tb.vcd" {0 0 0};
    %vpi_call/w 3 217 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000203cca7e1c0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\adsr_filter_tb.sv";
    ".\adsr_filter.sv";
