<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SPI.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SCLK_CE_GEN_tbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCLK_CE_GEN_tbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SPI_MASTER_MODULE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SPI_MASTER_MODULE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SPI_MASTER_MODULE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SPI_MASTER_MODULE.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_MODULE.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPI_MASTER_MODULE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SPI_MASTER_MODULE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SPI_MASTER_MODULE.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SPI_MASTER_MODULE_TX.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SPI_MASTER_MODULE_TX.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SPI_MASTER_MODULE_TX.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SPI_MASTER_MODULE_TX.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SPI_MASTER_MODULE_TX.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SPI_MASTER_MODULE_TX.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SPI_MASTER_MODULE_TX.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SPI_MASTER_MODULE_TX.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SPI_MASTER_MODULE_TX.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SPI_MASTER_MODULE_TX.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_MODULE_TX.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SPI_MASTER_MODULE_TX.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPI_MASTER_MODULE_TX.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SPI_MASTER_MODULE_TX.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SPI_MASTER_MODULE_TX.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SPI_MASTER_MODULE_TX.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SPI_MASTER_MODULE_TX.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SPI_MASTER_MODULE_TX.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SPI_MASTER_MODULE_TX.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SPI_MASTER_MODULE_TX.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SPI_MASTER_MODULE_TX_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SPI_MASTER_MODULE_TX_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SPI_MASTER_MODULE_TX_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SPI_MASTER_MODULE_TX_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SPI_MASTER_MODULE_TX_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SPI_MASTER_MODULE_TX_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SPI_MASTER_MODULE_TX_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SPI_MASTER_MODULE_TX_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SPI_MASTER_MODULE_TX_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SPI_MASTER_MODULE_TX_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_MODULE_TX_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SPI_MASTER_MODULE_TX_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SPI_MASTER_MODULE_TX_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SPI_MASTER_MODULE_TX_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_MODULE_TX_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SPI_MASTER_MODULE_TX_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SPI_MASTER_MODULE_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SPI_MASTER_MODULE_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_MODULE_tbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SPI_MASTER_MODULE_tbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SPI_MASTER_MODULE_tbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_MODULE_tbench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_MODULE_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SPI_MASTER_MODULE_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SPI_MASTER_RX_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_RX_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SPI_MASTER_RX_tbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_RX_tbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SPI_MASTER_TX.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SPI_MASTER_TX.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SPI_MASTER_TX.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SPI_MASTER_TX.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_TX.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPI_MASTER_TX.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SPI_MASTER_TX.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SPI_MASTER_TX.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SPI_MASTER_TX_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SPI_MASTER_TX_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_TX_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SPI_MASTER_TX_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SPI_MASTER_TX_tbench_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_TX_tbench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_MASTER_TX_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SPI_MASTER_TX_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spi_master_module_tx.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="spi_master_module_tx.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="spi_master_module_tx.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1423448626" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1423448626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426524219" xil_pn:in_ck="6728002325387990382" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1426524219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Library/SPI/FIFO.vhd"/>
      <outfile xil_pn:name="../Library/SPI/SCLK_CE_GEN.vhd"/>
      <outfile xil_pn:name="../Library/SPI/SPI_MASTER_MODULE.vhd"/>
      <outfile xil_pn:name="../Library/SPI/SPI_MASTER_MODULE_TX.vhd"/>
      <outfile xil_pn:name="../Library/SPI/SPI_MASTER_RX.vhd"/>
      <outfile xil_pn:name="../Library/SPI/SPI_MASTER_TX.vhd"/>
      <outfile xil_pn:name="../Library/SPI/mod_m_counter.vhd"/>
      <outfile xil_pn:name="SCLK_CE_GEN_tbench.vhd"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_tbench.vhd"/>
      <outfile xil_pn:name="SPI_MASTER_RX_tbench.vhd"/>
      <outfile xil_pn:name="SPI_MASTER_TX_tbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1426524219" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2309795739843249403" xil_pn:start_ts="1426524219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426524219" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2313420335148345415" xil_pn:start_ts="1426524219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426524219" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4068458305140890242" xil_pn:start_ts="1426524219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426524219" xil_pn:in_ck="6728002325387990382" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1426524219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Library/SPI/FIFO.vhd"/>
      <outfile xil_pn:name="../Library/SPI/SCLK_CE_GEN.vhd"/>
      <outfile xil_pn:name="../Library/SPI/SPI_MASTER_MODULE.vhd"/>
      <outfile xil_pn:name="../Library/SPI/SPI_MASTER_MODULE_TX.vhd"/>
      <outfile xil_pn:name="../Library/SPI/SPI_MASTER_RX.vhd"/>
      <outfile xil_pn:name="../Library/SPI/SPI_MASTER_TX.vhd"/>
      <outfile xil_pn:name="../Library/SPI/mod_m_counter.vhd"/>
      <outfile xil_pn:name="SCLK_CE_GEN_tbench.vhd"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_tbench.vhd"/>
      <outfile xil_pn:name="SPI_MASTER_RX_tbench.vhd"/>
      <outfile xil_pn:name="SPI_MASTER_TX_tbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1426524224" xil_pn:in_ck="6728002325387990382" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9064587192356427124" xil_pn:start_ts="1426524219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_tbench_beh.prj"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_tbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1426524224" xil_pn:in_ck="-8548866951548463710" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2762934819458658169" xil_pn:start_ts="1426524224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_tbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1423612496" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1423612496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426192152" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-945339931231696511" xil_pn:start_ts="1426192152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426192152" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4068458305140890242" xil_pn:start_ts="1426192152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426192152" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1426192152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426192152" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3820848873909365887" xil_pn:start_ts="1426192152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426192152" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297138737980" xil_pn:start_ts="1426192152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426192152" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7791139754960025784" xil_pn:start_ts="1426192152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426524127" xil_pn:in_ck="8857035267943976951" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4359112598707781947" xil_pn:start_ts="1426524117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE.lso"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE.ngc"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE.ngr"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE.prj"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE.stx"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE.syr"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE.xst"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_TX.prj"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_TX_stx_beh.prj"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_TX_vhdl.prj"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_tbench_beh.prj"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_tbench_stx_beh.prj"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_vhdl.prj"/>
      <outfile xil_pn:name="SPI_MASTER_MODULE_xst.xrpt"/>
      <outfile xil_pn:name="SPI_MASTER_TX.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1424215174" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2476382776071089247" xil_pn:start_ts="1424215174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
