../../tb/pusch_dr_top_vec.sv
../../tb/ant_symbol_buffer.sv
../../tb/params_list_pkg.sv

../../src/pusch_dr/alt_reset_synchronizer.v
../../src/pusch_dr/altera_std_synchronizer_nocut.v
../../src/pusch_dr/agc_unpack.sv
../../src/pusch_dr/decompress_bit.v
../../src/pusch_dr/cpri_rxdata_top.sv
../../src/pusch_dr/cpri_txdata_top.sv
../../src/pusch_dr/cpri_tx_lane.sv
../../src/pusch_dr/txdata_queue.sv
../../src/pusch_dr/lp_buffer_syn.sv
../../src/pusch_dr/code_word_rev.sv
../../src/pusch_dr/compress_matrix.sv
../../src/pusch_dr/search_max.sv
../../src/pusch_dr/compress_shift.sv
../../src/pusch_dr/beam_buffer.sv
../../src/pusch_dr/beam_power_calc.sv
../../src/pusch_dr/mem_streams.sv
../../src/pusch_dr/mem_streams_ram.sv
../../src/pusch_dr/beams_mem_pick.sv
../../src/pusch_dr/beams_pick_top.sv
../../src/pusch_dr/beam_sort.sv
../../src/pusch_dr/par_compare.sv
../../src/pusch_dr/mac_beams.sv
../../src/pusch_dr/mac_ants.sv
../../src/pusch_dr/pusch_dr_core.sv
../../src/pusch_dr/pusch_dr_top.sv
../../src/pusch_dr/cpri_rxdata_unpack.sv
../../src/pusch_dr/cpri_rx_buffer.sv
../../src/pusch_dr/ant_data_buffer.sv
../../src/pusch_dr/cpri_rx_gen.sv
../../src/pusch_dr/compress_bit.v
../../src/pusch_dr/ul_package_data.v
../../src/pusch_dr/ul_compress_data.sv
../../src/pusch_dr/register_shift.sv
../../src/pusch_dr/cpri_tx_gen.v

../../src/pusch_dr/ip/cmpy_mult_s16xs16/sim/cmpy_mult_s16xs16.v
../../src/pusch_dr/ip/cmpy_mult_s16xs16/altmult_complex_1910/sim/cmpy_mult_s16xs16_altmult_complex_1910_fzb4pbq.v
../../src/pusch_dr/ip/rom_codeword_even/sim/rom_codeword_even.v
../../src/pusch_dr/ip/rom_codeword_odd/sim/rom_codeword_odd.v
../../src/pusch_dr/ip/rom_codeword_even/rom_1port_2020/sim/rom_codeword_even_rom_1port_2020_p32d6ya.v
../../src/pusch_dr/ip/rom_codeword_odd/rom_1port_2020/sim/rom_codeword_odd_rom_1port_2020_ognhewi.v

../../src/cpri_package_tx_zyl/intel_xpm/common/loop_buffer_sync_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/loop_buffer_async_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/FIFO_SYNC_XPM_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/FIFO_ASYNC_XPM_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/Simple_Dual_Port_BRAM_XPM_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/ASYNC_Dual_Port_BRAM_XPM_intel.v

../../src/dl_symb_cmpr/dl_package_data.sv
../../src/cpri_package_tx_zyl/dl_sym_if.v
../../src/cpri_package_tx_zyl/dl_data_gen.sv
../../src/cpri_package_tx_zyl/compress_data.v

