 
                 
                 V   Y   O   M   M   E   D   H   A     S   o   C
                  ----------------------------------------------

                 Vyommedha SoC â€” An Open-Source FPGA CPU Initiative





# ğŸŒŒ Vyommedha â€” Community Crowdsourced Single Board Computer

**Vyommedha** is a community-driven initiative to design and build an **open-source single board computer (SBC)** from the ground up, powered by RISC-V.
It is being developed in **four progressive phases**, each adding new capabilities while enabling contributors to learn FPGA, SoC design, verification, and system software.

---

## ğŸš€ Project Phases

### **Phase 1 â€” Minimal SoC (FE310-class)**

* Bring up a **very simple RISC-V SoC** inspired by FE310-class designs.
* Integrate **basic peripherals**: GPIO, UART, Timer.
* Boot bare-metal samples (e.g. Knight Rider LED, UART â€œHello Worldâ€).
* Automate **CI pipelines** for lint, simulation, and synthesis checks.

âœ… *Status: In progress â€” first SoC tested on DE0-Nano FPGA with LED patterns.*

---

### **Phase 2 â€” Single Board Computer**

* Scale the SoC into a **usable SBC** with expanded memory map and interconnect.
* Add **more I/O** interfaces and community-requested peripherals.
* Boot richer **firmware or lightweight RTOS**.
* Improve **documentation and developer experience**.
* Launch the **Vyommedha Peripheral Competition** â€” community contributes peripherals that integrate into the main SoC.

---

### **Phase 3 â€” Our Own Processor**

* Design a **custom RISC-V core variant** to gain experience with toolchains and micro-architecture.
* Explore **pipeline depth, ISA extensions, and verification flows**.
* Optimize for **performance and co-design with peripherals** for real workloads.

---

### **Phase 4 â€” Integrate Bharatâ€™s Own Processor**

* Finalize integration with **Bharatâ€™s own processor (Shakti-class)**.
* Ensure end-to-end **stability in toolflows, testing, and production**.
* Release a **production SBC revision**.
* Publish open **documentation, tutorials, and education kits** to make this accessible to students, hobbyists, and professionals.

---

## ğŸŒ Vision

Vyommedha is not just a SoC project.
It is a **movement to build Indiaâ€™s own open hardware ecosystem**, where the **community collaborates** to design, verify, and scale silicon designs, peripherals, and system software.

---


## ğŸ“‚ Repository Contents

* **`base.py`** â†’ Main SoC description (CPU, memory, LEDs, switches, UART integration).
* **`ios.py`** â†’ Peripheral definitions (LEDs, switches, buttons).
* **`pwm.py` / `tick.py` / `display.py`** â†’ Example peripheral modules.
* **`firmware/`** â†’ Application firmware (C code and linker files).
* **`test/`** â†’ Python test scripts (e.g., LED tests, identifier).
* **`prog/` / `openocd_cfg/`** â†’ Programming and JTAG/UART configuration.
* **`build/`** â†’ Auto-generated build files (SoC gateware, software, CSR map).

---

## ğŸš€ Running on FPGA (DE0-Nano)

### 1. Clone and set up LiteX

```bash
git clone https://github.com/enjoy-digital/litex.git
cd litex
./litex_setup.py init install --user
```

### 2. Build the SoC

Inside the `Vyommedha` directory:

```bash
python3 base.py
```

This generates the FPGA bitstream and software build files inside `build/`.

### 3. Program the FPGA

```bash
./load.py
```

### 4. Run the Firmware

Open UART terminal and upload firmware:

```bash
litex_term /dev/ttyUSBx --speed 115200 --kernel firmware/firmware.bin
```

If successful, you should see the **BIOS boot messages** followed by your firmware (e.g., **Knight Rider LED animation**).

---

## ğŸ› ï¸ How to Contribute Peripherals

Vyommedha SoC is designed to be **modular and extensible**. You can easily add your own peripherals!

### 1. Define the Peripheral

Add your peripheral logic in a new file (e.g., `my_peripheral.py`) using **Migen/LiteX modules**:

```python
from migen import *
from litex.soc.interconnect.csr import *

class MyPeripheral(Module, AutoCSR):
    def __init__(self):
        self._control = CSRStorage(8)   # write register
        self._status  = CSRStatus(8)    # read register

        # Example: loopback
        self.comb += self._status.status.eq(self._control.storage)
```

### 2. Integrate into SoC

Edit `base.py`:

```python
from my_peripheral import MyPeripheral

self.submodules.myperiph = MyPeripheral()
self.add_csr("myperiph")
```

### 3. Rebuild and Test

```bash
python3 base.py
./load.py
```

In software (`main.c` or tests), you can now use:

```c
myperiph_control_write(0x55);
printf("status = %02x\n", myperiph_status_read());
```

---

## ğŸ™Œ Supporters & Mentors

We deeply thank our **mentors, contributors, and community members** who supported Vyommedha SoC:

* [Enjoy-Digital / LiteX](https://github.com/enjoy-digital/litex)
* Our mentors from academia & industry who guided us on FPGA toolchains and SoC design.
* The open-source hardware community that keeps inspiring us.

---

## ğŸŒ Learn More

ğŸ‘‰ Visit our website: [**Vyommedha Official Website**](aryavartsemi.com)
ğŸ‘‰ Follow updates on [LinkedIn](https://www.linkedin.com/company/silliconaryavart/?viewAsMember=true)

---

## ğŸ“¢ Call for Contributions

This is just the beginning. ğŸš€
We welcome **students, hobbyists, and professionals** to collaborate on:

* Expanding SoC peripherals
* Adding new FPGA platform support
* Firmware + software development
* Documentation & tutorials

Together, letâ€™s build **Indiaâ€™s open-source hardware ecosystem** ğŸ‡®ğŸ‡³âœ¨

---

