vendor_name = ModelSim
source_file = 1, /home/kmucs/logical/4:1/Vhdl3.vhd
source_file = 1, /home/kmucs/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/kmucs/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/kmucs/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/kmucs/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/kmucs/logical/4:1/db/test_mux4.cbx.xml
design_name = hard_block
design_name = test_mux4
instance = comp, \OUTPUT[0]~output\, OUTPUT[0]~output, test_mux4, 1
instance = comp, \OUTPUT[1]~output\, OUTPUT[1]~output, test_mux4, 1
instance = comp, \OUTPUT[2]~output\, OUTPUT[2]~output, test_mux4, 1
instance = comp, \OUTPUT[3]~output\, OUTPUT[3]~output, test_mux4, 1
instance = comp, \DEC_MON_OUT[0]~output\, DEC_MON_OUT[0]~output, test_mux4, 1
instance = comp, \DEC_MON_OUT[1]~output\, DEC_MON_OUT[1]~output, test_mux4, 1
instance = comp, \DEC_MON_OUT[2]~output\, DEC_MON_OUT[2]~output, test_mux4, 1
instance = comp, \DEC_MON_OUT[3]~output\, DEC_MON_OUT[3]~output, test_mux4, 1
instance = comp, \SEL[1]~input\, SEL[1]~input, test_mux4, 1
instance = comp, \INPUT[2]~input\, INPUT[2]~input, test_mux4, 1
instance = comp, \INPUT[3]~input\, INPUT[3]~input, test_mux4, 1
instance = comp, \INPUT[0]~input\, INPUT[0]~input, test_mux4, 1
instance = comp, \INPUT[1]~input\, INPUT[1]~input, test_mux4, 1
instance = comp, \SEL[0]~input\, SEL[0]~input, test_mux4, 1
instance = comp, \OUTPUT~0\, OUTPUT~0, test_mux4, 1
instance = comp, \OUTPUT~1\, OUTPUT~1, test_mux4, 1
instance = comp, \Mux0~0\, Mux0~0, test_mux4, 1
instance = comp, \Mux0~1\, Mux0~1, test_mux4, 1
instance = comp, \OUTPUT~2\, OUTPUT~2, test_mux4, 1
instance = comp, \OUTPUT~3\, OUTPUT~3, test_mux4, 1
instance = comp, \OUTPUT~4\, OUTPUT~4, test_mux4, 1
instance = comp, \OUTPUT~5\, OUTPUT~5, test_mux4, 1
