# compile verilog/system verilog design source files
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog blk_mem_gen_v8_3_3  "../../../project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/music_win/sim/music_win.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/music_lose/sim/music_lose.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/music_get/sim/music_get.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/music_crash/sim/music_crash.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/divider.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/game_control.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/mp3.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/display.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/sound_control.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/speed_control.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/Top.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/top_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
