# do uart_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+/home/abarinov/MyProject/ASIC/uart/rtl {/home/abarinov/MyProject/ASIC/uart/rtl/uart_rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:34:43 on Nov 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/abarinov/MyProject/ASIC/uart/rtl" /home/abarinov/MyProject/ASIC/uart/rtl/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:34:43 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/abarinov/MyProject/ASIC/uart/test {/home/abarinov/MyProject/ASIC/uart/test/tb_rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:34:43 on Nov 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/abarinov/MyProject/ASIC/uart/test" /home/abarinov/MyProject/ASIC/uart/test/tb_rx.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:34:43 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 15:34:43 on Nov 17,2023
# Loading sv_std.std
# Loading work.tb
# Loading work.uart_rx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: (vsim-7) Failed to open VCD file "./work/waves-rx.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : /home/abarinov/MyProject/ASIC/uart/test/tb_rx.sv(89)
#    Time: 40 ns  Iteration: 0  Instance: /tb
#           1/          0/          1 [PASS] Expected 00100100 and got 00100100
#           2/          0/          2 [PASS] Expected 10000001 and got 10000001
#           3/          0/          3 [PASS] Expected 00001001 and got 00001001
#           4/          0/          4 [PASS] Expected 01100011 and got 01100011
#           5/          0/          5 [PASS] Expected 00001101 and got 00001101
#           6/          0/          6 [PASS] Expected 10001101 and got 10001101
#           7/          0/          7 [PASS] Expected 01100101 and got 01100101
#           8/          0/          8 [PASS] Expected 00010010 and got 00010010
#           9/          0/          9 [PASS] Expected 00000001 and got 00000001
#          10/          0/         10 [PASS] Expected 00001101 and got 00001101
# BIT RATE      :      115200b/s
# CLK PERIOD    :          20ns
# CYCLES/BIT    :         434
# SAMPLE PERIOD :        8680
# BIT PERIOD    :        8680ns
# Test Results:
#     PASSES:          10
#     FAILS :           0
# Finish simulation at time               879040
# ** Note: $finish    : /home/abarinov/MyProject/ASIC/uart/test/tb_rx.sv(112)
#    Time: 879040 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at /home/abarinov/MyProject/ASIC/uart/test/tb_rx.sv line 112
# End time: 15:37:00 on Nov 17,2023, Elapsed time: 0:02:17
# Errors: 1, Warnings: 0
