
fm_synth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fd0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000033c  080030dc  080030dc  000130dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003418  08003418  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003418  08003418  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003418  08003418  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003418  08003418  00013418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800341c  0800341c  0001341c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003420  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000428  2000000c  0800342c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  0800342c  00020434  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a8de  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000353a  00000000  00000000  0003a913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000165ab  00000000  00000000  0003de4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d50  00000000  00000000  000543f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000034f8  00000000  00000000  00055148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018072  00000000  00000000  00058640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f69a  00000000  00000000  000706b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ae10  00000000  00000000  0008fd4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0011ab5c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000032d8  00000000  00000000  0011abb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080030c4 	.word	0x080030c4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080030c4 	.word	0x080030c4

0800014c <init_audio_out>:
 */

#include "audio_out.h"

void init_audio_out(SPI_HandleTypeDef* hspi, TIM_HandleTypeDef *htim) {
	audio_spi = hspi->Instance;
 800014c:	6803      	ldr	r3, [r0, #0]
void init_audio_out(SPI_HandleTypeDef* hspi, TIM_HandleTypeDef *htim) {
 800014e:	b510      	push	{r4, lr}
	audio_spi->CR1 |= SPI_CR1_SPE;					//enable SPI
 8000150:	681a      	ldr	r2, [r3, #0]
	audio_spi = hspi->Instance;
 8000152:	4c06      	ldr	r4, [pc, #24]	; (800016c <init_audio_out+0x20>)
	audio_spi->CR1 |= SPI_CR1_SPE;					//enable SPI
 8000154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	audio_spi = hspi->Instance;
 8000158:	6023      	str	r3, [r4, #0]
	HAL_TIM_Base_Start_IT(htim);
 800015a:	4608      	mov	r0, r1
	audio_spi->CR1 |= SPI_CR1_SPE;					//enable SPI
 800015c:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(htim);
 800015e:	f002 fc57 	bl	8002a10 <HAL_TIM_Base_Start_IT>
	output_volume = 0x3800;
 8000162:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000166:	4b02      	ldr	r3, [pc, #8]	; (8000170 <init_audio_out+0x24>)
 8000168:	801a      	strh	r2, [r3, #0]
}
 800016a:	bd10      	pop	{r4, pc}
 800016c:	20000200 	.word	0x20000200
 8000170:	2000021c 	.word	0x2000021c

08000174 <update_volume>:

void update_volume() {
	AUDIO_GPIO->BSRR = AUDIO_SPI_CS_PIN;			//pull CS pin low
 8000174:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
void update_volume() {
 8000178:	b510      	push	{r4, lr}
	AUDIO_GPIO->BSRR = AUDIO_SPI_CS_PIN;			//pull CS pin low
 800017a:	4a0c      	ldr	r2, [pc, #48]	; (80001ac <update_volume+0x38>)
	audio_spi->DR = output_volume;					//write out data to SPI (assume SPI is not busy)
 800017c:	4c0c      	ldr	r4, [pc, #48]	; (80001b0 <update_volume+0x3c>)
 800017e:	4b0d      	ldr	r3, [pc, #52]	; (80001b4 <update_volume+0x40>)
	AUDIO_GPIO->BSRR = AUDIO_SPI_CS_PIN;			//pull CS pin low
 8000180:	6111      	str	r1, [r2, #16]
	audio_spi->DR = output_volume;					//write out data to SPI (assume SPI is not busy)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	8822      	ldrh	r2, [r4, #0]
 8000186:	60da      	str	r2, [r3, #12]
	output_volume = synth_sample();
 8000188:	f001 f826 	bl	80011d8 <synth_sample>
 800018c:	b280      	uxth	r0, r0
	if (output_volume > 0x0FFF) {					//max possible volume with 12-bit dac
 800018e:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8000192:	bf28      	it	cs
 8000194:	f643 70ff 	movwcs	r0, #16383	; 0x3fff
		output_volume = 0x0FFF;
	}
	output_volume |= 0b0011000000000000;			//MCP4921 DAC: bit 12 = on/off, bit 13 = gain 1x/2x
	AUDIO_GPIO->BSRR = AUDIO_SPI_CS_PIN;			//pull CS pin high
 8000198:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800019c:	4b03      	ldr	r3, [pc, #12]	; (80001ac <update_volume+0x38>)
 800019e:	bf38      	it	cc
 80001a0:	f440 5040 	orrcc.w	r0, r0, #12288	; 0x3000
	output_volume |= 0b0011000000000000;			//MCP4921 DAC: bit 12 = on/off, bit 13 = gain 1x/2x
 80001a4:	8020      	strh	r0, [r4, #0]
	AUDIO_GPIO->BSRR = AUDIO_SPI_CS_PIN;			//pull CS pin high
 80001a6:	611a      	str	r2, [r3, #16]
}
 80001a8:	bd10      	pop	{r4, pc}
 80001aa:	bf00      	nop
 80001ac:	40010800 	.word	0x40010800
 80001b0:	2000021c 	.word	0x2000021c
 80001b4:	20000200 	.word	0x20000200

080001b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b8:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001bc:	2300      	movs	r3, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001be:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001c0:	2601      	movs	r6, #1
 80001c2:	2710      	movs	r7, #16
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001c4:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
{
 80001c8:	b090      	sub	sp, #64	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ca:	a806      	add	r0, sp, #24
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001cc:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d0:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80001d4:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d8:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001dc:	9307      	str	r3, [sp, #28]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001de:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001e0:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001e2:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001e4:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001e6:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001e8:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ea:	f002 f865 	bl	80022b8 <HAL_RCC_OscConfig>
 80001ee:	b108      	cbz	r0, 80001f4 <SystemClock_Config+0x3c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80001f0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80001f2:	e7fe      	b.n	80001f2 <SystemClock_Config+0x3a>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001f4:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001f6:	f04f 080f 	mov.w	r8, #15
 80001fa:	f04f 0902 	mov.w	r9, #2
 80001fe:	2600      	movs	r6, #0
 8000200:	f44f 6780 	mov.w	r7, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000204:	4621      	mov	r1, r4
 8000206:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000208:	e9cd 8900 	strd	r8, r9, [sp]
 800020c:	e9cd 6702 	strd	r6, r7, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000210:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000212:	f002 fa51 	bl	80026b8 <HAL_RCC_ClockConfig>
 8000216:	b108      	cbz	r0, 800021c <SystemClock_Config+0x64>
 8000218:	b672      	cpsid	i
  while (1)
 800021a:	e7fe      	b.n	800021a <SystemClock_Config+0x62>
}
 800021c:	b010      	add	sp, #64	; 0x40
 800021e:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 8000222:	bf00      	nop

08000224 <main>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000224:	2500      	movs	r5, #0
{
 8000226:	b580      	push	{r7, lr}
 8000228:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 800022a:	f001 fab7 	bl	800179c <HAL_Init>
  SystemClock_Config();
 800022e:	f7ff ffc3 	bl	80001b8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000232:	e9cd 5506 	strd	r5, r5, [sp, #24]
 8000236:	e9cd 5508 	strd	r5, r5, [sp, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800023a:	4c6b      	ldr	r4, [pc, #428]	; (80003e8 <main+0x1c4>)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800023c:	2201      	movs	r2, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800023e:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000240:	2110      	movs	r1, #16
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000242:	f043 0304 	orr.w	r3, r3, #4
 8000246:	61a3      	str	r3, [r4, #24]
 8000248:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800024a:	4868      	ldr	r0, [pc, #416]	; (80003ec <main+0x1c8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800024c:	f003 0304 	and.w	r3, r3, #4
 8000250:	9302      	str	r3, [sp, #8]
 8000252:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000254:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000256:	2610      	movs	r6, #16
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000258:	f043 0308 	orr.w	r3, r3, #8
 800025c:	61a3      	str	r3, [r4, #24]
 800025e:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000260:	2701      	movs	r7, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000262:	f003 0308 	and.w	r3, r3, #8
 8000266:	9303      	str	r3, [sp, #12]
 8000268:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800026a:	f001 fd7b 	bl	8001d64 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800026e:	2200      	movs	r2, #0
 8000270:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000272:	485e      	ldr	r0, [pc, #376]	; (80003ec <main+0x1c8>)
 8000274:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000276:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800027a:	e9cd 6706 	strd	r6, r7, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800027e:	f001 fc65 	bl	8001b4c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8000282:	f24f 0678 	movw	r6, #61560	; 0xf078
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000286:	2301      	movs	r3, #1
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8000288:	2700      	movs	r7, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800028a:	4859      	ldr	r0, [pc, #356]	; (80003f0 <main+0x1cc>)
 800028c:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800028e:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8000290:	e9cd 6706 	strd	r6, r7, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000294:	f001 fc5a 	bl	8001b4c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000298:	f44f 7260 	mov.w	r2, #896	; 0x380
 800029c:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800029e:	4854      	ldr	r0, [pc, #336]	; (80003f0 <main+0x1cc>)
 80002a0:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80002a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002a6:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002a8:	f001 fc50 	bl	8001b4c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002ac:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80002ae:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002b0:	f043 0301 	orr.w	r3, r3, #1
 80002b4:	6163      	str	r3, [r4, #20]
 80002b6:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80002b8:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002ba:	f003 0301 	and.w	r3, r3, #1
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80002be:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80002c4:	f001 fab2 	bl	800182c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80002c8:	200e      	movs	r0, #14
 80002ca:	f001 fae7 	bl	800189c <HAL_NVIC_EnableIRQ>
  huart1.Init.BaudRate = 31250;
 80002ce:	f647 2212 	movw	r2, #31250	; 0x7a12
  huart1.Init.Mode = UART_MODE_RX;
 80002d2:	2304      	movs	r3, #4
  huart1.Instance = USART1;
 80002d4:	4c47      	ldr	r4, [pc, #284]	; (80003f4 <main+0x1d0>)
 80002d6:	4948      	ldr	r1, [pc, #288]	; (80003f8 <main+0x1d4>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002d8:	4620      	mov	r0, r4
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002da:	e9c4 5502 	strd	r5, r5, [r4, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002de:	e9c4 5506 	strd	r5, r5, [r4, #24]
  huart1.Init.BaudRate = 31250;
 80002e2:	e9c4 1200 	strd	r1, r2, [r4]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002e6:	6125      	str	r5, [r4, #16]
  huart1.Init.Mode = UART_MODE_RX;
 80002e8:	6163      	str	r3, [r4, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002ea:	f002 fc93 	bl	8002c14 <HAL_UART_Init>
 80002ee:	b108      	cbz	r0, 80002f4 <main+0xd0>
 80002f0:	b672      	cpsid	i
  while (1)
 80002f2:	e7fe      	b.n	80002f2 <main+0xce>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002f4:	4603      	mov	r3, r0
  htim2.Instance = TIM2;
 80002f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 1451-1;
 80002fa:	f240 52aa 	movw	r2, #1450	; 0x5aa
  htim2.Instance = TIM2;
 80002fe:	4f3f      	ldr	r7, [pc, #252]	; (80003fc <main+0x1d8>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000300:	e9cd 0006 	strd	r0, r0, [sp, #24]
 8000304:	e9cd 0008 	strd	r0, r0, [sp, #32]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000308:	9004      	str	r0, [sp, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800030a:	4638      	mov	r0, r7
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800030c:	e9c7 3301 	strd	r3, r3, [r7, #4]
  htim2.Instance = TIM2;
 8000310:	6039      	str	r1, [r7, #0]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000312:	613b      	str	r3, [r7, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000314:	61bb      	str	r3, [r7, #24]
  htim2.Init.Period = 1451-1;
 8000316:	60fa      	str	r2, [r7, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000318:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800031a:	f002 fb15 	bl	8002948 <HAL_TIM_Base_Init>
 800031e:	b108      	cbz	r0, 8000324 <main+0x100>
 8000320:	b672      	cpsid	i
  while (1)
 8000322:	e7fe      	b.n	8000322 <main+0xfe>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000328:	4638      	mov	r0, r7
 800032a:	a906      	add	r1, sp, #24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800032c:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800032e:	f002 fb9b 	bl	8002a68 <HAL_TIM_ConfigClockSource>
 8000332:	b108      	cbz	r0, 8000338 <main+0x114>
 8000334:	b672      	cpsid	i
  while (1)
 8000336:	e7fe      	b.n	8000336 <main+0x112>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000338:	2300      	movs	r3, #0
 800033a:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800033c:	4638      	mov	r0, r7
 800033e:	a904      	add	r1, sp, #16
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000340:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000344:	f002 fc34 	bl	8002bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8000348:	4603      	mov	r3, r0
 800034a:	b9e0      	cbnz	r0, 8000386 <main+0x162>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800034c:	f44f 7c82 	mov.w	ip, #260	; 0x104
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000350:	f44f 7000 	mov.w	r0, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000354:	2108      	movs	r1, #8
  hspi1.Init.CRCPolynomial = 10;
 8000356:	220a      	movs	r2, #10
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000358:	f44f 6600 	mov.w	r6, #2048	; 0x800
  hspi1.Instance = SPI1;
 800035c:	4d28      	ldr	r5, [pc, #160]	; (8000400 <main+0x1dc>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800035e:	e9c5 c301 	strd	ip, r3, [r5, #4]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000362:	e9c5 3304 	strd	r3, r3, [r5, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000366:	e9c5 3308 	strd	r3, r3, [r5, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800036a:	62ab      	str	r3, [r5, #40]	; 0x28
  hspi1.Instance = SPI1;
 800036c:	4b25      	ldr	r3, [pc, #148]	; (8000404 <main+0x1e0>)
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800036e:	61a8      	str	r0, [r5, #24]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000370:	4628      	mov	r0, r5
  hspi1.Instance = SPI1;
 8000372:	602b      	str	r3, [r5, #0]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000374:	60ee      	str	r6, [r5, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000376:	61e9      	str	r1, [r5, #28]
  hspi1.Init.CRCPolynomial = 10;
 8000378:	62ea      	str	r2, [r5, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800037a:	f002 fa8b 	bl	8002894 <HAL_SPI_Init>
 800037e:	4603      	mov	r3, r0
 8000380:	b118      	cbz	r0, 800038a <main+0x166>
 8000382:	b672      	cpsid	i
  while (1)
 8000384:	e7fe      	b.n	8000384 <main+0x160>
 8000386:	b672      	cpsid	i
 8000388:	e7fe      	b.n	8000388 <main+0x164>
  hi2c2.Init.ClockSpeed = 10000;
 800038a:	f242 7010 	movw	r0, #10000	; 0x2710
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800038e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Instance = I2C2;
 8000392:	4e1d      	ldr	r6, [pc, #116]	; (8000408 <main+0x1e4>)
 8000394:	491d      	ldr	r1, [pc, #116]	; (800040c <main+0x1e8>)
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000396:	e9c6 0301 	strd	r0, r3, [r6, #4]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800039a:	4630      	mov	r0, r6
  hi2c2.Init.OwnAddress2 = 0;
 800039c:	e9c6 3305 	strd	r3, r3, [r6, #20]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003a0:	e9c6 3307 	strd	r3, r3, [r6, #28]
  hi2c2.Init.OwnAddress1 = 0;
 80003a4:	60f3      	str	r3, [r6, #12]
  hi2c2.Instance = I2C2;
 80003a6:	6031      	str	r1, [r6, #0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003a8:	6132      	str	r2, [r6, #16]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003aa:	f001 fd75 	bl	8001e98 <HAL_I2C_Init>
 80003ae:	b108      	cbz	r0, 80003b4 <main+0x190>
 80003b0:	b672      	cpsid	i
  while (1)
 80003b2:	e7fe      	b.n	80003b2 <main+0x18e>
  init_midi(&huart1);
 80003b4:	4620      	mov	r0, r4
 80003b6:	f000 f853 	bl	8000460 <init_midi>
  init_synth();
 80003ba:	f000 fc1d 	bl	8000bf8 <init_synth>
  init_audio_out(&hspi1, &htim2);
 80003be:	4628      	mov	r0, r5
 80003c0:	4639      	mov	r1, r7
 80003c2:	f7ff fec3 	bl	800014c <init_audio_out>
  init_ui(&hi2c2);
 80003c6:	4630      	mov	r0, r6
 80003c8:	f001 f978 	bl	80016bc <init_ui>
 80003cc:	4e10      	ldr	r6, [pc, #64]	; (8000410 <main+0x1ec>)
 80003ce:	4d11      	ldr	r5, [pc, #68]	; (8000414 <main+0x1f0>)
	if (midi_buffer_read != midi_buffer_write) {
 80003d0:	7832      	ldrb	r2, [r6, #0]
 80003d2:	782b      	ldrb	r3, [r5, #0]
 80003d4:	429a      	cmp	r2, r3
 80003d6:	d0fb      	beq.n	80003d0 <main+0x1ac>
		process_midi_byte(&huart1);
 80003d8:	4620      	mov	r0, r4
 80003da:	f000 f863 	bl	80004a4 <process_midi_byte>
	if (midi_buffer_read != midi_buffer_write) {
 80003de:	7832      	ldrb	r2, [r6, #0]
 80003e0:	782b      	ldrb	r3, [r5, #0]
 80003e2:	429a      	cmp	r2, r3
 80003e4:	d0f4      	beq.n	80003d0 <main+0x1ac>
 80003e6:	e7f7      	b.n	80003d8 <main+0x1b4>
 80003e8:	40021000 	.word	0x40021000
 80003ec:	40010800 	.word	0x40010800
 80003f0:	40010c00 	.word	0x40010c00
 80003f4:	200002c4 	.word	0x200002c4
 80003f8:	40013800 	.word	0x40013800
 80003fc:	200003e4 	.word	0x200003e4
 8000400:	2000038c 	.word	0x2000038c
 8000404:	40013000 	.word	0x40013000
 8000408:	20000228 	.word	0x20000228
 800040c:	40005800 	.word	0x40005800
 8000410:	2000042c 	.word	0x2000042c
 8000414:	2000027c 	.word	0x2000027c

08000418 <HAL_UART_RxCpltCallback>:
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 8000418:	2201      	movs	r2, #1
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800041a:	b410      	push	{r4}
	midi_buffer_write = (midi_buffer_write + 1) & (RING_BUFFER_SIZE - 1);
 800041c:	4c05      	ldr	r4, [pc, #20]	; (8000434 <HAL_UART_RxCpltCallback+0x1c>)
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 800041e:	4906      	ldr	r1, [pc, #24]	; (8000438 <HAL_UART_RxCpltCallback+0x20>)
	midi_buffer_write = (midi_buffer_write + 1) & (RING_BUFFER_SIZE - 1);
 8000420:	7823      	ldrb	r3, [r4, #0]
 8000422:	4413      	add	r3, r2
 8000424:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000428:	7023      	strb	r3, [r4, #0]
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 800042a:	7823      	ldrb	r3, [r4, #0]
}
 800042c:	bc10      	pop	{r4}
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 800042e:	4419      	add	r1, r3
 8000430:	f002 bc5a 	b.w	8002ce8 <HAL_UART_Receive_IT>
 8000434:	2000027c 	.word	0x2000027c
 8000438:	20000308 	.word	0x20000308

0800043c <sample>:
void sample() {
 800043c:	b508      	push	{r3, lr}
	TIM2->SR = 0;
 800043e:	2200      	movs	r2, #0
 8000440:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8000444:	f44f 7180 	mov.w	r1, #256	; 0x100
	TIM2->SR = 0;
 8000448:	611a      	str	r2, [r3, #16]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800044a:	4803      	ldr	r0, [pc, #12]	; (8000458 <sample+0x1c>)
 800044c:	f001 fc8e 	bl	8001d6c <HAL_GPIO_TogglePin>
}
 8000450:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_volume();
 8000454:	f7ff be8e 	b.w	8000174 <update_volume>
 8000458:	40010800 	.word	0x40010800

0800045c <Error_Handler>:
 800045c:	b672      	cpsid	i
  while (1)
 800045e:	e7fe      	b.n	800045e <Error_Handler+0x2>

08000460 <init_midi>:
 */

#include "midi.h"

void init_midi(UART_HandleTypeDef* huart) {
	data[0] = -1;
 8000460:	21ff      	movs	r1, #255	; 0xff
 8000462:	4b0c      	ldr	r3, [pc, #48]	; (8000494 <init_midi+0x34>)
 8000464:	4a0c      	ldr	r2, [pc, #48]	; (8000498 <init_midi+0x38>)
void init_midi(UART_HandleTypeDef* huart) {
 8000466:	b510      	push	{r4, lr}
 8000468:	4604      	mov	r4, r0
	data[0] = -1;
 800046a:	7011      	strb	r1, [r2, #0]
	data[1] = -1;
 800046c:	7051      	strb	r1, [r2, #1]
	for (uint8_t i = 0; i < RING_BUFFER_SIZE; i++) {
 800046e:	4618      	mov	r0, r3
 8000470:	2280      	movs	r2, #128	; 0x80
 8000472:	f002 fe1f 	bl	80030b4 <memset>
		midi_buffer[i] = -1;
	}
	midi_buffer_read = 0;
 8000476:	2100      	movs	r1, #0
 8000478:	4603      	mov	r3, r0
	midi_buffer_write = 0;
 800047a:	4a08      	ldr	r2, [pc, #32]	; (800049c <init_midi+0x3c>)
	midi_buffer_read = 0;
 800047c:	4808      	ldr	r0, [pc, #32]	; (80004a0 <init_midi+0x40>)
 800047e:	7001      	strb	r1, [r0, #0]
	midi_buffer_write = 0;
 8000480:	7011      	strb	r1, [r2, #0]
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 8000482:	7811      	ldrb	r1, [r2, #0]
 8000484:	4620      	mov	r0, r4
}
 8000486:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Receive_IT(huart, &midi_buffer[midi_buffer_write], 1);
 800048a:	2201      	movs	r2, #1
 800048c:	4419      	add	r1, r3
 800048e:	f002 bc2b 	b.w	8002ce8 <HAL_UART_Receive_IT>
 8000492:	bf00      	nop
 8000494:	20000308 	.word	0x20000308
 8000498:	20000388 	.word	0x20000388
 800049c:	2000027c 	.word	0x2000027c
 80004a0:	2000042c 	.word	0x2000042c

080004a4 <process_midi_byte>:

void process_midi_byte() {
 80004a4:	b538      	push	{r3, r4, r5, lr}
	uint8_t midi_in = midi_buffer[midi_buffer_read];
 80004a6:	4c35      	ldr	r4, [pc, #212]	; (800057c <process_midi_byte+0xd8>)
 80004a8:	4a35      	ldr	r2, [pc, #212]	; (8000580 <process_midi_byte+0xdc>)
 80004aa:	7823      	ldrb	r3, [r4, #0]
	if ((midi_in & 0x80) == 0x80) {	//if byte received was status byte
 80004ac:	56d1      	ldrsb	r1, [r2, r3]
	uint8_t midi_in = midi_buffer[midi_buffer_read];
 80004ae:	5cd2      	ldrb	r2, [r2, r3]
	if ((midi_in & 0x80) == 0x80) {	//if byte received was status byte
 80004b0:	2900      	cmp	r1, #0
 80004b2:	db41      	blt.n	8000538 <process_midi_byte+0x94>
		status = midi_in;
		data[0] = -1;
		data[1] = -1;
	}
	else {													//if byte received was data byte
		switch (status & 0xF0) {
 80004b4:	4b33      	ldr	r3, [pc, #204]	; (8000584 <process_midi_byte+0xe0>)
 80004b6:	7819      	ldrb	r1, [r3, #0]
 80004b8:	f001 03f0 	and.w	r3, r1, #240	; 0xf0
 80004bc:	2bc0      	cmp	r3, #192	; 0xc0
 80004be:	d033      	beq.n	8000528 <process_midi_byte+0x84>
 80004c0:	d820      	bhi.n	8000504 <process_midi_byte+0x60>
 80004c2:	2ba0      	cmp	r3, #160	; 0xa0
 80004c4:	d002      	beq.n	80004cc <process_midi_byte+0x28>
 80004c6:	d90c      	bls.n	80004e2 <process_midi_byte+0x3e>
 80004c8:	2bb0      	cmp	r3, #176	; 0xb0
 80004ca:	d147      	bne.n	800055c <process_midi_byte+0xb8>
		case 0xD0:												//channel pressure (unimplemented)
			data[0] = midi_in;
			channel_pressure();
			break;
		case 0xE0:												//pitch bend (unimplemented)
			if (data[0] == (uint8_t)-1) {
 80004cc:	4b2e      	ldr	r3, [pc, #184]	; (8000588 <process_midi_byte+0xe4>)
 80004ce:	7819      	ldrb	r1, [r3, #0]
 80004d0:	29ff      	cmp	r1, #255	; 0xff
 80004d2:	d02a      	beq.n	800052a <process_midi_byte+0x86>
				data[0] = midi_in;
			}
			else {
				data[1] = midi_in;
 80004d4:	705a      	strb	r2, [r3, #1]
			break;
		default:
			__NOP();
		}
	}
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 80004d6:	7823      	ldrb	r3, [r4, #0]
 80004d8:	3301      	adds	r3, #1
 80004da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80004de:	7023      	strb	r3, [r4, #0]
}
 80004e0:	bd38      	pop	{r3, r4, r5, pc}
		switch (status & 0xF0) {
 80004e2:	2b80      	cmp	r3, #128	; 0x80
 80004e4:	d034      	beq.n	8000550 <process_midi_byte+0xac>
 80004e6:	2b90      	cmp	r3, #144	; 0x90
 80004e8:	d138      	bne.n	800055c <process_midi_byte+0xb8>
			if (data[0] == (uint8_t)-1) {
 80004ea:	4d27      	ldr	r5, [pc, #156]	; (8000588 <process_midi_byte+0xe4>)
 80004ec:	7828      	ldrb	r0, [r5, #0]
 80004ee:	28ff      	cmp	r0, #255	; 0xff
 80004f0:	d032      	beq.n	8000558 <process_midi_byte+0xb4>
				data[1] = midi_in;
 80004f2:	706a      	strb	r2, [r5, #1]
				if (data[1] == 0) {
 80004f4:	2a00      	cmp	r2, #0
 80004f6:	d13a      	bne.n	800056e <process_midi_byte+0xca>

void note_off() {
	release_voice(data[0]);
 80004f8:	f000 fe30 	bl	800115c <release_voice>
	data[0] = -1;
 80004fc:	23ff      	movs	r3, #255	; 0xff
 80004fe:	702b      	strb	r3, [r5, #0]
	data[1] = -1;
 8000500:	706b      	strb	r3, [r5, #1]
}
 8000502:	e7e8      	b.n	80004d6 <process_midi_byte+0x32>
		switch (status & 0xF0) {
 8000504:	2be0      	cmp	r3, #224	; 0xe0
 8000506:	d0e1      	beq.n	80004cc <process_midi_byte+0x28>
 8000508:	2bf0      	cmp	r3, #240	; 0xf0
 800050a:	d10b      	bne.n	8000524 <process_midi_byte+0x80>
			if (status == 0xFF) {									//system reset
 800050c:	29ff      	cmp	r1, #255	; 0xff
 800050e:	d1e2      	bne.n	80004d6 <process_midi_byte+0x32>
				midi_buffer_read = 0;
 8000510:	2200      	movs	r2, #0
				data[0] = -1;
 8000512:	4b1d      	ldr	r3, [pc, #116]	; (8000588 <process_midi_byte+0xe4>)
				midi_buffer_write = 0;
 8000514:	481d      	ldr	r0, [pc, #116]	; (800058c <process_midi_byte+0xe8>)
				midi_buffer_read = 0;
 8000516:	7022      	strb	r2, [r4, #0]
				data[0] = -1;
 8000518:	7019      	strb	r1, [r3, #0]
				midi_buffer_write = 0;
 800051a:	7002      	strb	r2, [r0, #0]
				data[1] = -1;
 800051c:	7059      	strb	r1, [r3, #1]
				clear_voices();
 800051e:	f000 fd19 	bl	8000f54 <clear_voices>
 8000522:	e7d8      	b.n	80004d6 <process_midi_byte+0x32>
		switch (status & 0xF0) {
 8000524:	2bd0      	cmp	r3, #208	; 0xd0
 8000526:	d119      	bne.n	800055c <process_midi_byte+0xb8>
			data[0] = midi_in;
 8000528:	4b17      	ldr	r3, [pc, #92]	; (8000588 <process_midi_byte+0xe4>)
 800052a:	701a      	strb	r2, [r3, #0]
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 800052c:	7823      	ldrb	r3, [r4, #0]
 800052e:	3301      	adds	r3, #1
 8000530:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000534:	7023      	strb	r3, [r4, #0]
}
 8000536:	bd38      	pop	{r3, r4, r5, pc}
		data[0] = -1;
 8000538:	21ff      	movs	r1, #255	; 0xff
 800053a:	4b13      	ldr	r3, [pc, #76]	; (8000588 <process_midi_byte+0xe4>)
		status = midi_in;
 800053c:	4811      	ldr	r0, [pc, #68]	; (8000584 <process_midi_byte+0xe0>)
		data[0] = -1;
 800053e:	7019      	strb	r1, [r3, #0]
		data[1] = -1;
 8000540:	7059      	strb	r1, [r3, #1]
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 8000542:	7823      	ldrb	r3, [r4, #0]
		status = midi_in;
 8000544:	7002      	strb	r2, [r0, #0]
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 8000546:	3301      	adds	r3, #1
 8000548:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800054c:	7023      	strb	r3, [r4, #0]
}
 800054e:	bd38      	pop	{r3, r4, r5, pc}
			if (data[0] == (uint8_t)-1) {
 8000550:	4d0d      	ldr	r5, [pc, #52]	; (8000588 <process_midi_byte+0xe4>)
 8000552:	7828      	ldrb	r0, [r5, #0]
 8000554:	28ff      	cmp	r0, #255	; 0xff
 8000556:	d103      	bne.n	8000560 <process_midi_byte+0xbc>
				data[0] = midi_in;
 8000558:	702a      	strb	r2, [r5, #0]
 800055a:	e7bc      	b.n	80004d6 <process_midi_byte+0x32>
			__NOP();
 800055c:	bf00      	nop
 800055e:	e7ba      	b.n	80004d6 <process_midi_byte+0x32>
				data[1] = midi_in;
 8000560:	706a      	strb	r2, [r5, #1]
	release_voice(data[0]);
 8000562:	f000 fdfb 	bl	800115c <release_voice>
	data[0] = -1;
 8000566:	23ff      	movs	r3, #255	; 0xff
 8000568:	702b      	strb	r3, [r5, #0]
	data[1] = -1;
 800056a:	706b      	strb	r3, [r5, #1]
}
 800056c:	e7b3      	b.n	80004d6 <process_midi_byte+0x32>

void note_on() {
	add_voice(data[0]);
 800056e:	f000 fd03 	bl	8000f78 <add_voice>
	data[0] = -1;
 8000572:	23ff      	movs	r3, #255	; 0xff
 8000574:	702b      	strb	r3, [r5, #0]
	data[1] = -1;
 8000576:	706b      	strb	r3, [r5, #1]
}
 8000578:	e7ad      	b.n	80004d6 <process_midi_byte+0x32>
 800057a:	bf00      	nop
 800057c:	2000042c 	.word	0x2000042c
 8000580:	20000308 	.word	0x20000308
 8000584:	2000042d 	.word	0x2000042d
 8000588:	20000388 	.word	0x20000388
 800058c:	2000027c 	.word	0x2000027c

08000590 <note_to_freq>:
 */

#include "phase.h"

uint16_t note_to_freq(uint8_t note_value) {
	return NOTE_FREQ_TABLE[note_value];
 8000590:	4b01      	ldr	r3, [pc, #4]	; (8000598 <note_to_freq+0x8>)
}
 8000592:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8000596:	4770      	bx	lr
 8000598:	080030ec 	.word	0x080030ec

0800059c <calculate_delta>:

uint16_t calculate_delta(uint16_t freq) {
	uint32_t total_samples = TABLE_SAMPLE_SIZE * freq;		//# of samples to map one second of the target frequency
	total_samples <<= 8;									//shift left 8 bits for fractional bits (8 LSB)
	uint16_t delta = total_samples / SAMPLING_FREQ;			//8 MSB = integer, 8 LSB = fractional. integer represents index in wave table.
 800059c:	4b03      	ldr	r3, [pc, #12]	; (80005ac <calculate_delta+0x10>)
	total_samples <<= 8;									//shift left 8 bits for fractional bits (8 LSB)
 800059e:	0400      	lsls	r0, r0, #16
	uint16_t delta = total_samples / SAMPLING_FREQ;			//8 MSB = integer, 8 LSB = fractional. integer represents index in wave table.
 80005a0:	fba3 3000 	umull	r3, r0, r3, r0
	return delta;
}
 80005a4:	f3c0 30cf 	ubfx	r0, r0, #15, #16
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	be37c63b 	.word	0xbe37c63b

080005b0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005b0:	4b0e      	ldr	r3, [pc, #56]	; (80005ec <HAL_MspInit+0x3c>)
{
 80005b2:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80005b4:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005b6:	490e      	ldr	r1, [pc, #56]	; (80005f0 <HAL_MspInit+0x40>)
  __HAL_RCC_AFIO_CLK_ENABLE();
 80005b8:	f042 0201 	orr.w	r2, r2, #1
 80005bc:	619a      	str	r2, [r3, #24]
 80005be:	699a      	ldr	r2, [r3, #24]
 80005c0:	f002 0201 	and.w	r2, r2, #1
 80005c4:	9200      	str	r2, [sp, #0]
 80005c6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c8:	69da      	ldr	r2, [r3, #28]
 80005ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80005ce:	61da      	str	r2, [r3, #28]
 80005d0:	69db      	ldr	r3, [r3, #28]
 80005d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005d6:	9301      	str	r3, [sp, #4]
 80005d8:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005da:	684b      	ldr	r3, [r1, #4]
 80005dc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005e4:	604b      	str	r3, [r1, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005e6:	b002      	add	sp, #8
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	40021000 	.word	0x40021000
 80005f0:	40010000 	.word	0x40010000

080005f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80005f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f8:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C2)
 80005fa:	6802      	ldr	r2, [r0, #0]
 80005fc:	4b21      	ldr	r3, [pc, #132]	; (8000684 <HAL_I2C_MspInit+0x90>)
{
 80005fe:	b087      	sub	sp, #28
  if(hi2c->Instance==I2C2)
 8000600:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000602:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000606:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hi2c->Instance==I2C2)
 800060a:	d002      	beq.n	8000612 <HAL_I2C_MspInit+0x1e>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800060c:	b007      	add	sp, #28
 800060e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000612:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000614:	f44f 6840 	mov.w	r8, #3072	; 0xc00
 8000618:	f04f 0912 	mov.w	r9, #18
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800061c:	4f1a      	ldr	r7, [pc, #104]	; (8000688 <HAL_I2C_MspInit+0x94>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800061e:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000620:	69bb      	ldr	r3, [r7, #24]
 8000622:	4605      	mov	r5, r0
 8000624:	f043 0308 	orr.w	r3, r3, #8
 8000628:	61bb      	str	r3, [r7, #24]
 800062a:	69bb      	ldr	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800062c:	4817      	ldr	r0, [pc, #92]	; (800068c <HAL_I2C_MspInit+0x98>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800062e:	f003 0308 	and.w	r3, r3, #8
 8000632:	9300      	str	r3, [sp, #0]
 8000634:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000636:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000638:	e9cd 8902 	strd	r8, r9, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800063c:	f001 fa86 	bl	8001b4c <HAL_GPIO_Init>
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000640:	f04f 0c10 	mov.w	ip, #16
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000644:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000646:	69fb      	ldr	r3, [r7, #28]
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8000648:	4e11      	ldr	r6, [pc, #68]	; (8000690 <HAL_I2C_MspInit+0x9c>)
    __HAL_RCC_I2C2_CLK_ENABLE();
 800064a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800064e:	61fb      	str	r3, [r7, #28]
 8000650:	69fb      	ldr	r3, [r7, #28]
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8000652:	4910      	ldr	r1, [pc, #64]	; (8000694 <HAL_I2C_MspInit+0xa0>)
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000654:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000658:	9301      	str	r3, [sp, #4]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 800065a:	4630      	mov	r0, r6
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800065c:	e9c6 c401 	strd	ip, r4, [r6, #4]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000660:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000664:	e9c6 4406 	strd	r4, r4, [r6, #24]
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000668:	9b01      	ldr	r3, [sp, #4]
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 800066a:	6031      	str	r1, [r6, #0]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800066c:	60f2      	str	r2, [r6, #12]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 800066e:	f001 f93b 	bl	80018e8 <HAL_DMA_Init>
 8000672:	b920      	cbnz	r0, 800067e <HAL_I2C_MspInit+0x8a>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8000674:	636e      	str	r6, [r5, #52]	; 0x34
 8000676:	6275      	str	r5, [r6, #36]	; 0x24
}
 8000678:	b007      	add	sp, #28
 800067a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      Error_Handler();
 800067e:	f7ff feed 	bl	800045c <Error_Handler>
 8000682:	e7f7      	b.n	8000674 <HAL_I2C_MspInit+0x80>
 8000684:	40005800 	.word	0x40005800
 8000688:	40021000 	.word	0x40021000
 800068c:	40010c00 	.word	0x40010c00
 8000690:	20000280 	.word	0x20000280
 8000694:	40020044 	.word	0x40020044

08000698 <HAL_SPI_MspInit>:
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000698:	2300      	movs	r3, #0
{
 800069a:	b570      	push	{r4, r5, r6, lr}
  if(hspi->Instance==SPI1)
 800069c:	6801      	ldr	r1, [r0, #0]
 800069e:	4a16      	ldr	r2, [pc, #88]	; (80006f8 <HAL_SPI_MspInit+0x60>)
{
 80006a0:	b086      	sub	sp, #24
  if(hspi->Instance==SPI1)
 80006a2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80006a8:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if(hspi->Instance==SPI1)
 80006ac:	d001      	beq.n	80006b2 <HAL_SPI_MspInit+0x1a>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80006ae:	b006      	add	sp, #24
 80006b0:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80006b2:	24a0      	movs	r4, #160	; 0xa0
 80006b4:	2502      	movs	r5, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006b6:	2603      	movs	r6, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80006bc:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80006c0:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c2:	480e      	ldr	r0, [pc, #56]	; (80006fc <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80006c8:	619a      	str	r2, [r3, #24]
 80006ca:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006cc:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006ce:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80006d2:	9200      	str	r2, [sp, #0]
 80006d4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	699a      	ldr	r2, [r3, #24]
 80006d8:	f042 0204 	orr.w	r2, r2, #4
 80006dc:	619a      	str	r2, [r3, #24]
 80006de:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80006e0:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e4:	f003 0304 	and.w	r3, r3, #4
 80006e8:	9301      	str	r3, [sp, #4]
 80006ea:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006ec:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ee:	f001 fa2d 	bl	8001b4c <HAL_GPIO_Init>
}
 80006f2:	b006      	add	sp, #24
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	bf00      	nop
 80006f8:	40013000 	.word	0x40013000
 80006fc:	40010800 	.word	0x40010800

08000700 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8000700:	6803      	ldr	r3, [r0, #0]
 8000702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000706:	d000      	beq.n	800070a <HAL_TIM_Base_MspInit+0xa>
 8000708:	4770      	bx	lr

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800070a:	2101      	movs	r1, #1
    __HAL_RCC_TIM2_CLK_ENABLE();
 800070c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000710:	69d8      	ldr	r0, [r3, #28]
{
 8000712:	b500      	push	{lr}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000714:	4308      	orrs	r0, r1
 8000716:	61d8      	str	r0, [r3, #28]
 8000718:	69db      	ldr	r3, [r3, #28]
{
 800071a:	b083      	sub	sp, #12
    __HAL_RCC_TIM2_CLK_ENABLE();
 800071c:	400b      	ands	r3, r1
 800071e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000720:	2200      	movs	r2, #0
 8000722:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000724:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000726:	f001 f881 	bl	800182c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800072a:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800072c:	b003      	add	sp, #12
 800072e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000732:	f001 b8b3 	b.w	800189c <HAL_NVIC_EnableIRQ>
 8000736:	bf00      	nop

08000738 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000738:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073a:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 800073c:	6802      	ldr	r2, [r0, #0]
 800073e:	4b20      	ldr	r3, [pc, #128]	; (80007c0 <HAL_UART_MspInit+0x88>)
{
 8000740:	b087      	sub	sp, #28
  if(huart->Instance==USART1)
 8000742:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000744:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000748:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(huart->Instance==USART1)
 800074c:	d001      	beq.n	8000752 <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800074e:	b007      	add	sp, #28
 8000750:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000752:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000756:	2102      	movs	r1, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000758:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 800075a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800075e:	699a      	ldr	r2, [r3, #24]
 8000760:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000764:	619a      	str	r2, [r3, #24]
 8000766:	699a      	ldr	r2, [r3, #24]
 8000768:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800076c:	9200      	str	r2, [sp, #0]
 800076e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000770:	699a      	ldr	r2, [r3, #24]
 8000772:	f042 0204 	orr.w	r2, r2, #4
 8000776:	619a      	str	r2, [r3, #24]
 8000778:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800077a:	e9cd 0102 	strd	r0, r1, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800077e:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000782:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000788:	a902      	add	r1, sp, #8
 800078a:	f500 3083 	add.w	r0, r0, #67072	; 0x10600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800078e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000790:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000792:	f001 f9db 	bl	8001b4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000796:	2300      	movs	r3, #0
 8000798:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079c:	a902      	add	r1, sp, #8
 800079e:	4809      	ldr	r0, [pc, #36]	; (80007c4 <HAL_UART_MspInit+0x8c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a6:	f001 f9d1 	bl	8001b4c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007aa:	4622      	mov	r2, r4
 80007ac:	4621      	mov	r1, r4
 80007ae:	2025      	movs	r0, #37	; 0x25
 80007b0:	f001 f83c 	bl	800182c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007b4:	2025      	movs	r0, #37	; 0x25
 80007b6:	f001 f871 	bl	800189c <HAL_NVIC_EnableIRQ>
}
 80007ba:	b007      	add	sp, #28
 80007bc:	bd30      	pop	{r4, r5, pc}
 80007be:	bf00      	nop
 80007c0:	40013800 	.word	0x40013800
 80007c4:	40010800 	.word	0x40010800

080007c8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007c8:	e7fe      	b.n	80007c8 <NMI_Handler>
 80007ca:	bf00      	nop

080007cc <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007cc:	e7fe      	b.n	80007cc <HardFault_Handler>
 80007ce:	bf00      	nop

080007d0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007d0:	e7fe      	b.n	80007d0 <MemManage_Handler>
 80007d2:	bf00      	nop

080007d4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007d4:	e7fe      	b.n	80007d4 <BusFault_Handler>
 80007d6:	bf00      	nop

080007d8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007d8:	e7fe      	b.n	80007d8 <UsageFault_Handler>
 80007da:	bf00      	nop

080007dc <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop

080007e0 <DebugMon_Handler>:
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop

080007e4 <PendSV_Handler>:
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop

080007e8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007e8:	f000 bfea 	b.w	80017c0 <HAL_IncTick>

080007ec <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 80007ec:	4801      	ldr	r0, [pc, #4]	; (80007f4 <DMA1_Channel4_IRQHandler+0x8>)
 80007ee:	f001 b919 	b.w	8001a24 <HAL_DMA_IRQHandler>
 80007f2:	bf00      	nop
 80007f4:	20000280 	.word	0x20000280

080007f8 <TIM2_IRQHandler>:
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */
	sample();
 80007f8:	f7ff be20 	b.w	800043c <sample>

080007fc <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007fc:	4801      	ldr	r0, [pc, #4]	; (8000804 <USART1_IRQHandler+0x8>)
 80007fe:	f002 bb07 	b.w	8002e10 <HAL_UART_IRQHandler>
 8000802:	bf00      	nop
 8000804:	200002c4 	.word	0x200002c4

08000808 <modulate>:
		}
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
	}
}

static inline int16_t modulate(uint8_t voice_index) {
 8000808:	b5f0      	push	{r4, r5, r6, r7, lr}
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {			//loop through all operators of voice
		/*update phase of active operator*/
		op[op_index][voice_index].phase = update_phase(op[op_index][voice_index].delta, op[op_index][voice_index].phase);
 800080a:	4eb6      	ldr	r6, [pc, #728]	; (8000ae4 <modulate+0x2dc>)
 800080c:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8000810:	eb06 0343 	add.w	r3, r6, r3, lsl #1
	-27, -25, -24, -22, -21, -19, -17, -16, -14, -12, -10, -9,  -7,  -5,  -3,  -2,
};

uint16_t note_to_freq(uint8_t note_value);
uint16_t calculate_delta(uint16_t freq);
static inline uint16_t update_phase(uint16_t delta, uint16_t phase) { return delta + phase; };
 8000814:	f8b3 c078 	ldrh.w	ip, [r3, #120]	; 0x78
 8000818:	f8b3 70e8 	ldrh.w	r7, [r3, #232]	; 0xe8
 800081c:	891d      	ldrh	r5, [r3, #8]
 800081e:	88d9      	ldrh	r1, [r3, #6]
 8000820:	f8b3 4076 	ldrh.w	r4, [r3, #118]	; 0x76
 8000824:	f8b3 20e6 	ldrh.w	r2, [r3, #230]	; 0xe6
 8000828:	440d      	add	r5, r1
 800082a:	4464      	add	r4, ip
 800082c:	f8b3 1156 	ldrh.w	r1, [r3, #342]	; 0x156
 8000830:	f8b3 c158 	ldrh.w	ip, [r3, #344]	; 0x158
 8000834:	443a      	add	r2, r7
	}

	switch (algo) {
 8000836:	4fac      	ldr	r7, [pc, #688]	; (8000ae8 <modulate+0x2e0>)
 8000838:	4461      	add	r1, ip
 800083a:	783f      	ldrb	r7, [r7, #0]
 800083c:	b2ad      	uxth	r5, r5
 800083e:	b2a4      	uxth	r4, r4
 8000840:	b292      	uxth	r2, r2
 8000842:	b289      	uxth	r1, r1
		op[op_index][voice_index].phase = update_phase(op[op_index][voice_index].delta, op[op_index][voice_index].phase);
 8000844:	811d      	strh	r5, [r3, #8]
 8000846:	f8a3 4078 	strh.w	r4, [r3, #120]	; 0x78
 800084a:	f8a3 20e8 	strh.w	r2, [r3, #232]	; 0xe8
 800084e:	f8a3 1158 	strh.w	r1, [r3, #344]	; 0x158
 8000852:	00c3      	lsls	r3, r0, #3
 8000854:	2f0b      	cmp	r7, #11
 8000856:	f200 81c6 	bhi.w	8000be6 <modulate+0x3de>
 800085a:	e8df f017 	tbh	[pc, r7, lsl #1]
 800085e:	0036      	.short	0x0036
 8000860:	0074005e 	.word	0x0074005e
 8000864:	00bd009b 	.word	0x00bd009b
 8000868:	010400db 	.word	0x010400db
 800086c:	014b0125 	.word	0x014b0125
 8000870:	01a6017e 	.word	0x01a6017e
 8000874:	000c      	.short	0x000c
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000876:	4f9d      	ldr	r7, [pc, #628]	; (8000aec <modulate+0x2e4>)
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
		return ((int16_t)op2 + op1 + op0) / 3;
		break;
	case 0x0B:
		op3 = (int16_t)get_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000878:	1a1b      	subs	r3, r3, r0
 800087a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800087e:	0a09      	lsrs	r1, r1, #8
 8000880:	0a12      	lsrs	r2, r2, #8
 8000882:	f893 0154 	ldrb.w	r0, [r3, #340]	; 0x154
 8000886:	f917 e001 	ldrsb.w	lr, [r7, r1]
		op2 = (int16_t)get_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 800088a:	f917 c002 	ldrsb.w	ip, [r7, r2]
 800088e:	f893 10e4 	ldrb.w	r1, [r3, #228]	; 0xe4
 8000892:	0a24      	lsrs	r4, r4, #8
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000894:	573e      	ldrsb	r6, [r7, r4]
 8000896:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
 800089a:	0a2d      	lsrs	r5, r5, #8
		op3 = (int16_t)get_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 800089c:	fb00 f00e 	mul.w	r0, r0, lr
		op2 = (int16_t)get_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80008a0:	fb01 f10c 	mul.w	r1, r1, ip
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 80008a4:	577c      	ldrsb	r4, [r7, r5]
 80008a6:	791b      	ldrb	r3, [r3, #4]
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80008a8:	fb02 f206 	mul.w	r2, r2, r6
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 80008ac:	fb03 f304 	mul.w	r3, r3, r4
		return ((int16_t)op3 + op2 + op1 + op0) >> 2;
 80008b0:	f341 11c7 	sbfx	r1, r1, #7, #8
 80008b4:	f340 10c7 	sbfx	r0, r0, #7, #8
 80008b8:	4408      	add	r0, r1
 80008ba:	f342 12c7 	sbfx	r2, r2, #7, #8
 80008be:	4410      	add	r0, r2
 80008c0:	f343 13c7 	sbfx	r3, r3, #7, #8
 80008c4:	4418      	add	r0, r3
 80008c6:	1080      	asrs	r0, r0, #2
		break;
	default:
		break;
	}
	return 0;
}
 80008c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 80008ca:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 80008cc:	4888      	ldr	r0, [pc, #544]	; (8000af0 <modulate+0x2e8>)
 80008ce:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 80008d2:	0a0e      	lsrs	r6, r1, #8
 80008d4:	5786      	ldrsb	r6, [r0, r6]
 80008d6:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80008da:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 80008dc:	fb01 f106 	mul.w	r1, r1, r6
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80008e0:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 80008e4:	b2d2      	uxtb	r2, r2
 80008e6:	5686      	ldrsb	r6, [r0, r2]
 80008e8:	f893 10e4 	ldrb.w	r1, [r3, #228]	; 0xe4
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80008ec:	0a22      	lsrs	r2, r4, #8
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80008ee:	fb01 f106 	mul.w	r1, r1, r6
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80008f2:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 80008f6:	b2d2      	uxtb	r2, r2
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80008f8:	5680      	ldrsb	r0, [r0, r2]
 80008fa:	f893 1074 	ldrb.w	r1, [r3, #116]	; 0x74
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 80008fe:	0a2a      	lsrs	r2, r5, #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000900:	fb01 f100 	mul.w	r1, r1, r0
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000904:	4c79      	ldr	r4, [pc, #484]	; (8000aec <modulate+0x2e4>)
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000906:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 800090a:	b2d2      	uxtb	r2, r2
 800090c:	7918      	ldrb	r0, [r3, #4]
 800090e:	56a3      	ldrsb	r3, [r4, r2]
 8000910:	fb00 f003 	mul.w	r0, r0, r3
		return op0;
 8000914:	f340 10c7 	sbfx	r0, r0, #7, #8
}
 8000918:	bdf0      	pop	{r4, r5, r6, r7, pc}
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 800091a:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 800091c:	4874      	ldr	r0, [pc, #464]	; (8000af0 <modulate+0x2e8>)
 800091e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000922:	0a16      	lsrs	r6, r2, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000924:	5787      	ldrsb	r7, [r0, r6]
 8000926:	0a09      	lsrs	r1, r1, #8
 8000928:	f893 20e4 	ldrb.w	r2, [r3, #228]	; 0xe4
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 800092c:	5646      	ldrsb	r6, [r0, r1]
 800092e:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000932:	fb02 f207 	mul.w	r2, r2, r7
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000936:	fb01 f106 	mul.w	r1, r1, r6
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 800093a:	11d2      	asrs	r2, r2, #7
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 800093c:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000940:	eb02 2214 	add.w	r2, r2, r4, lsr #8
 8000944:	e7d7      	b.n	80008f6 <modulate+0xee>
 8000946:	4f6a      	ldr	r7, [pc, #424]	; (8000af0 <modulate+0x2e8>)
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000948:	1a1b      	subs	r3, r3, r0
 800094a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800094e:	0a12      	lsrs	r2, r2, #8
 8000950:	56be      	ldrsb	r6, [r7, r2]
 8000952:	f893 00e4 	ldrb.w	r0, [r3, #228]	; 0xe4
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000956:	0a22      	lsrs	r2, r4, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000958:	fb00 f006 	mul.w	r0, r0, r6
 800095c:	0a09      	lsrs	r1, r1, #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 800095e:	eb02 12e0 	add.w	r2, r2, r0, asr #7
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000962:	567c      	ldrsb	r4, [r7, r1]
 8000964:	b2d2      	uxtb	r2, r2
 8000966:	f893 0154 	ldrb.w	r0, [r3, #340]	; 0x154
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 800096a:	56b9      	ldrsb	r1, [r7, r2]
 800096c:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000970:	fb00 f004 	mul.w	r0, r0, r4
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000974:	fb02 f101 	mul.w	r1, r2, r1
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000978:	0a2a      	lsrs	r2, r5, #8
 800097a:	eb02 12e0 	add.w	r2, r2, r0, asr #7
 800097e:	eb02 12e1 	add.w	r2, r2, r1, asr #7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000982:	495a      	ldr	r1, [pc, #360]	; (8000aec <modulate+0x2e4>)
 8000984:	b2d2      	uxtb	r2, r2
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000986:	7918      	ldrb	r0, [r3, #4]
 8000988:	568b      	ldrsb	r3, [r1, r2]
 800098a:	fb00 f003 	mul.w	r0, r0, r3
		return op0;
 800098e:	f340 10c7 	sbfx	r0, r0, #7, #8
}
 8000992:	bdf0      	pop	{r4, r5, r6, r7, pc}
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000994:	4f56      	ldr	r7, [pc, #344]	; (8000af0 <modulate+0x2e8>)
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000996:	1a1b      	subs	r3, r3, r0
 8000998:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800099c:	0a09      	lsrs	r1, r1, #8
 800099e:	567e      	ldrsb	r6, [r7, r1]
 80009a0:	f893 0154 	ldrb.w	r0, [r3, #340]	; 0x154
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80009a4:	f893 1074 	ldrb.w	r1, [r3, #116]	; 0x74
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 80009a8:	fb00 f006 	mul.w	r0, r0, r6
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80009ac:	f3c0 10c7 	ubfx	r0, r0, #7, #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80009b0:	eb00 2414 	add.w	r4, r0, r4, lsr #8
 80009b4:	b2e4      	uxtb	r4, r4
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80009b6:	eb00 2212 	add.w	r2, r0, r2, lsr #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80009ba:	573e      	ldrsb	r6, [r7, r4]
 80009bc:	b2d2      	uxtb	r2, r2
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80009be:	56bc      	ldrsb	r4, [r7, r2]
 80009c0:	f893 00e4 	ldrb.w	r0, [r3, #228]	; 0xe4
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80009c4:	fb01 f206 	mul.w	r2, r1, r6
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80009c8:	fb00 f104 	mul.w	r1, r0, r4
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80009cc:	11d2      	asrs	r2, r2, #7
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 80009ce:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 80009d2:	eb02 2215 	add.w	r2, r2, r5, lsr #8
 80009d6:	e7d4      	b.n	8000982 <modulate+0x17a>
 80009d8:	4f45      	ldr	r7, [pc, #276]	; (8000af0 <modulate+0x2e8>)
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 80009da:	1a1b      	subs	r3, r3, r0
 80009dc:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 80009e0:	0a10      	lsrs	r0, r2, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80009e2:	563e      	ldrsb	r6, [r7, r0]
 80009e4:	f893 20e4 	ldrb.w	r2, [r3, #228]	; 0xe4
 80009e8:	0a09      	lsrs	r1, r1, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 80009ea:	5679      	ldrsb	r1, [r7, r1]
 80009ec:	f893 0154 	ldrb.w	r0, [r3, #340]	; 0x154
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 80009f0:	fb02 f206 	mul.w	r2, r2, r6
 80009f4:	0a24      	lsrs	r4, r4, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 80009f6:	fb00 f001 	mul.w	r0, r0, r1
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 80009fa:	573c      	ldrsb	r4, [r7, r4]
 80009fc:	f893 1074 	ldrb.w	r1, [r3, #116]	; 0x74
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a00:	11d2      	asrs	r2, r2, #7
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a02:	fb01 f104 	mul.w	r1, r1, r4
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3 + op2 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000a06:	eb02 12e0 	add.w	r2, r2, r0, asr #7
 8000a0a:	eb02 2215 	add.w	r2, r2, r5, lsr #8
 8000a0e:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000a12:	e7b6      	b.n	8000982 <modulate+0x17a>
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000a14:	1a1b      	subs	r3, r3, r0
 8000a16:	4836      	ldr	r0, [pc, #216]	; (8000af0 <modulate+0x2e8>)
 8000a18:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000a1c:	0a0e      	lsrs	r6, r1, #8
 8000a1e:	5786      	ldrsb	r6, [r0, r6]
 8000a20:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a24:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000a26:	fb01 f106 	mul.w	r1, r1, r6
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a2a:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000a2e:	b2d2      	uxtb	r2, r2
 8000a30:	5680      	ldrsb	r0, [r0, r2]
 8000a32:	f893 10e4 	ldrb.w	r1, [r3, #228]	; 0xe4
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a36:	0a22      	lsrs	r2, r4, #8
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a38:	fb01 f100 	mul.w	r1, r1, r0
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000a3c:	482b      	ldr	r0, [pc, #172]	; (8000aec <modulate+0x2e4>)
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a3e:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000a42:	b2d2      	uxtb	r2, r2
 8000a44:	0a2d      	lsrs	r5, r5, #8
 8000a46:	5681      	ldrsb	r1, [r0, r2]
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000a48:	5742      	ldrsb	r2, [r0, r5]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a4a:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000a4e:	791b      	ldrb	r3, [r3, #4]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a50:	fb00 f001 	mul.w	r0, r0, r1
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000a54:	fb03 f302 	mul.w	r3, r3, r2
		return ((int16_t)op2 + op0) >> 1;
 8000a58:	f340 10c7 	sbfx	r0, r0, #7, #8
 8000a5c:	f343 13c7 	sbfx	r3, r3, #7, #8
 8000a60:	4418      	add	r0, r3
 8000a62:	1040      	asrs	r0, r0, #1
}
 8000a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000a66:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000a68:	4821      	ldr	r0, [pc, #132]	; (8000af0 <modulate+0x2e8>)
 8000a6a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000a6e:	0a0e      	lsrs	r6, r1, #8
 8000a70:	5786      	ldrsb	r6, [r0, r6]
 8000a72:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a76:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000a78:	fb01 f106 	mul.w	r1, r1, r6
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000a7c:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000a80:	b2d2      	uxtb	r2, r2
 8000a82:	5681      	ldrsb	r1, [r0, r2]
 8000a84:	f893 20e4 	ldrb.w	r2, [r3, #228]	; 0xe4
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000a88:	4818      	ldr	r0, [pc, #96]	; (8000aec <modulate+0x2e4>)
 8000a8a:	fb02 f201 	mul.w	r2, r2, r1
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a8e:	f3c2 12c7 	ubfx	r2, r2, #7, #8
 8000a92:	eb02 2114 	add.w	r1, r2, r4, lsr #8
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000a96:	eb02 2215 	add.w	r2, r2, r5, lsr #8
 8000a9a:	b2c9      	uxtb	r1, r1
 8000a9c:	b2d2      	uxtb	r2, r2
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000a9e:	5641      	ldrsb	r1, [r0, r1]
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000aa0:	5682      	ldrsb	r2, [r0, r2]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000aa2:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
 8000aa6:	e7d2      	b.n	8000a4e <modulate+0x246>
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000aa8:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000aaa:	4811      	ldr	r0, [pc, #68]	; (8000af0 <modulate+0x2e8>)
 8000aac:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000ab0:	0a0f      	lsrs	r7, r1, #8
 8000ab2:	0a26      	lsrs	r6, r4, #8
 8000ab4:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
 8000ab8:	57c4      	ldrsb	r4, [r0, r7]
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000aba:	5786      	ldrsb	r6, [r0, r6]
 8000abc:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000ac0:	fb01 f404 	mul.w	r4, r1, r4
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000ac4:	fb00 f006 	mul.w	r0, r0, r6
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000ac8:	0a11      	lsrs	r1, r2, #8
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000aca:	0a2a      	lsrs	r2, r5, #8
 8000acc:	eb02 12e0 	add.w	r2, r2, r0, asr #7
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000ad0:	eb01 11e4 	add.w	r1, r1, r4, asr #7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000ad4:	4805      	ldr	r0, [pc, #20]	; (8000aec <modulate+0x2e4>)
 8000ad6:	b2c9      	uxtb	r1, r1
 8000ad8:	b2d2      	uxtb	r2, r2
 8000ada:	5641      	ldrsb	r1, [r0, r1]
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000adc:	5682      	ldrsb	r2, [r0, r2]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000ade:	f893 00e4 	ldrb.w	r0, [r3, #228]	; 0xe4
 8000ae2:	e7b4      	b.n	8000a4e <modulate+0x246>
 8000ae4:	20000028 	.word	0x20000028
 8000ae8:	200001ec 	.word	0x200001ec
 8000aec:	080032ec 	.word	0x080032ec
 8000af0:	080031ec 	.word	0x080031ec
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000af4:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000af6:	483d      	ldr	r0, [pc, #244]	; (8000bec <modulate+0x3e4>)
 8000af8:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000afc:	0a09      	lsrs	r1, r1, #8
 8000afe:	5640      	ldrsb	r0, [r0, r1]
 8000b00:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000b04:	4e3a      	ldr	r6, [pc, #232]	; (8000bf0 <modulate+0x3e8>)
 8000b06:	fb01 f100 	mul.w	r1, r1, r0
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b0a:	f3c1 11c7 	ubfx	r1, r1, #7, #8
 8000b0e:	eb01 2212 	add.w	r2, r1, r2, lsr #8
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b12:	eb01 2014 	add.w	r0, r1, r4, lsr #8
 8000b16:	b2c0      	uxtb	r0, r0
 8000b18:	b2d4      	uxtb	r4, r2
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b1a:	eb01 2215 	add.w	r2, r1, r5, lsr #8
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b1e:	5737      	ldrsb	r7, [r6, r4]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b20:	5635      	ldrsb	r5, [r6, r0]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b22:	f893 10e4 	ldrb.w	r1, [r3, #228]	; 0xe4
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b26:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
 8000b2a:	b2d2      	uxtb	r2, r2
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b2c:	56b4      	ldrsb	r4, [r6, r2]
 8000b2e:	791a      	ldrb	r2, [r3, #4]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b30:	fb01 f307 	mul.w	r3, r1, r7
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b34:	fb00 f105 	mul.w	r1, r0, r5
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b38:	fb02 f204 	mul.w	r2, r2, r4
		return ((int16_t)op2 + op1 + op0) / 3;
 8000b3c:	f343 13c7 	sbfx	r3, r3, #7, #8
 8000b40:	f341 11c7 	sbfx	r1, r1, #7, #8
		return ((int16_t)op2 + op1 + op0) / 3;
 8000b44:	f342 12c7 	sbfx	r2, r2, #7, #8
 8000b48:	440b      	add	r3, r1
 8000b4a:	482a      	ldr	r0, [pc, #168]	; (8000bf4 <modulate+0x3ec>)
 8000b4c:	4413      	add	r3, r2
 8000b4e:	fb80 2003 	smull	r2, r0, r0, r3
 8000b52:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8000b56:	b200      	sxth	r0, r0
}
 8000b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b5a:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000b5c:	4823      	ldr	r0, [pc, #140]	; (8000bec <modulate+0x3e4>)
 8000b5e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000b62:	0a09      	lsrs	r1, r1, #8
 8000b64:	5640      	ldrsb	r0, [r0, r1]
 8000b66:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000b6a:	4e21      	ldr	r6, [pc, #132]	; (8000bf0 <modulate+0x3e8>)
 8000b6c:	fb01 f100 	mul.w	r1, r1, r0
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b70:	f3c1 11c7 	ubfx	r1, r1, #7, #8
 8000b74:	eb01 2212 	add.w	r2, r1, r2, lsr #8
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b78:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8000b7c:	b2d0      	uxtb	r0, r2
 8000b7e:	b2ca      	uxtb	r2, r1
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b80:	f916 c000 	ldrsb.w	ip, [r6, r0]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b84:	56b7      	ldrsb	r7, [r6, r2]
 8000b86:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b8a:	f893 20e4 	ldrb.w	r2, [r3, #228]	; 0xe4
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b8e:	7919      	ldrb	r1, [r3, #4]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b90:	fb00 f007 	mul.w	r0, r0, r7
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b94:	fb02 f30c 	mul.w	r3, r2, ip
 8000b98:	0a2d      	lsrs	r5, r5, #8
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b9a:	5774      	ldrsb	r4, [r6, r5]
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b9c:	fb01 f204 	mul.w	r2, r1, r4
		return ((int16_t)op2 + op1 + op0) / 3;
 8000ba0:	f343 13c7 	sbfx	r3, r3, #7, #8
 8000ba4:	f340 11c7 	sbfx	r1, r0, #7, #8
 8000ba8:	e7cc      	b.n	8000b44 <modulate+0x33c>
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000baa:	1a1b      	subs	r3, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000bac:	480f      	ldr	r0, [pc, #60]	; (8000bec <modulate+0x3e4>)
 8000bae:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8000bb2:	0a09      	lsrs	r1, r1, #8
 8000bb4:	5641      	ldrsb	r1, [r0, r1]
 8000bb6:	f893 0154 	ldrb.w	r0, [r3, #340]	; 0x154
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000bba:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000bbc:	fb00 f001 	mul.w	r0, r0, r1
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000bc0:	490b      	ldr	r1, [pc, #44]	; (8000bf0 <modulate+0x3e8>)
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000bc2:	eb02 12e0 	add.w	r2, r2, r0, asr #7
 8000bc6:	0a24      	lsrs	r4, r4, #8
 8000bc8:	b2d2      	uxtb	r2, r2
 8000bca:	568f      	ldrsb	r7, [r1, r2]
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000bcc:	570e      	ldrsb	r6, [r1, r4]
 8000bce:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000bd2:	f893 20e4 	ldrb.w	r2, [r3, #228]	; 0xe4
 8000bd6:	0a2d      	lsrs	r5, r5, #8
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000bd8:	574c      	ldrsb	r4, [r1, r5]
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000bda:	fb00 f006 	mul.w	r0, r0, r6
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000bde:	7919      	ldrb	r1, [r3, #4]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000be0:	fb02 f307 	mul.w	r3, r2, r7
 8000be4:	e7da      	b.n	8000b9c <modulate+0x394>
	switch (algo) {
 8000be6:	2000      	movs	r0, #0
}
 8000be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bea:	bf00      	nop
 8000bec:	080031ec 	.word	0x080031ec
 8000bf0:	080032ec 	.word	0x080032ec
 8000bf4:	55555556 	.word	0x55555556

08000bf8 <init_synth>:
 *      Author: Tennyson Cheng
 */

#include "synth.h"

void init_synth() {
 8000bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		op_release[i] = 110;//ENV_MAX_RATE;				//default release 128
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);//ENV_MAX_RATE << 8;
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);//ENV_MAX_RATE << 8;
		op_release_inc[i] = calculate_env_inc(op_release[i]);//ENV_MAX_RATE << 8;
		for (uint8_t o = 0; o < MAX_VOICES; o++) {
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000bfc:	4cc5      	ldr	r4, [pc, #788]	; (8000f14 <init_synth+0x31c>)
		algo = 0x00;								//default algorithm 0
 8000bfe:	f04f 0600 	mov.w	r6, #0
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000c02:	4623      	mov	r3, r4
 8000c04:	46a3      	mov	fp, r4
 8000c06:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000c08:	46a2      	mov	sl, r4
 8000c0a:	881d      	ldrh	r5, [r3, #0]
 8000c0c:	4bc2      	ldr	r3, [pc, #776]	; (8000f18 <init_synth+0x320>)
void init_synth() {
 8000c0e:	b097      	sub	sp, #92	; 0x5c
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000c10:	e9cd 4400 	strd	r4, r4, [sp]
 8000c14:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000c18:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8000c1c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000c20:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000c24:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 8000c28:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 8000c2c:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
 8000c30:	9410      	str	r4, [sp, #64]	; 0x40
 8000c32:	6018      	str	r0, [r3, #0]
 8000c34:	9411      	str	r4, [sp, #68]	; 0x44
 8000c36:	6059      	str	r1, [r3, #4]
 8000c38:	9412      	str	r4, [sp, #72]	; 0x48
 8000c3a:	609a      	str	r2, [r3, #8]
 8000c3c:	819d      	strh	r5, [r3, #12]
 8000c3e:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
 8000c42:	835d      	strh	r5, [r3, #26]
 8000c44:	f8c3 000e 	str.w	r0, [r3, #14]
 8000c48:	f8c3 1012 	str.w	r1, [r3, #18]
 8000c4c:	f8c3 2016 	str.w	r2, [r3, #22]
 8000c50:	e8ba 0007 	ldmia.w	sl!, {r0, r1, r2}
 8000c54:	61d8      	str	r0, [r3, #28]
		algo = 0x00;								//default algorithm 0
 8000c56:	48b1      	ldr	r0, [pc, #708]	; (8000f1c <init_synth+0x324>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000c58:	46a3      	mov	fp, r4
		algo = 0x00;								//default algorithm 0
 8000c5a:	7006      	strb	r6, [r0, #0]
	for (uint8_t i = 0; i < MAX_OPERATORS; i++) {
 8000c5c:	f04f 3680 	mov.w	r6, #2155905152	; 0x80808080
 8000c60:	48af      	ldr	r0, [pc, #700]	; (8000f20 <init_synth+0x328>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000c62:	46a1      	mov	r9, r4
 8000c64:	6006      	str	r6, [r0, #0]
 8000c66:	f04f 3610 	mov.w	r6, #269488144	; 0x10101010
 8000c6a:	48ae      	ldr	r0, [pc, #696]	; (8000f24 <init_synth+0x32c>)
 8000c6c:	46a0      	mov	r8, r4
 8000c6e:	6006      	str	r6, [r0, #0]
 8000c70:	f04f 367e 	mov.w	r6, #2122219134	; 0x7e7e7e7e
 8000c74:	48ac      	ldr	r0, [pc, #688]	; (8000f28 <init_synth+0x330>)
 8000c76:	46a6      	mov	lr, r4
 8000c78:	6006      	str	r6, [r0, #0]
 8000c7a:	f04f 3678 	mov.w	r6, #2021161080	; 0x78787878
 8000c7e:	48ab      	ldr	r0, [pc, #684]	; (8000f2c <init_synth+0x334>)
 8000c80:	46a4      	mov	ip, r4
 8000c82:	6006      	str	r6, [r0, #0]
 8000c84:	f04f 3664 	mov.w	r6, #1684300900	; 0x64646464
 8000c88:	48a9      	ldr	r0, [pc, #676]	; (8000f30 <init_synth+0x338>)
 8000c8a:	4627      	mov	r7, r4
 8000c8c:	6006      	str	r6, [r0, #0]
 8000c8e:	f04f 366e 	mov.w	r6, #1852730990	; 0x6e6e6e6e
 8000c92:	48a8      	ldr	r0, [pc, #672]	; (8000f34 <init_synth+0x33c>)
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);//ENV_MAX_RATE << 8;
 8000c94:	f8df a2b0 	ldr.w	sl, [pc, #688]	; 8000f48 <init_synth+0x350>
 8000c98:	6006      	str	r6, [r0, #0]
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000c9a:	465e      	mov	r6, fp
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);//ENV_MAX_RATE << 8;
 8000c9c:	48a6      	ldr	r0, [pc, #664]	; (8000f38 <init_synth+0x340>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000c9e:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);//ENV_MAX_RATE << 8;
 8000ca2:	f8c0 a000 	str.w	sl, [r0]
 8000ca6:	f8c0 a004 	str.w	sl, [r0, #4]
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);//ENV_MAX_RATE << 8;
 8000caa:	48a4      	ldr	r0, [pc, #656]	; (8000f3c <init_synth+0x344>)
 8000cac:	f8df a29c 	ldr.w	sl, [pc, #668]	; 8000f4c <init_synth+0x354>
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000cb0:	9413      	str	r4, [sp, #76]	; 0x4c
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);//ENV_MAX_RATE << 8;
 8000cb2:	f8c0 a000 	str.w	sl, [r0]
 8000cb6:	f8c0 a004 	str.w	sl, [r0, #4]
		op_release_inc[i] = calculate_env_inc(op_release[i]);//ENV_MAX_RATE << 8;
 8000cba:	48a1      	ldr	r0, [pc, #644]	; (8000f40 <init_synth+0x348>)
 8000cbc:	f8df a290 	ldr.w	sl, [pc, #656]	; 8000f50 <init_synth+0x358>
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000cc0:	6219      	str	r1, [r3, #32]
		op_release_inc[i] = calculate_env_inc(op_release[i]);//ENV_MAX_RATE << 8;
 8000cc2:	f8c0 a000 	str.w	sl, [r0]
 8000cc6:	f8c0 a004 	str.w	sl, [r0, #4]
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000cca:	625a      	str	r2, [r3, #36]	; 0x24
 8000ccc:	851d      	strh	r5, [r3, #40]	; 0x28
 8000cce:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000cd0:	86dd      	strh	r5, [r3, #54]	; 0x36
 8000cd2:	f8a3 5044 	strh.w	r5, [r3, #68]	; 0x44
 8000cd6:	f8a3 5052 	strh.w	r5, [r3, #82]	; 0x52
 8000cda:	f8a3 5060 	strh.w	r5, [r3, #96]	; 0x60
 8000cde:	f8c3 002a 	str.w	r0, [r3, #42]	; 0x2a
 8000ce2:	f8c3 102e 	str.w	r1, [r3, #46]	; 0x2e
 8000ce6:	f8c3 2032 	str.w	r2, [r3, #50]	; 0x32
 8000cea:	f8a3 506e 	strh.w	r5, [r3, #110]	; 0x6e
 8000cee:	e8b9 0007 	ldmia.w	r9!, {r0, r1, r2}
 8000cf2:	f8a3 507c 	strh.w	r5, [r3, #124]	; 0x7c
 8000cf6:	6398      	str	r0, [r3, #56]	; 0x38
 8000cf8:	63d9      	str	r1, [r3, #60]	; 0x3c
 8000cfa:	641a      	str	r2, [r3, #64]	; 0x40
 8000cfc:	f8a3 508a 	strh.w	r5, [r3, #138]	; 0x8a
 8000d00:	e8b8 0007 	ldmia.w	r8!, {r0, r1, r2}
 8000d04:	f8a3 5098 	strh.w	r5, [r3, #152]	; 0x98
 8000d08:	f8c3 0046 	str.w	r0, [r3, #70]	; 0x46
 8000d0c:	f8c3 104a 	str.w	r1, [r3, #74]	; 0x4a
 8000d10:	f8c3 204e 	str.w	r2, [r3, #78]	; 0x4e
 8000d14:	e8be 0007 	ldmia.w	lr!, {r0, r1, r2}
 8000d18:	6558      	str	r0, [r3, #84]	; 0x54
 8000d1a:	6599      	str	r1, [r3, #88]	; 0x58
 8000d1c:	65da      	str	r2, [r3, #92]	; 0x5c
 8000d1e:	e8bc 0007 	ldmia.w	ip!, {r0, r1, r2}
 8000d22:	f8c3 0062 	str.w	r0, [r3, #98]	; 0x62
 8000d26:	f8c3 1066 	str.w	r1, [r3, #102]	; 0x66
 8000d2a:	f8c3 206a 	str.w	r2, [r3, #106]	; 0x6a
 8000d2e:	cf07      	ldmia	r7!, {r0, r1, r2}
 8000d30:	6718      	str	r0, [r3, #112]	; 0x70
 8000d32:	6759      	str	r1, [r3, #116]	; 0x74
 8000d34:	679a      	str	r2, [r3, #120]	; 0x78
 8000d36:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000d38:	465e      	mov	r6, fp
 8000d3a:	f8c3 007e 	str.w	r0, [r3, #126]	; 0x7e
 8000d3e:	f8c3 1082 	str.w	r1, [r3, #130]	; 0x82
 8000d42:	f8c3 2086 	str.w	r2, [r3, #134]	; 0x86
 8000d46:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000d48:	465e      	mov	r6, fp
 8000d4a:	f8c3 008c 	str.w	r0, [r3, #140]	; 0x8c
 8000d4e:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
 8000d52:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8000d56:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000d58:	465e      	mov	r6, fp
 8000d5a:	f8c3 009a 	str.w	r0, [r3, #154]	; 0x9a
 8000d5e:	f8c3 109e 	str.w	r1, [r3, #158]	; 0x9e
 8000d62:	f8c3 20a2 	str.w	r2, [r3, #162]	; 0xa2
 8000d66:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000d68:	465e      	mov	r6, fp
 8000d6a:	f8a3 50a6 	strh.w	r5, [r3, #166]	; 0xa6
 8000d6e:	f8a3 50b4 	strh.w	r5, [r3, #180]	; 0xb4
 8000d72:	f8a3 50c2 	strh.w	r5, [r3, #194]	; 0xc2
 8000d76:	f8a3 50d0 	strh.w	r5, [r3, #208]	; 0xd0
 8000d7a:	f8a3 50de 	strh.w	r5, [r3, #222]	; 0xde
 8000d7e:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
 8000d82:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac
 8000d86:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8000d8a:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000d8c:	465e      	mov	r6, fp
 8000d8e:	f8c3 00b6 	str.w	r0, [r3, #182]	; 0xb6
 8000d92:	f8c3 10ba 	str.w	r1, [r3, #186]	; 0xba
 8000d96:	f8c3 20be 	str.w	r2, [r3, #190]	; 0xbe
 8000d9a:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000d9c:	465e      	mov	r6, fp
 8000d9e:	f8c3 00c4 	str.w	r0, [r3, #196]	; 0xc4
 8000da2:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
 8000da6:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 8000daa:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000dac:	465e      	mov	r6, fp
 8000dae:	f8c3 00d2 	str.w	r0, [r3, #210]	; 0xd2
 8000db2:	f8c3 10d6 	str.w	r1, [r3, #214]	; 0xd6
 8000db6:	f8c3 20da 	str.w	r2, [r3, #218]	; 0xda
 8000dba:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000dbc:	465e      	mov	r6, fp
 8000dbe:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 8000dc2:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
 8000dc6:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8000dca:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000dcc:	465e      	mov	r6, fp
 8000dce:	f8a3 50ec 	strh.w	r5, [r3, #236]	; 0xec
 8000dd2:	f8a3 50fa 	strh.w	r5, [r3, #250]	; 0xfa
 8000dd6:	f8a3 5108 	strh.w	r5, [r3, #264]	; 0x108
 8000dda:	f8a3 5116 	strh.w	r5, [r3, #278]	; 0x116
 8000dde:	f8a3 5124 	strh.w	r5, [r3, #292]	; 0x124
 8000de2:	f8c3 00ee 	str.w	r0, [r3, #238]	; 0xee
 8000de6:	f8c3 10f2 	str.w	r1, [r3, #242]	; 0xf2
 8000dea:	f8c3 20f6 	str.w	r2, [r3, #246]	; 0xf6
 8000dee:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000df0:	465e      	mov	r6, fp
 8000df2:	f8c3 00fc 	str.w	r0, [r3, #252]	; 0xfc
 8000df6:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
 8000dfa:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 8000dfe:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e00:	465e      	mov	r6, fp
 8000e02:	f8c3 010a 	str.w	r0, [r3, #266]	; 0x10a
 8000e06:	f8c3 110e 	str.w	r1, [r3, #270]	; 0x10e
 8000e0a:	f8c3 2112 	str.w	r2, [r3, #274]	; 0x112
 8000e0e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e10:	465e      	mov	r6, fp
 8000e12:	f8c3 0118 	str.w	r0, [r3, #280]	; 0x118
 8000e16:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
 8000e1a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
 8000e1e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e20:	465e      	mov	r6, fp
 8000e22:	f8a3 5132 	strh.w	r5, [r3, #306]	; 0x132
 8000e26:	f8a3 5140 	strh.w	r5, [r3, #320]	; 0x140
 8000e2a:	f8a3 514e 	strh.w	r5, [r3, #334]	; 0x14e
 8000e2e:	f8a3 515c 	strh.w	r5, [r3, #348]	; 0x15c
 8000e32:	f8c3 0126 	str.w	r0, [r3, #294]	; 0x126
 8000e36:	f8c3 112a 	str.w	r1, [r3, #298]	; 0x12a
 8000e3a:	f8c3 212e 	str.w	r2, [r3, #302]	; 0x12e
 8000e3e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e40:	465e      	mov	r6, fp
 8000e42:	f8c3 0134 	str.w	r0, [r3, #308]	; 0x134
 8000e46:	f8c3 1138 	str.w	r1, [r3, #312]	; 0x138
 8000e4a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
 8000e4e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e50:	465e      	mov	r6, fp
 8000e52:	f8c3 0142 	str.w	r0, [r3, #322]	; 0x142
 8000e56:	f8c3 1146 	str.w	r1, [r3, #326]	; 0x146
 8000e5a:	f8c3 214a 	str.w	r2, [r3, #330]	; 0x14a
 8000e5e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e60:	465e      	mov	r6, fp
 8000e62:	f8c3 0150 	str.w	r0, [r3, #336]	; 0x150
 8000e66:	f8c3 1154 	str.w	r1, [r3, #340]	; 0x154
 8000e6a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 8000e6e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e70:	465e      	mov	r6, fp
 8000e72:	f8c3 015e 	str.w	r0, [r3, #350]	; 0x15e
 8000e76:	f8c3 1162 	str.w	r1, [r3, #354]	; 0x162
 8000e7a:	f8c3 2166 	str.w	r2, [r3, #358]	; 0x166
 8000e7e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000e80:	465e      	mov	r6, fp
 8000e82:	f8a3 516a 	strh.w	r5, [r3, #362]	; 0x16a
 8000e86:	f8a3 5178 	strh.w	r5, [r3, #376]	; 0x178
 8000e8a:	f8a3 5186 	strh.w	r5, [r3, #390]	; 0x186
 8000e8e:	f8a3 5194 	strh.w	r5, [r3, #404]	; 0x194
 8000e92:	f8a3 51a2 	strh.w	r5, [r3, #418]	; 0x1a2
 8000e96:	f8c3 016c 	str.w	r0, [r3, #364]	; 0x16c
 8000e9a:	f8c3 1170 	str.w	r1, [r3, #368]	; 0x170
 8000e9e:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
 8000ea2:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000ea4:	f8c3 017a 	str.w	r0, [r3, #378]	; 0x17a
 8000ea8:	f8c3 117e 	str.w	r1, [r3, #382]	; 0x17e
 8000eac:	f8c3 2182 	str.w	r2, [r3, #386]	; 0x182
 8000eb0:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
 8000eb4:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
 8000eb8:	f1a6 020c 	sub.w	r2, r6, #12
 8000ebc:	4616      	mov	r6, r2
 8000ebe:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
 8000ec2:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
 8000ec6:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000ec8:	f8c3 219e 	str.w	r2, [r3, #414]	; 0x19e
 8000ecc:	f1a6 020c 	sub.w	r2, r6, #12
 8000ed0:	4616      	mov	r6, r2
 8000ed2:	f8c3 0196 	str.w	r0, [r3, #406]	; 0x196
 8000ed6:	f8c3 119a 	str.w	r1, [r3, #410]	; 0x19a
 8000eda:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000edc:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
 8000ee0:	f1a6 020c 	sub.w	r2, r6, #12
 8000ee4:	f8a3 51b0 	strh.w	r5, [r3, #432]	; 0x1b0
 8000ee8:	f8a3 51be 	strh.w	r5, [r3, #446]	; 0x1be
 8000eec:	4615      	mov	r5, r2
 8000eee:	f8c3 01a4 	str.w	r0, [r3, #420]	; 0x1a4
 8000ef2:	f8c3 11a8 	str.w	r1, [r3, #424]	; 0x1a8
 8000ef6:	cd07      	ldmia	r5!, {r0, r1, r2}
		}
	}
	env_period = ENV_MAX_PERIOD;
 8000ef8:	f240 5562 	movw	r5, #1378	; 0x562
 8000efc:	4c11      	ldr	r4, [pc, #68]	; (8000f44 <init_synth+0x34c>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000efe:	f8c3 01b2 	str.w	r0, [r3, #434]	; 0x1b2
	env_period = ENV_MAX_PERIOD;
 8000f02:	8025      	strh	r5, [r4, #0]
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000f04:	f8c3 11b6 	str.w	r1, [r3, #438]	; 0x1b6
 8000f08:	f8c3 21ba 	str.w	r2, [r3, #442]	; 0x1ba
}
 8000f0c:	b017      	add	sp, #92	; 0x5c
 8000f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f12:	bf00      	nop
 8000f14:	080030dc 	.word	0x080030dc
 8000f18:	20000028 	.word	0x20000028
 8000f1c:	200001ec 	.word	0x200001ec
 8000f20:	20000204 	.word	0x20000204
 8000f24:	20000220 	.word	0x20000220
 8000f28:	200001f4 	.word	0x200001f4
 8000f2c:	20000218 	.word	0x20000218
 8000f30:	200001e8 	.word	0x200001e8
 8000f34:	200001f0 	.word	0x200001f0
 8000f38:	20000210 	.word	0x20000210
 8000f3c:	20000208 	.word	0x20000208
 8000f40:	200001f8 	.word	0x200001f8
 8000f44:	200001ee 	.word	0x200001ee
 8000f48:	2aaa2aaa 	.word	0x2aaa2aaa
 8000f4c:	0e380e38 	.word	0x0e380e38
 8000f50:	06bc06bc 	.word	0x06bc06bc

08000f54 <clear_voices>:

void clear_voices() {
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
		op[0][i].note_value = -1;
 8000f54:	22ff      	movs	r2, #255	; 0xff
 8000f56:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <clear_voices+0x20>)
 8000f58:	701a      	strb	r2, [r3, #0]
 8000f5a:	739a      	strb	r2, [r3, #14]
 8000f5c:	771a      	strb	r2, [r3, #28]
 8000f5e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8000f62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8000f66:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8000f6a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8000f6e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	}
}
 8000f72:	4770      	bx	lr
 8000f74:	20000028 	.word	0x20000028

08000f78 <add_voice>:

void add_voice(uint8_t note_value) {
 8000f78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t voice_index, released_voice = -1;
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8000f7c:	4c74      	ldr	r4, [pc, #464]	; (8001150 <add_voice+0x1d8>)
void add_voice(uint8_t note_value) {
 8000f7e:	4607      	mov	r7, r0
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8000f80:	7823      	ldrb	r3, [r4, #0]
 8000f82:	2bff      	cmp	r3, #255	; 0xff
 8000f84:	f000 80bc 	beq.w	8001100 <add_voice+0x188>
 8000f88:	7ba2      	ldrb	r2, [r4, #14]
 8000f8a:	2aff      	cmp	r2, #255	; 0xff
 8000f8c:	f000 80bd 	beq.w	800110a <add_voice+0x192>
 8000f90:	7f22      	ldrb	r2, [r4, #28]
 8000f92:	2aff      	cmp	r2, #255	; 0xff
 8000f94:	f000 80be 	beq.w	8001114 <add_voice+0x19c>
 8000f98:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8000f9c:	2aff      	cmp	r2, #255	; 0xff
 8000f9e:	f000 80be 	beq.w	800111e <add_voice+0x1a6>
 8000fa2:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8000fa6:	2aff      	cmp	r2, #255	; 0xff
 8000fa8:	f000 80be 	beq.w	8001128 <add_voice+0x1b0>
 8000fac:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 8000fb0:	2aff      	cmp	r2, #255	; 0xff
 8000fb2:	f000 80be 	beq.w	8001132 <add_voice+0x1ba>
 8000fb6:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
 8000fba:	2aff      	cmp	r2, #255	; 0xff
 8000fbc:	f000 80be 	beq.w	800113c <add_voice+0x1c4>
 8000fc0:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8000fc4:	2aff      	cmp	r2, #255	; 0xff
 8000fc6:	f000 80c0 	beq.w	800114a <add_voice+0x1d2>
 8000fca:	2108      	movs	r1, #8
 8000fcc:	460d      	mov	r5, r1
			break;
		}
	}
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8000fce:	429f      	cmp	r7, r3
 8000fd0:	f000 8099 	beq.w	8001106 <add_voice+0x18e>
			voice_index = i;
			break;
		}
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8000fd4:	7aa3      	ldrb	r3, [r4, #10]
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8000fd6:	7ba2      	ldrb	r2, [r4, #14]
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8000fd8:	2b03      	cmp	r3, #3
 8000fda:	bf14      	ite	ne
 8000fdc:	23ff      	movne	r3, #255	; 0xff
 8000fde:	2300      	moveq	r3, #0
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8000fe0:	42ba      	cmp	r2, r7
 8000fe2:	f000 8095 	beq.w	8001110 <add_voice+0x198>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8000fe6:	7e20      	ldrb	r0, [r4, #24]
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8000fe8:	7f22      	ldrb	r2, [r4, #28]
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8000fea:	2803      	cmp	r0, #3
 8000fec:	bf08      	it	eq
 8000fee:	2301      	moveq	r3, #1
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8000ff0:	42ba      	cmp	r2, r7
 8000ff2:	f000 8092 	beq.w	800111a <add_voice+0x1a2>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8000ff6:	f894 0026 	ldrb.w	r0, [r4, #38]	; 0x26
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8000ffa:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8000ffe:	2803      	cmp	r0, #3
 8001000:	bf08      	it	eq
 8001002:	2302      	moveq	r3, #2
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001004:	42ba      	cmp	r2, r7
 8001006:	f000 808d 	beq.w	8001124 <add_voice+0x1ac>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800100a:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800100e:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8001012:	2803      	cmp	r0, #3
 8001014:	bf08      	it	eq
 8001016:	2303      	moveq	r3, #3
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001018:	42ba      	cmp	r2, r7
 800101a:	f000 8088 	beq.w	800112e <add_voice+0x1b6>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800101e:	f894 0042 	ldrb.w	r0, [r4, #66]	; 0x42
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001022:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8001026:	2803      	cmp	r0, #3
 8001028:	bf08      	it	eq
 800102a:	2304      	moveq	r3, #4
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800102c:	42ba      	cmp	r2, r7
 800102e:	f000 8083 	beq.w	8001138 <add_voice+0x1c0>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8001032:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001036:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 800103a:	2803      	cmp	r0, #3
 800103c:	bf08      	it	eq
 800103e:	2305      	moveq	r3, #5
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001040:	42ba      	cmp	r2, r7
 8001042:	d07e      	beq.n	8001142 <add_voice+0x1ca>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8001044:	f894 005e 	ldrb.w	r0, [r4, #94]	; 0x5e
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001048:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 800104c:	2803      	cmp	r0, #3
 800104e:	bf08      	it	eq
 8001050:	2306      	moveq	r3, #6
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001052:	42ba      	cmp	r2, r7
 8001054:	d077      	beq.n	8001146 <add_voice+0x1ce>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8001056:	f894 206c 	ldrb.w	r2, [r4, #108]	; 0x6c
 800105a:	2a03      	cmp	r2, #3
 800105c:	d03a      	beq.n	80010d4 <add_voice+0x15c>
			released_voice = i;
		}
	}
	if (voice_index == MAX_VOICES) {
 800105e:	2d08      	cmp	r5, #8
 8001060:	d102      	bne.n	8001068 <add_voice+0xf0>
		if (released_voice == (uint8_t)-1) {
 8001062:	2bff      	cmp	r3, #255	; 0xff
 8001064:	d03a      	beq.n	80010dc <add_voice+0x164>
 8001066:	4619      	mov	r1, r3
		}
		else {
			voice_index = released_voice;
		}
	}
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 8001068:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800106c:	eb04 0441 	add.w	r4, r4, r1, lsl #1
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
		if (op_index != 0)	{
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
		}
		else {
			op[op_index][voice_index].delta = calculate_delta(op[0][voice_index].freq);				//calculate and store delta
 8001070:	4626      	mov	r6, r4
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001072:	2501      	movs	r5, #1
 8001074:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 8001154 <add_voice+0x1dc>
 8001078:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8001158 <add_voice+0x1e0>
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 800107c:	f04f 0a00 	mov.w	sl, #0
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
 8001080:	4638      	mov	r0, r7
		op[op_index][voice_index].note_value = note_value;										//store note
 8001082:	7027      	strb	r7, [r4, #0]
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 8001084:	f8a4 a008 	strh.w	sl, [r4, #8]
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
 8001088:	f818 bb01 	ldrb.w	fp, [r8], #1
 800108c:	f7ff fa80 	bl	8000590 <note_to_freq>
 8001090:	fb00 f30b 	mul.w	r3, r0, fp
		if (op_index != 0)	{
 8001094:	2d01      	cmp	r5, #1
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
 8001096:	ea4f 1323 	mov.w	r3, r3, asr #4
 800109a:	8063      	strh	r3, [r4, #2]
		if (op_index != 0)	{
 800109c:	d020      	beq.n	80010e0 <add_voice+0x168>
		}

		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 800109e:	f8b9 2000 	ldrh.w	r2, [r9]
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
 80010a2:	88f3      	ldrh	r3, [r6, #6]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80010a4:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 80010a8:	fab1 f181 	clz	r1, r1
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
 80010ac:	f818 0c01 	ldrb.w	r0, [r8, #-1]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80010b0:	0949      	lsrs	r1, r1, #5
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
 80010b2:	fb03 f300 	mul.w	r3, r3, r0
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 80010b6:	2d04      	cmp	r5, #4
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
 80010b8:	ea4f 1323 	mov.w	r3, r3, asr #4
		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
 80010bc:	f884 a004 	strb.w	sl, [r4, #4]
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;	//multiply delta based off of ratio of carrier
 80010c0:	80e3      	strh	r3, [r4, #6]
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 80010c2:	81a2      	strh	r2, [r4, #12]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80010c4:	72a1      	strb	r1, [r4, #10]
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 80010c6:	d009      	beq.n	80010dc <add_voice+0x164>
 80010c8:	3501      	adds	r5, #1
 80010ca:	b2ed      	uxtb	r5, r5
 80010cc:	3470      	adds	r4, #112	; 0x70
 80010ce:	f109 0902 	add.w	r9, r9, #2
 80010d2:	e7d3      	b.n	800107c <add_voice+0x104>
	if (voice_index == MAX_VOICES) {
 80010d4:	2d08      	cmp	r5, #8
 80010d6:	d1c7      	bne.n	8001068 <add_voice+0xf0>
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 80010d8:	2307      	movs	r3, #7
 80010da:	e7c4      	b.n	8001066 <add_voice+0xee>
		}
		else {
			op[op_index][voice_index].adsr_state = ATTACK;											//else, start on attack state
		}
	}
}
 80010dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			op[op_index][voice_index].delta = calculate_delta(op[0][voice_index].freq);				//calculate and store delta
 80010e0:	8870      	ldrh	r0, [r6, #2]
 80010e2:	f7ff fa5b 	bl	800059c <calculate_delta>
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 80010e6:	f8b9 3000 	ldrh.w	r3, [r9]
			op[op_index][voice_index].delta = calculate_delta(op[0][voice_index].freq);				//calculate and store delta
 80010ea:	80f0      	strh	r0, [r6, #6]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80010ec:	f5a3 4200 	sub.w	r2, r3, #32768	; 0x8000
 80010f0:	fab2 f282 	clz	r2, r2
 80010f4:	0952      	lsrs	r2, r2, #5
		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
 80010f6:	f884 a004 	strb.w	sl, [r4, #4]
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 80010fa:	81a3      	strh	r3, [r4, #12]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80010fc:	72a2      	strb	r2, [r4, #10]
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 80010fe:	e7e3      	b.n	80010c8 <add_voice+0x150>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001100:	2100      	movs	r1, #0
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001102:	460d      	mov	r5, r1
 8001104:	e763      	b.n	8000fce <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001106:	2100      	movs	r1, #0
 8001108:	e7ae      	b.n	8001068 <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 800110a:	2101      	movs	r1, #1
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 800110c:	460d      	mov	r5, r1
 800110e:	e75e      	b.n	8000fce <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001110:	2101      	movs	r1, #1
 8001112:	e7a9      	b.n	8001068 <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001114:	2102      	movs	r1, #2
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001116:	460d      	mov	r5, r1
 8001118:	e759      	b.n	8000fce <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800111a:	2102      	movs	r1, #2
 800111c:	e7a4      	b.n	8001068 <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 800111e:	2103      	movs	r1, #3
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001120:	460d      	mov	r5, r1
 8001122:	e754      	b.n	8000fce <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001124:	2103      	movs	r1, #3
 8001126:	e79f      	b.n	8001068 <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001128:	2104      	movs	r1, #4
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 800112a:	460d      	mov	r5, r1
 800112c:	e74f      	b.n	8000fce <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800112e:	2104      	movs	r1, #4
 8001130:	e79a      	b.n	8001068 <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001132:	2105      	movs	r1, #5
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001134:	460d      	mov	r5, r1
 8001136:	e74a      	b.n	8000fce <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001138:	2105      	movs	r1, #5
 800113a:	e795      	b.n	8001068 <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 800113c:	2106      	movs	r1, #6
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 800113e:	460d      	mov	r5, r1
 8001140:	e745      	b.n	8000fce <add_voice+0x56>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001142:	2106      	movs	r1, #6
 8001144:	e790      	b.n	8001068 <add_voice+0xf0>
 8001146:	2107      	movs	r1, #7
 8001148:	e78e      	b.n	8001068 <add_voice+0xf0>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 800114a:	2107      	movs	r1, #7
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 800114c:	460d      	mov	r5, r1
 800114e:	e73e      	b.n	8000fce <add_voice+0x56>
 8001150:	20000028 	.word	0x20000028
 8001154:	20000220 	.word	0x20000220
 8001158:	20000210 	.word	0x20000210

0800115c <release_voice>:

void release_voice(uint8_t note_value) {
	uint8_t voice_index;
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == note_value) {
 800115c:	4b1d      	ldr	r3, [pc, #116]	; (80011d4 <release_voice+0x78>)
 800115e:	781a      	ldrb	r2, [r3, #0]
 8001160:	4282      	cmp	r2, r0
 8001162:	d028      	beq.n	80011b6 <release_voice+0x5a>
 8001164:	7b9a      	ldrb	r2, [r3, #14]
 8001166:	4282      	cmp	r2, r0
 8001168:	d027      	beq.n	80011ba <release_voice+0x5e>
 800116a:	7f1a      	ldrb	r2, [r3, #28]
 800116c:	4282      	cmp	r2, r0
 800116e:	d026      	beq.n	80011be <release_voice+0x62>
 8001170:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8001174:	4282      	cmp	r2, r0
 8001176:	d024      	beq.n	80011c2 <release_voice+0x66>
 8001178:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800117c:	4282      	cmp	r2, r0
 800117e:	d022      	beq.n	80011c6 <release_voice+0x6a>
 8001180:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8001184:	4282      	cmp	r2, r0
 8001186:	d020      	beq.n	80011ca <release_voice+0x6e>
 8001188:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 800118c:	4282      	cmp	r2, r0
 800118e:	d01e      	beq.n	80011ce <release_voice+0x72>
 8001190:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 8001194:	4282      	cmp	r2, r0
 8001196:	bf14      	ite	ne
 8001198:	2008      	movne	r0, #8
 800119a:	2007      	moveq	r0, #7
			break;
		}
	}
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
		op[op_index][voice_index].adsr_state = RELEASE;
 800119c:	2203      	movs	r2, #3
 800119e:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 80011a2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80011a6:	729a      	strb	r2, [r3, #10]
 80011a8:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 80011ac:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 80011b0:	f883 215a 	strb.w	r2, [r3, #346]	; 0x15a
	}
}
 80011b4:	4770      	bx	lr
		if (op[0][voice_index].note_value == note_value) {
 80011b6:	2000      	movs	r0, #0
 80011b8:	e7f0      	b.n	800119c <release_voice+0x40>
 80011ba:	2001      	movs	r0, #1
 80011bc:	e7ee      	b.n	800119c <release_voice+0x40>
 80011be:	2002      	movs	r0, #2
 80011c0:	e7ec      	b.n	800119c <release_voice+0x40>
 80011c2:	2003      	movs	r0, #3
 80011c4:	e7ea      	b.n	800119c <release_voice+0x40>
 80011c6:	2004      	movs	r0, #4
 80011c8:	e7e8      	b.n	800119c <release_voice+0x40>
 80011ca:	2005      	movs	r0, #5
 80011cc:	e7e6      	b.n	800119c <release_voice+0x40>
 80011ce:	2006      	movs	r0, #6
 80011d0:	e7e4      	b.n	800119c <release_voice+0x40>
 80011d2:	bf00      	nop
 80011d4:	20000028 	.word	0x20000028

080011d8 <synth_sample>:

int16_t synth_sample() {
 80011d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int16_t output_volume = 0x0800;											//default output volume 2048
	if (--env_period == 0x00) {												//decrement and check envelope period
 80011dc:	4bbf      	ldr	r3, [pc, #764]	; (80014dc <synth_sample+0x304>)
 80011de:	881d      	ldrh	r5, [r3, #0]
 80011e0:	3d01      	subs	r5, #1
 80011e2:	b2ad      	uxth	r5, r5
 80011e4:	bb2d      	cbnz	r5, 8001232 <synth_sample+0x5a>
		env_period = ENV_MAX_PERIOD;											//reset envelope period
 80011e6:	f240 5262 	movw	r2, #1378	; 0x562
	int16_t output_volume = 0x0800;											//default output volume 2048
 80011ea:	f44f 6800 	mov.w	r8, #2048	; 0x800
 80011ee:	4cbc      	ldr	r4, [pc, #752]	; (80014e0 <synth_sample+0x308>)
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 80011f0:	f8df 9300 	ldr.w	r9, [pc, #768]	; 80014f4 <synth_sample+0x31c>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] < (op_sustain[op_index] << 8)
 80011f4:	4fbb      	ldr	r7, [pc, #748]	; (80014e4 <synth_sample+0x30c>)
 80011f6:	4ebc      	ldr	r6, [pc, #752]	; (80014e8 <synth_sample+0x310>)
		env_period = ENV_MAX_PERIOD;											//reset envelope period
 80011f8:	801a      	strh	r2, [r3, #0]
		for (uint8_t voice_index = 0; voice_index < MAX_VOICES; voice_index++) {//loop through all voices
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 80011fa:	7823      	ldrb	r3, [r4, #0]
 80011fc:	b2e8      	uxtb	r0, r5
 80011fe:	2bff      	cmp	r3, #255	; 0xff
 8001200:	d00f      	beq.n	8001222 <synth_sample+0x4a>
		switch (op[op_index][voice_index].adsr_state) {
 8001202:	7aa3      	ldrb	r3, [r4, #10]
 8001204:	2b04      	cmp	r3, #4
 8001206:	f200 8095 	bhi.w	8001334 <synth_sample+0x15c>
 800120a:	e8df f003 	tbb	[pc, r3]
 800120e:	6b7c      	.short	0x6b7c
 8001210:	6093      	.short	0x6093
 8001212:	03          	.byte	0x03
 8001213:	00          	.byte	0x00
static inline void delete_voice(uint8_t voice_index) { op[0][voice_index].note_value = -1; };
 8001214:	23ff      	movs	r3, #255	; 0xff
 8001216:	7023      	strb	r3, [r4, #0]
				cycle_envelope(voice_index);
				output_volume += modulate(voice_index);
 8001218:	f7ff faf6 	bl	8000808 <modulate>
 800121c:	4480      	add	r8, r0
 800121e:	fa0f f888 	sxth.w	r8, r8
		for (uint8_t voice_index = 0; voice_index < MAX_VOICES; voice_index++) {//loop through all voices
 8001222:	3501      	adds	r5, #1
 8001224:	2d08      	cmp	r5, #8
 8001226:	f104 040e 	add.w	r4, r4, #14
 800122a:	d1e6      	bne.n	80011fa <synth_sample+0x22>
				output_volume += modulate(voice_index);
			}
		}
	}
	return output_volume;
}
 800122c:	4640      	mov	r0, r8
 800122e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001232:	4cab      	ldr	r4, [pc, #684]	; (80014e0 <synth_sample+0x308>)
	if (--env_period == 0x00) {												//decrement and check envelope period
 8001234:	801d      	strh	r5, [r3, #0]
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001236:	7823      	ldrb	r3, [r4, #0]
 8001238:	2bff      	cmp	r3, #255	; 0xff
 800123a:	d173      	bne.n	8001324 <synth_sample+0x14c>
	int16_t output_volume = 0x0800;											//default output volume 2048
 800123c:	f44f 6800 	mov.w	r8, #2048	; 0x800
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001240:	7ba3      	ldrb	r3, [r4, #14]
 8001242:	2bff      	cmp	r3, #255	; 0xff
 8001244:	d005      	beq.n	8001252 <synth_sample+0x7a>
				output_volume += modulate(voice_index);
 8001246:	2001      	movs	r0, #1
 8001248:	f7ff fade 	bl	8000808 <modulate>
 800124c:	4480      	add	r8, r0
 800124e:	fa0f f888 	sxth.w	r8, r8
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001252:	7f23      	ldrb	r3, [r4, #28]
 8001254:	2bff      	cmp	r3, #255	; 0xff
 8001256:	d005      	beq.n	8001264 <synth_sample+0x8c>
				output_volume += modulate(voice_index);
 8001258:	2002      	movs	r0, #2
 800125a:	f7ff fad5 	bl	8000808 <modulate>
 800125e:	4480      	add	r8, r0
 8001260:	fa0f f888 	sxth.w	r8, r8
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001264:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8001268:	2bff      	cmp	r3, #255	; 0xff
 800126a:	d005      	beq.n	8001278 <synth_sample+0xa0>
				output_volume += modulate(voice_index);
 800126c:	2003      	movs	r0, #3
 800126e:	f7ff facb 	bl	8000808 <modulate>
 8001272:	4480      	add	r8, r0
 8001274:	fa0f f888 	sxth.w	r8, r8
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001278:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800127c:	2bff      	cmp	r3, #255	; 0xff
 800127e:	d005      	beq.n	800128c <synth_sample+0xb4>
				output_volume += modulate(voice_index);
 8001280:	2004      	movs	r0, #4
 8001282:	f7ff fac1 	bl	8000808 <modulate>
 8001286:	4480      	add	r8, r0
 8001288:	fa0f f888 	sxth.w	r8, r8
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 800128c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8001290:	2bff      	cmp	r3, #255	; 0xff
 8001292:	d005      	beq.n	80012a0 <synth_sample+0xc8>
				output_volume += modulate(voice_index);
 8001294:	2005      	movs	r0, #5
 8001296:	f7ff fab7 	bl	8000808 <modulate>
 800129a:	4480      	add	r8, r0
 800129c:	fa0f f888 	sxth.w	r8, r8
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 80012a0:	f894 3054 	ldrb.w	r3, [r4, #84]	; 0x54
 80012a4:	2bff      	cmp	r3, #255	; 0xff
 80012a6:	d005      	beq.n	80012b4 <synth_sample+0xdc>
				output_volume += modulate(voice_index);
 80012a8:	2006      	movs	r0, #6
 80012aa:	f7ff faad 	bl	8000808 <modulate>
 80012ae:	4480      	add	r8, r0
 80012b0:	fa0f f888 	sxth.w	r8, r8
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 80012b4:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
 80012b8:	2bff      	cmp	r3, #255	; 0xff
 80012ba:	d0b7      	beq.n	800122c <synth_sample+0x54>
				output_volume += modulate(voice_index);
 80012bc:	2007      	movs	r0, #7
 80012be:	f7ff faa3 	bl	8000808 <modulate>
 80012c2:	4480      	add	r8, r0
 80012c4:	fa0f f888 	sxth.w	r8, r8
}
 80012c8:	4640      	mov	r0, r8
 80012ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 80012ce:	4a87      	ldr	r2, [pc, #540]	; (80014ec <synth_sample+0x314>)
 80012d0:	89a3      	ldrh	r3, [r4, #12]
 80012d2:	8812      	ldrh	r2, [r2, #0]
 80012d4:	4293      	cmp	r3, r2
 80012d6:	f080 8124 	bcs.w	8001522 <synth_sample+0x34a>
				op[op_index][voice_index].env_amp = 0;
 80012da:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 80012dc:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 80012de:	81a3      	strh	r3, [r4, #12]
				op[op_index][voice_index].adsr_state = SILENT;
 80012e0:	72a2      	strb	r2, [r4, #10]
 80012e2:	e028      	b.n	8001336 <synth_sample+0x15e>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] < (op_sustain[op_index] << 8)
 80012e4:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
 80012e8:	8839      	ldrh	r1, [r7, #0]
 80012ea:	7832      	ldrb	r2, [r6, #0]
 80012ec:	ebac 0e01 	sub.w	lr, ip, r1
 80012f0:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 80012f4:	ea4f 2302 	mov.w	r3, r2, lsl #8
 80012f8:	db5d      	blt.n	80013b6 <synth_sample+0x1de>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 80012fa:	458c      	cmp	ip, r1
 80012fc:	d35b      	bcc.n	80013b6 <synth_sample+0x1de>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 80012fe:	fa1f f38e 	uxth.w	r3, lr
 8001302:	81a3      	strh	r3, [r4, #12]
 8001304:	e017      	b.n	8001336 <synth_sample+0x15e>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 8001306:	4a7a      	ldr	r2, [pc, #488]	; (80014f0 <synth_sample+0x318>)
 8001308:	89a3      	ldrh	r3, [r4, #12]
 800130a:	8812      	ldrh	r2, [r2, #0]
 800130c:	4413      	add	r3, r2
 800130e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001312:	f2c0 8103 	blt.w	800151c <synth_sample+0x344>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 8001316:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 800131a:	2101      	movs	r1, #1
 800131c:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 800131e:	81a2      	strh	r2, [r4, #12]
				op[op_index][voice_index].adsr_state = DECAY;
 8001320:	72a1      	strb	r1, [r4, #10]
 8001322:	e008      	b.n	8001336 <synth_sample+0x15e>
				output_volume += modulate(voice_index);
 8001324:	2000      	movs	r0, #0
 8001326:	f7ff fa6f 	bl	8000808 <modulate>
 800132a:	f500 6800 	add.w	r8, r0, #2048	; 0x800
 800132e:	fa0f f888 	sxth.w	r8, r8
 8001332:	e785      	b.n	8001240 <synth_sample+0x68>
 8001334:	89a3      	ldrh	r3, [r4, #12]
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001336:	f899 2000 	ldrb.w	r2, [r9]
 800133a:	0a1b      	lsrs	r3, r3, #8
 800133c:	fb02 f303 	mul.w	r3, r2, r3
		switch (op[op_index][voice_index].adsr_state) {
 8001340:	f894 207a 	ldrb.w	r2, [r4, #122]	; 0x7a
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001344:	11db      	asrs	r3, r3, #7
		switch (op[op_index][voice_index].adsr_state) {
 8001346:	2a01      	cmp	r2, #1
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001348:	7123      	strb	r3, [r4, #4]
		switch (op[op_index][voice_index].adsr_state) {
 800134a:	d059      	beq.n	8001400 <synth_sample+0x228>
 800134c:	2a03      	cmp	r2, #3
 800134e:	d049      	beq.n	80013e4 <synth_sample+0x20c>
 8001350:	b3b2      	cbz	r2, 80013c0 <synth_sample+0x1e8>
 8001352:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001356:	f899 2001 	ldrb.w	r2, [r9, #1]
 800135a:	0a1b      	lsrs	r3, r3, #8
 800135c:	fb02 f303 	mul.w	r3, r2, r3
		switch (op[op_index][voice_index].adsr_state) {
 8001360:	f894 20ea 	ldrb.w	r2, [r4, #234]	; 0xea
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001364:	11db      	asrs	r3, r3, #7
		switch (op[op_index][voice_index].adsr_state) {
 8001366:	2a01      	cmp	r2, #1
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001368:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
		switch (op[op_index][voice_index].adsr_state) {
 800136c:	d061      	beq.n	8001432 <synth_sample+0x25a>
 800136e:	2a03      	cmp	r2, #3
 8001370:	f000 8089 	beq.w	8001486 <synth_sample+0x2ae>
 8001374:	2a00      	cmp	r2, #0
 8001376:	d075      	beq.n	8001464 <synth_sample+0x28c>
 8001378:	f8b4 30ec 	ldrh.w	r3, [r4, #236]	; 0xec
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800137c:	f899 2002 	ldrb.w	r2, [r9, #2]
 8001380:	0a1b      	lsrs	r3, r3, #8
 8001382:	fb02 f303 	mul.w	r3, r2, r3
		switch (op[op_index][voice_index].adsr_state) {
 8001386:	f894 215a 	ldrb.w	r2, [r4, #346]	; 0x15a
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800138a:	11db      	asrs	r3, r3, #7
		switch (op[op_index][voice_index].adsr_state) {
 800138c:	2a01      	cmp	r2, #1
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800138e:	f884 30e4 	strb.w	r3, [r4, #228]	; 0xe4
		switch (op[op_index][voice_index].adsr_state) {
 8001392:	f000 80b1 	beq.w	80014f8 <synth_sample+0x320>
 8001396:	2a03      	cmp	r2, #3
 8001398:	f000 8093 	beq.w	80014c2 <synth_sample+0x2ea>
 800139c:	2a00      	cmp	r2, #0
 800139e:	d07f      	beq.n	80014a0 <synth_sample+0x2c8>
 80013a0:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 80013a4:	f899 2003 	ldrb.w	r2, [r9, #3]
 80013a8:	0a1b      	lsrs	r3, r3, #8
 80013aa:	fb02 f303 	mul.w	r3, r2, r3
 80013ae:	11db      	asrs	r3, r3, #7
 80013b0:	f884 3154 	strb.w	r3, [r4, #340]	; 0x154
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 80013b4:	e730      	b.n	8001218 <synth_sample+0x40>
				op[op_index][voice_index].adsr_state = SUSTAIN;
 80013b6:	2202      	movs	r2, #2
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	81a3      	strh	r3, [r4, #12]
				op[op_index][voice_index].adsr_state = SUSTAIN;
 80013bc:	72a2      	strb	r2, [r4, #10]
 80013be:	e7ba      	b.n	8001336 <synth_sample+0x15e>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 80013c0:	4a4b      	ldr	r2, [pc, #300]	; (80014f0 <synth_sample+0x318>)
 80013c2:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 80013c6:	8852      	ldrh	r2, [r2, #2]
 80013c8:	4413      	add	r3, r2
 80013ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80013ce:	f2c0 80b1 	blt.w	8001534 <synth_sample+0x35c>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 80013d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 80013d6:	2101      	movs	r1, #1
 80013d8:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 80013da:	f8a4 207c 	strh.w	r2, [r4, #124]	; 0x7c
				op[op_index][voice_index].adsr_state = DECAY;
 80013de:	f884 107a 	strb.w	r1, [r4, #122]	; 0x7a
 80013e2:	e7b8      	b.n	8001356 <synth_sample+0x17e>
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 80013e4:	4a41      	ldr	r2, [pc, #260]	; (80014ec <synth_sample+0x314>)
 80013e6:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 80013ea:	8852      	ldrh	r2, [r2, #2]
 80013ec:	4293      	cmp	r3, r2
 80013ee:	f080 809c 	bcs.w	800152a <synth_sample+0x352>
				op[op_index][voice_index].env_amp = 0;
 80013f2:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 80013f4:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 80013f6:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
				op[op_index][voice_index].adsr_state = SILENT;
 80013fa:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
 80013fe:	e7aa      	b.n	8001356 <synth_sample+0x17e>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] < (op_sustain[op_index] << 8)
 8001400:	f8b4 c07c 	ldrh.w	ip, [r4, #124]	; 0x7c
 8001404:	8879      	ldrh	r1, [r7, #2]
 8001406:	7872      	ldrb	r2, [r6, #1]
 8001408:	ebac 0e01 	sub.w	lr, ip, r1
 800140c:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 8001410:	ea4f 2302 	mov.w	r3, r2, lsl #8
 8001414:	db06      	blt.n	8001424 <synth_sample+0x24c>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 8001416:	458c      	cmp	ip, r1
 8001418:	d304      	bcc.n	8001424 <synth_sample+0x24c>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 800141a:	fa1f f38e 	uxth.w	r3, lr
 800141e:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
 8001422:	e798      	b.n	8001356 <synth_sample+0x17e>
				op[op_index][voice_index].adsr_state = SUSTAIN;
 8001424:	2202      	movs	r2, #2
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 8001426:	b29b      	uxth	r3, r3
 8001428:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
				op[op_index][voice_index].adsr_state = SUSTAIN;
 800142c:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
 8001430:	e791      	b.n	8001356 <synth_sample+0x17e>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] < (op_sustain[op_index] << 8)
 8001432:	f8b4 c0ec 	ldrh.w	ip, [r4, #236]	; 0xec
 8001436:	88b9      	ldrh	r1, [r7, #4]
 8001438:	78b2      	ldrb	r2, [r6, #2]
 800143a:	ebac 0e01 	sub.w	lr, ip, r1
 800143e:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 8001442:	ea4f 2302 	mov.w	r3, r2, lsl #8
 8001446:	db06      	blt.n	8001456 <synth_sample+0x27e>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 8001448:	458c      	cmp	ip, r1
 800144a:	d304      	bcc.n	8001456 <synth_sample+0x27e>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 800144c:	fa1f f38e 	uxth.w	r3, lr
 8001450:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
 8001454:	e792      	b.n	800137c <synth_sample+0x1a4>
				op[op_index][voice_index].adsr_state = SUSTAIN;
 8001456:	2202      	movs	r2, #2
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 8001458:	b29b      	uxth	r3, r3
 800145a:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
				op[op_index][voice_index].adsr_state = SUSTAIN;
 800145e:	f884 20ea 	strb.w	r2, [r4, #234]	; 0xea
 8001462:	e78b      	b.n	800137c <synth_sample+0x1a4>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 8001464:	4a22      	ldr	r2, [pc, #136]	; (80014f0 <synth_sample+0x318>)
 8001466:	f8b4 30ec 	ldrh.w	r3, [r4, #236]	; 0xec
 800146a:	8892      	ldrh	r2, [r2, #4]
 800146c:	4413      	add	r3, r2
 800146e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001472:	db63      	blt.n	800153c <synth_sample+0x364>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 8001474:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 8001478:	2101      	movs	r1, #1
 800147a:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 800147c:	f8a4 20ec 	strh.w	r2, [r4, #236]	; 0xec
				op[op_index][voice_index].adsr_state = DECAY;
 8001480:	f884 10ea 	strb.w	r1, [r4, #234]	; 0xea
 8001484:	e77a      	b.n	800137c <synth_sample+0x1a4>
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 8001486:	4a19      	ldr	r2, [pc, #100]	; (80014ec <synth_sample+0x314>)
 8001488:	f8b4 30ec 	ldrh.w	r3, [r4, #236]	; 0xec
 800148c:	8892      	ldrh	r2, [r2, #4]
 800148e:	4293      	cmp	r3, r2
 8001490:	d258      	bcs.n	8001544 <synth_sample+0x36c>
				op[op_index][voice_index].env_amp = 0;
 8001492:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 8001494:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 8001496:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
				op[op_index][voice_index].adsr_state = SILENT;
 800149a:	f884 20ea 	strb.w	r2, [r4, #234]	; 0xea
 800149e:	e76d      	b.n	800137c <synth_sample+0x1a4>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 80014a0:	4a13      	ldr	r2, [pc, #76]	; (80014f0 <synth_sample+0x318>)
 80014a2:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
 80014a6:	88d2      	ldrh	r2, [r2, #6]
 80014a8:	4413      	add	r3, r2
 80014aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80014ae:	db55      	blt.n	800155c <synth_sample+0x384>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 80014b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 80014b4:	2101      	movs	r1, #1
 80014b6:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 80014b8:	f8a4 215c 	strh.w	r2, [r4, #348]	; 0x15c
				op[op_index][voice_index].adsr_state = DECAY;
 80014bc:	f884 115a 	strb.w	r1, [r4, #346]	; 0x15a
 80014c0:	e770      	b.n	80013a4 <synth_sample+0x1cc>
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 80014c2:	4a0a      	ldr	r2, [pc, #40]	; (80014ec <synth_sample+0x314>)
 80014c4:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
 80014c8:	88d2      	ldrh	r2, [r2, #6]
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d24a      	bcs.n	8001564 <synth_sample+0x38c>
				op[op_index][voice_index].env_amp = 0;
 80014ce:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 80014d0:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 80014d2:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
				op[op_index][voice_index].adsr_state = SILENT;
 80014d6:	f884 215a 	strb.w	r2, [r4, #346]	; 0x15a
 80014da:	e763      	b.n	80013a4 <synth_sample+0x1cc>
 80014dc:	200001ee 	.word	0x200001ee
 80014e0:	20000028 	.word	0x20000028
 80014e4:	20000208 	.word	0x20000208
 80014e8:	200001e8 	.word	0x200001e8
 80014ec:	200001f8 	.word	0x200001f8
 80014f0:	20000210 	.word	0x20000210
 80014f4:	20000204 	.word	0x20000204
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] < (op_sustain[op_index] << 8)
 80014f8:	f8b4 c15c 	ldrh.w	ip, [r4, #348]	; 0x15c
 80014fc:	88f9      	ldrh	r1, [r7, #6]
 80014fe:	78f2      	ldrb	r2, [r6, #3]
 8001500:	ebac 0e01 	sub.w	lr, ip, r1
 8001504:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 8001508:	ea4f 2302 	mov.w	r3, r2, lsl #8
 800150c:	db1f      	blt.n	800154e <synth_sample+0x376>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 800150e:	458c      	cmp	ip, r1
 8001510:	d31d      	bcc.n	800154e <synth_sample+0x376>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 8001512:	fa1f f38e 	uxth.w	r3, lr
 8001516:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
 800151a:	e743      	b.n	80013a4 <synth_sample+0x1cc>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 800151c:	b29b      	uxth	r3, r3
 800151e:	81a3      	strh	r3, [r4, #12]
 8001520:	e709      	b.n	8001336 <synth_sample+0x15e>
				op[op_index][voice_index].env_amp -= op_release_inc[op_index];
 8001522:	1a9b      	subs	r3, r3, r2
 8001524:	b29b      	uxth	r3, r3
 8001526:	81a3      	strh	r3, [r4, #12]
 8001528:	e705      	b.n	8001336 <synth_sample+0x15e>
 800152a:	1a9b      	subs	r3, r3, r2
 800152c:	b29b      	uxth	r3, r3
 800152e:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
 8001532:	e710      	b.n	8001356 <synth_sample+0x17e>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 8001534:	b29b      	uxth	r3, r3
 8001536:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
 800153a:	e70c      	b.n	8001356 <synth_sample+0x17e>
 800153c:	b29b      	uxth	r3, r3
 800153e:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
 8001542:	e71b      	b.n	800137c <synth_sample+0x1a4>
				op[op_index][voice_index].env_amp -= op_release_inc[op_index];
 8001544:	1a9b      	subs	r3, r3, r2
 8001546:	b29b      	uxth	r3, r3
 8001548:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
 800154c:	e716      	b.n	800137c <synth_sample+0x1a4>
				op[op_index][voice_index].adsr_state = SUSTAIN;
 800154e:	2202      	movs	r2, #2
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 8001550:	b29b      	uxth	r3, r3
 8001552:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
				op[op_index][voice_index].adsr_state = SUSTAIN;
 8001556:	f884 215a 	strb.w	r2, [r4, #346]	; 0x15a
 800155a:	e723      	b.n	80013a4 <synth_sample+0x1cc>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 800155c:	b29b      	uxth	r3, r3
 800155e:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
 8001562:	e71f      	b.n	80013a4 <synth_sample+0x1cc>
				op[op_index][voice_index].env_amp -= op_release_inc[op_index];
 8001564:	1a9b      	subs	r3, r3, r2
 8001566:	b29b      	uxth	r3, r3
 8001568:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
 800156c:	e71a      	b.n	80013a4 <synth_sample+0x1cc>
 800156e:	bf00      	nop

08001570 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop

08001574 <display_send_command>:
	display_send_data('e');
	display_send_data('s');
	display_send_data('t');
}

void display_send_command(uint8_t cmd) {
 8001574:	b5f0      	push	{r4, r5, r6, r7, lr}
	display_i2c_write(data_LSB | DISPLAY_BIT_E);	//pull enable bit HIGH
	display_i2c_write(data_LSB);					//pull enable bit LOW
}

void display_i2c_write(uint8_t byte) {
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 8001576:	26ff      	movs	r6, #255	; 0xff
 8001578:	4d27      	ldr	r5, [pc, #156]	; (8001618 <display_send_command+0xa4>)
void display_send_command(uint8_t cmd) {
 800157a:	b085      	sub	sp, #20
	uint8_t cmd_MSB = (cmd & 0xF0) | DISPLAY_BIT_BACKLIGHT;
 800157c:	f020 070f 	bic.w	r7, r0, #15
 8001580:	f047 0708 	orr.w	r7, r7, #8
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 8001584:	f10d 020f 	add.w	r2, sp, #15
 8001588:	2301      	movs	r3, #1
 800158a:	214e      	movs	r1, #78	; 0x4e
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 800158c:	0104      	lsls	r4, r0, #4
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 800158e:	9600      	str	r6, [sp, #0]
 8001590:	6828      	ldr	r0, [r5, #0]
 8001592:	f88d 700f 	strb.w	r7, [sp, #15]
 8001596:	f000 fd43 	bl	8002020 <HAL_I2C_Master_Transmit>
	display_i2c_write(cmd_MSB | DISPLAY_BIT_E);		//pull enable bit HIGH
 800159a:	f047 0c04 	orr.w	ip, r7, #4
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 800159e:	f10d 020f 	add.w	r2, sp, #15
 80015a2:	2301      	movs	r3, #1
 80015a4:	214e      	movs	r1, #78	; 0x4e
 80015a6:	6828      	ldr	r0, [r5, #0]
 80015a8:	9600      	str	r6, [sp, #0]
 80015aa:	f88d c00f 	strb.w	ip, [sp, #15]
 80015ae:	f000 fd37 	bl	8002020 <HAL_I2C_Master_Transmit>
 80015b2:	f10d 020f 	add.w	r2, sp, #15
 80015b6:	2301      	movs	r3, #1
 80015b8:	214e      	movs	r1, #78	; 0x4e
 80015ba:	6828      	ldr	r0, [r5, #0]
 80015bc:	9600      	str	r6, [sp, #0]
 80015be:	f88d 700f 	strb.w	r7, [sp, #15]
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 80015c2:	f044 0408 	orr.w	r4, r4, #8
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80015c6:	f000 fd2b 	bl	8002020 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);									//wait 5 ms
 80015ca:	2005      	movs	r0, #5
 80015cc:	f000 f90a 	bl	80017e4 <HAL_Delay>
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 80015d0:	b2e4      	uxtb	r4, r4
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80015d2:	f10d 020f 	add.w	r2, sp, #15
 80015d6:	2301      	movs	r3, #1
 80015d8:	214e      	movs	r1, #78	; 0x4e
 80015da:	6828      	ldr	r0, [r5, #0]
 80015dc:	9600      	str	r6, [sp, #0]
 80015de:	f88d 400f 	strb.w	r4, [sp, #15]
	display_i2c_write(cmd_LSB | DISPLAY_BIT_E);		//pull enable bit HIGH
 80015e2:	f044 0704 	orr.w	r7, r4, #4
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80015e6:	f000 fd1b 	bl	8002020 <HAL_I2C_Master_Transmit>
 80015ea:	f10d 020f 	add.w	r2, sp, #15
 80015ee:	2301      	movs	r3, #1
 80015f0:	214e      	movs	r1, #78	; 0x4e
 80015f2:	6828      	ldr	r0, [r5, #0]
 80015f4:	9600      	str	r6, [sp, #0]
 80015f6:	f88d 700f 	strb.w	r7, [sp, #15]
 80015fa:	f000 fd11 	bl	8002020 <HAL_I2C_Master_Transmit>
 80015fe:	2301      	movs	r3, #1
 8001600:	214e      	movs	r1, #78	; 0x4e
 8001602:	6828      	ldr	r0, [r5, #0]
 8001604:	9600      	str	r6, [sp, #0]
 8001606:	f10d 020f 	add.w	r2, sp, #15
 800160a:	f88d 400f 	strb.w	r4, [sp, #15]
 800160e:	f000 fd07 	bl	8002020 <HAL_I2C_Master_Transmit>
}
 8001612:	b005      	add	sp, #20
 8001614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001616:	bf00      	nop
 8001618:	20000224 	.word	0x20000224

0800161c <display_send_data>:
void display_send_data(uint8_t data) {
 800161c:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 800161e:	26ff      	movs	r6, #255	; 0xff
 8001620:	4d25      	ldr	r5, [pc, #148]	; (80016b8 <display_send_data+0x9c>)
void display_send_data(uint8_t data) {
 8001622:	b085      	sub	sp, #20
	uint8_t data_MSB = (data & 0xF0) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
 8001624:	f020 070f 	bic.w	r7, r0, #15
 8001628:	f047 0709 	orr.w	r7, r7, #9
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 800162c:	f10d 020f 	add.w	r2, sp, #15
 8001630:	2301      	movs	r3, #1
 8001632:	214e      	movs	r1, #78	; 0x4e
	uint8_t data_LSB = (data << 4) | DISPLAY_BIT_RS| DISPLAY_BIT_BACKLIGHT;
 8001634:	0104      	lsls	r4, r0, #4
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 8001636:	9600      	str	r6, [sp, #0]
 8001638:	6828      	ldr	r0, [r5, #0]
 800163a:	f88d 700f 	strb.w	r7, [sp, #15]
 800163e:	f000 fcef 	bl	8002020 <HAL_I2C_Master_Transmit>
	display_i2c_write(data_MSB | DISPLAY_BIT_E);	//pull enable bit HIGH
 8001642:	f047 0c04 	orr.w	ip, r7, #4
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 8001646:	f10d 020f 	add.w	r2, sp, #15
 800164a:	2301      	movs	r3, #1
 800164c:	214e      	movs	r1, #78	; 0x4e
 800164e:	6828      	ldr	r0, [r5, #0]
 8001650:	9600      	str	r6, [sp, #0]
 8001652:	f88d c00f 	strb.w	ip, [sp, #15]
	uint8_t data_LSB = (data << 4) | DISPLAY_BIT_RS| DISPLAY_BIT_BACKLIGHT;
 8001656:	f044 0409 	orr.w	r4, r4, #9
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 800165a:	f000 fce1 	bl	8002020 <HAL_I2C_Master_Transmit>
 800165e:	f10d 020f 	add.w	r2, sp, #15
 8001662:	2301      	movs	r3, #1
 8001664:	214e      	movs	r1, #78	; 0x4e
 8001666:	6828      	ldr	r0, [r5, #0]
 8001668:	9600      	str	r6, [sp, #0]
	uint8_t data_LSB = (data << 4) | DISPLAY_BIT_RS| DISPLAY_BIT_BACKLIGHT;
 800166a:	b2e4      	uxtb	r4, r4
	display_i2c_write(data_MSB);					//pull enable bit LOW
 800166c:	f88d 700f 	strb.w	r7, [sp, #15]
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 8001670:	f000 fcd6 	bl	8002020 <HAL_I2C_Master_Transmit>
 8001674:	f10d 020f 	add.w	r2, sp, #15
 8001678:	2301      	movs	r3, #1
 800167a:	214e      	movs	r1, #78	; 0x4e
 800167c:	6828      	ldr	r0, [r5, #0]
 800167e:	9600      	str	r6, [sp, #0]
 8001680:	f88d 400f 	strb.w	r4, [sp, #15]
	display_i2c_write(data_LSB | DISPLAY_BIT_E);	//pull enable bit HIGH
 8001684:	f044 0704 	orr.w	r7, r4, #4
	HAL_I2C_Master_Transmit(ui_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 8001688:	f000 fcca 	bl	8002020 <HAL_I2C_Master_Transmit>
 800168c:	f10d 020f 	add.w	r2, sp, #15
 8001690:	2301      	movs	r3, #1
 8001692:	214e      	movs	r1, #78	; 0x4e
 8001694:	6828      	ldr	r0, [r5, #0]
 8001696:	9600      	str	r6, [sp, #0]
 8001698:	f88d 700f 	strb.w	r7, [sp, #15]
 800169c:	f000 fcc0 	bl	8002020 <HAL_I2C_Master_Transmit>
 80016a0:	2301      	movs	r3, #1
 80016a2:	214e      	movs	r1, #78	; 0x4e
 80016a4:	6828      	ldr	r0, [r5, #0]
 80016a6:	9600      	str	r6, [sp, #0]
 80016a8:	f10d 020f 	add.w	r2, sp, #15
 80016ac:	f88d 400f 	strb.w	r4, [sp, #15]
 80016b0:	f000 fcb6 	bl	8002020 <HAL_I2C_Master_Transmit>
}
 80016b4:	b005      	add	sp, #20
 80016b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016b8:	20000224 	.word	0x20000224

080016bc <init_ui>:
void init_ui(I2C_HandleTypeDef* hi2c) {
 80016bc:	4602      	mov	r2, r0
 80016be:	b508      	push	{r3, lr}
	ui_i2c = hi2c;
 80016c0:	4b10      	ldr	r3, [pc, #64]	; (8001704 <init_ui+0x48>)
	display_send_command(init_4_bit_cmd);
 80016c2:	2033      	movs	r0, #51	; 0x33
	ui_i2c = hi2c;
 80016c4:	601a      	str	r2, [r3, #0]
	display_send_command(init_4_bit_cmd);
 80016c6:	f7ff ff55 	bl	8001574 <display_send_command>
	display_send_command(init_4_bit_cmd);
 80016ca:	2032      	movs	r0, #50	; 0x32
 80016cc:	f7ff ff52 	bl	8001574 <display_send_command>
	display_send_command(DISPLAY_CMD_FUNC |  DISPLAY_BIT_FUNC_DOUBLE);
 80016d0:	2028      	movs	r0, #40	; 0x28
 80016d2:	f7ff ff4f 	bl	8001574 <display_send_command>
	display_send_command(DISPLAY_CMD_CLEAR);
 80016d6:	2001      	movs	r0, #1
 80016d8:	f7ff ff4c 	bl	8001574 <display_send_command>
	display_send_command(DISPLAY_CMD_ENTRY | DISPLAY_BIT_ENTRY_INC);
 80016dc:	2006      	movs	r0, #6
 80016de:	f7ff ff49 	bl	8001574 <display_send_command>
	display_send_command(DISPLAY_CMD_ON_OFF | DISPLAY_BIT_ON_DISPLAY | DISPLAY_BIT_ON_CURSOR);
 80016e2:	200e      	movs	r0, #14
 80016e4:	f7ff ff46 	bl	8001574 <display_send_command>
	display_send_data('t');
 80016e8:	2074      	movs	r0, #116	; 0x74
 80016ea:	f7ff ff97 	bl	800161c <display_send_data>
	display_send_data('e');
 80016ee:	2065      	movs	r0, #101	; 0x65
 80016f0:	f7ff ff94 	bl	800161c <display_send_data>
	display_send_data('s');
 80016f4:	2073      	movs	r0, #115	; 0x73
 80016f6:	f7ff ff91 	bl	800161c <display_send_data>
}
 80016fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	display_send_data('t');
 80016fe:	2074      	movs	r0, #116	; 0x74
 8001700:	f7ff bf8c 	b.w	800161c <display_send_data>
 8001704:	20000224 	.word	0x20000224

08001708 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001708:	480c      	ldr	r0, [pc, #48]	; (800173c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800170a:	490d      	ldr	r1, [pc, #52]	; (8001740 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800170c:	4a0d      	ldr	r2, [pc, #52]	; (8001744 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800170e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001710:	e002      	b.n	8001718 <LoopCopyDataInit>

08001712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001716:	3304      	adds	r3, #4

08001718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800171a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800171c:	d3f9      	bcc.n	8001712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800171e:	4a0a      	ldr	r2, [pc, #40]	; (8001748 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001720:	4c0a      	ldr	r4, [pc, #40]	; (800174c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001724:	e001      	b.n	800172a <LoopFillZerobss>

08001726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001728:	3204      	adds	r2, #4

0800172a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800172a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800172c:	d3fb      	bcc.n	8001726 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800172e:	f7ff ff1f 	bl	8001570 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001732:	f001 fc9b 	bl	800306c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001736:	f7fe fd75 	bl	8000224 <main>
  bx lr
 800173a:	4770      	bx	lr
  ldr r0, =_sdata
 800173c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001740:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001744:	08003420 	.word	0x08003420
  ldr r2, =_sbss
 8001748:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800174c:	20000434 	.word	0x20000434

08001750 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001750:	e7fe      	b.n	8001750 <ADC1_2_IRQHandler>
	...

08001754 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001754:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001756:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800175a:	4a0d      	ldr	r2, [pc, #52]	; (8001790 <HAL_InitTick+0x3c>)
{
 800175c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800175e:	7811      	ldrb	r1, [r2, #0]
 8001760:	4a0c      	ldr	r2, [pc, #48]	; (8001794 <HAL_InitTick+0x40>)
 8001762:	fbb3 f3f1 	udiv	r3, r3, r1
 8001766:	6812      	ldr	r2, [r2, #0]
 8001768:	fbb2 f0f3 	udiv	r0, r2, r3
 800176c:	f000 f8a4 	bl	80018b8 <HAL_SYSTICK_Config>
 8001770:	b908      	cbnz	r0, 8001776 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001772:	2d0f      	cmp	r5, #15
 8001774:	d901      	bls.n	800177a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001776:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001778:	bd38      	pop	{r3, r4, r5, pc}
 800177a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800177c:	4602      	mov	r2, r0
 800177e:	4629      	mov	r1, r5
 8001780:	f04f 30ff 	mov.w	r0, #4294967295
 8001784:	f000 f852 	bl	800182c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001788:	4b03      	ldr	r3, [pc, #12]	; (8001798 <HAL_InitTick+0x44>)
 800178a:	4620      	mov	r0, r4
 800178c:	601d      	str	r5, [r3, #0]
}
 800178e:	bd38      	pop	{r3, r4, r5, pc}
 8001790:	20000004 	.word	0x20000004
 8001794:	20000000 	.word	0x20000000
 8001798:	20000008 	.word	0x20000008

0800179c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800179c:	4a07      	ldr	r2, [pc, #28]	; (80017bc <HAL_Init+0x20>)
{
 800179e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017a0:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017a2:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017a4:	f043 0310 	orr.w	r3, r3, #16
 80017a8:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017aa:	f000 f82d 	bl	8001808 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ae:	2000      	movs	r0, #0
 80017b0:	f7ff ffd0 	bl	8001754 <HAL_InitTick>
  HAL_MspInit();
 80017b4:	f7fe fefc 	bl	80005b0 <HAL_MspInit>
}
 80017b8:	2000      	movs	r0, #0
 80017ba:	bd08      	pop	{r3, pc}
 80017bc:	40022000 	.word	0x40022000

080017c0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80017c0:	4a03      	ldr	r2, [pc, #12]	; (80017d0 <HAL_IncTick+0x10>)
 80017c2:	4b04      	ldr	r3, [pc, #16]	; (80017d4 <HAL_IncTick+0x14>)
 80017c4:	6811      	ldr	r1, [r2, #0]
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	440b      	add	r3, r1
 80017ca:	6013      	str	r3, [r2, #0]
}
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	20000430 	.word	0x20000430
 80017d4:	20000004 	.word	0x20000004

080017d8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80017d8:	4b01      	ldr	r3, [pc, #4]	; (80017e0 <HAL_GetTick+0x8>)
 80017da:	6818      	ldr	r0, [r3, #0]
}
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	20000430 	.word	0x20000430

080017e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e4:	b538      	push	{r3, r4, r5, lr}
 80017e6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80017e8:	f7ff fff6 	bl	80017d8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ec:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80017ee:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80017f0:	d002      	beq.n	80017f8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80017f2:	4b04      	ldr	r3, [pc, #16]	; (8001804 <HAL_Delay+0x20>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017f8:	f7ff ffee 	bl	80017d8 <HAL_GetTick>
 80017fc:	1b40      	subs	r0, r0, r5
 80017fe:	42a0      	cmp	r0, r4
 8001800:	d3fa      	bcc.n	80017f8 <HAL_Delay+0x14>
  {
  }
}
 8001802:	bd38      	pop	{r3, r4, r5, pc}
 8001804:	20000004 	.word	0x20000004

08001808 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001808:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800180c:	4a06      	ldr	r2, [pc, #24]	; (8001828 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800180e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001810:	68d0      	ldr	r0, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001812:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001816:	4008      	ands	r0, r1
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001818:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800181a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800181e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001822:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800182c:	4b19      	ldr	r3, [pc, #100]	; (8001894 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800182e:	b430      	push	{r4, r5}
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001836:	f1c3 0507 	rsb	r5, r3, #7
 800183a:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183c:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001840:	bf28      	it	cs
 8001842:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001844:	2c06      	cmp	r4, #6
 8001846:	d919      	bls.n	800187c <HAL_NVIC_SetPriority+0x50>
 8001848:	f04f 34ff 	mov.w	r4, #4294967295
 800184c:	3b03      	subs	r3, #3
 800184e:	409c      	lsls	r4, r3
 8001850:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001854:	f04f 34ff 	mov.w	r4, #4294967295
 8001858:	40ac      	lsls	r4, r5
 800185a:	ea21 0104 	bic.w	r1, r1, r4
 800185e:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001860:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001862:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8001866:	db0c      	blt.n	8001882 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001868:	0109      	lsls	r1, r1, #4
 800186a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800186e:	b2c9      	uxtb	r1, r1
 8001870:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001874:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001878:	bc30      	pop	{r4, r5}
 800187a:	4770      	bx	lr
 800187c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187e:	4613      	mov	r3, r2
 8001880:	e7e8      	b.n	8001854 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001882:	4b05      	ldr	r3, [pc, #20]	; (8001898 <HAL_NVIC_SetPriority+0x6c>)
 8001884:	f000 000f 	and.w	r0, r0, #15
 8001888:	0109      	lsls	r1, r1, #4
 800188a:	b2c9      	uxtb	r1, r1
 800188c:	4403      	add	r3, r0
 800188e:	7619      	strb	r1, [r3, #24]
 8001890:	bc30      	pop	{r4, r5}
 8001892:	4770      	bx	lr
 8001894:	e000ed00 	.word	0xe000ed00
 8001898:	e000ecfc 	.word	0xe000ecfc

0800189c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800189c:	2800      	cmp	r0, #0
 800189e:	db07      	blt.n	80018b0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018a0:	2301      	movs	r3, #1
 80018a2:	f000 011f 	and.w	r1, r0, #31
 80018a6:	4a03      	ldr	r2, [pc, #12]	; (80018b4 <HAL_NVIC_EnableIRQ+0x18>)
 80018a8:	408b      	lsls	r3, r1
 80018aa:	0940      	lsrs	r0, r0, #5
 80018ac:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	e000e100 	.word	0xe000e100

080018b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018b8:	3801      	subs	r0, #1
 80018ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80018be:	d20d      	bcs.n	80018dc <HAL_SYSTICK_Config+0x24>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018c0:	b430      	push	{r4, r5}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c2:	25f0      	movs	r5, #240	; 0xf0
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c4:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018c6:	2107      	movs	r1, #7
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018c8:	4b05      	ldr	r3, [pc, #20]	; (80018e0 <HAL_SYSTICK_Config+0x28>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ca:	4c06      	ldr	r4, [pc, #24]	; (80018e4 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018cc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ce:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018d2:	4610      	mov	r0, r2
   return SysTick_Config(TicksNumb);
}
 80018d4:	bc30      	pop	{r4, r5}
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018d6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018d8:	6019      	str	r1, [r3, #0]
 80018da:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80018dc:	2001      	movs	r0, #1
 80018de:	4770      	bx	lr
 80018e0:	e000e010 	.word	0xe000e010
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80018e8:	b340      	cbz	r0, 800193c <HAL_DMA_Init+0x54>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80018ea:	4603      	mov	r3, r0
{
 80018ec:	b4f0      	push	{r4, r5, r6, r7}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80018ee:	e9d0 2601 	ldrd	r2, r6, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80018f2:	f44f 7580 	mov.w	r5, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018f6:	2400      	movs	r4, #0
  tmp |=  hdma->Init.Direction        |
 80018f8:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018fa:	68de      	ldr	r6, [r3, #12]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80018fc:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018fe:	4332      	orrs	r2, r6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001900:	490f      	ldr	r1, [pc, #60]	; (8001940 <HAL_DMA_Init+0x58>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001902:	691e      	ldr	r6, [r3, #16]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001904:	4f0f      	ldr	r7, [pc, #60]	; (8001944 <HAL_DMA_Init+0x5c>)
 8001906:	4401      	add	r1, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001908:	4332      	orrs	r2, r6
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800190a:	695e      	ldr	r6, [r3, #20]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800190c:	fba7 7101 	umull	r7, r1, r7, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001910:	4332      	orrs	r2, r6
 8001912:	699e      	ldr	r6, [r3, #24]
          hdma->Init.Mode                | hdma->Init.Priority;
 8001914:	69df      	ldr	r7, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001916:	4332      	orrs	r2, r6
  tmp = hdma->Instance->CCR;
 8001918:	6806      	ldr	r6, [r0, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800191a:	0909      	lsrs	r1, r1, #4
 800191c:	0089      	lsls	r1, r1, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800191e:	f426 567f 	bic.w	r6, r6, #16320	; 0x3fc0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001922:	433a      	orrs	r2, r7
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001924:	f026 0630 	bic.w	r6, r6, #48	; 0x30
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001928:	6419      	str	r1, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800192a:	4907      	ldr	r1, [pc, #28]	; (8001948 <HAL_DMA_Init+0x60>)
  tmp |=  hdma->Init.Direction        |
 800192c:	4332      	orrs	r2, r6
  hdma->DmaBaseAddress = DMA1;
 800192e:	63d9      	str	r1, [r3, #60]	; 0x3c
  hdma->Instance->CCR = tmp;
 8001930:	6002      	str	r2, [r0, #0]
  hdma->Lock = HAL_UNLOCKED;
 8001932:	841d      	strh	r5, [r3, #32]

  return HAL_OK;
 8001934:	4620      	mov	r0, r4
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001936:	639c      	str	r4, [r3, #56]	; 0x38
}
 8001938:	bcf0      	pop	{r4, r5, r6, r7}
 800193a:	4770      	bx	lr
    return HAL_ERROR;
 800193c:	2001      	movs	r0, #1
}
 800193e:	4770      	bx	lr
 8001940:	bffdfff8 	.word	0xbffdfff8
 8001944:	cccccccd 	.word	0xcccccccd
 8001948:	40020000 	.word	0x40020000

0800194c <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800194c:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{
 8001950:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001952:	2a02      	cmp	r2, #2
 8001954:	d006      	beq.n	8001964 <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001956:	2104      	movs	r1, #4
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001958:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800195a:	6381      	str	r1, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 800195c:	f880 2020 	strb.w	r2, [r0, #32]
    
    return HAL_ERROR;
 8001960:	2001      	movs	r0, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
  
  return status; 
}
 8001962:	4770      	bx	lr
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001964:	2101      	movs	r1, #1
{
 8001966:	b470      	push	{r4, r5, r6}
  __HAL_UNLOCK(hdma);      
 8001968:	f44f 7580 	mov.w	r5, #256	; 0x100
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800196c:	681a      	ldr	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800196e:	6c1e      	ldr	r6, [r3, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001970:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001972:	40b1      	lsls	r1, r6
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001974:	f024 040e 	bic.w	r4, r4, #14
 8001978:	6014      	str	r4, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800197a:	6814      	ldr	r4, [r2, #0]
  return status; 
 800197c:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 800197e:	f024 0401 	bic.w	r4, r4, #1
 8001982:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001984:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001986:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hdma);      
 8001988:	841d      	strh	r5, [r3, #32]
}
 800198a:	bc70      	pop	{r4, r5, r6}
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop

08001990 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001990:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{  
 8001994:	4603      	mov	r3, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001996:	2a02      	cmp	r2, #2
 8001998:	d003      	beq.n	80019a2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800199a:	2204      	movs	r2, #4
        
    status = HAL_ERROR;
 800199c:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800199e:	639a      	str	r2, [r3, #56]	; 0x38
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80019a0:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019a2:	6802      	ldr	r2, [r0, #0]
{  
 80019a4:	b510      	push	{r4, lr}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019a6:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019a8:	481b      	ldr	r0, [pc, #108]	; (8001a18 <HAL_DMA_Abort_IT+0x88>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019aa:	f021 010e 	bic.w	r1, r1, #14
 80019ae:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80019b0:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019b2:	4282      	cmp	r2, r0
    __HAL_DMA_DISABLE(hdma);
 80019b4:	f021 0101 	bic.w	r1, r1, #1
 80019b8:	6011      	str	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019ba:	d021      	beq.n	8001a00 <HAL_DMA_Abort_IT+0x70>
 80019bc:	4917      	ldr	r1, [pc, #92]	; (8001a1c <HAL_DMA_Abort_IT+0x8c>)
 80019be:	428a      	cmp	r2, r1
 80019c0:	d01a      	beq.n	80019f8 <HAL_DMA_Abort_IT+0x68>
 80019c2:	3114      	adds	r1, #20
 80019c4:	428a      	cmp	r2, r1
 80019c6:	d01d      	beq.n	8001a04 <HAL_DMA_Abort_IT+0x74>
 80019c8:	3114      	adds	r1, #20
 80019ca:	428a      	cmp	r2, r1
 80019cc:	d01d      	beq.n	8001a0a <HAL_DMA_Abort_IT+0x7a>
 80019ce:	3114      	adds	r1, #20
 80019d0:	428a      	cmp	r2, r1
 80019d2:	d01d      	beq.n	8001a10 <HAL_DMA_Abort_IT+0x80>
 80019d4:	3114      	adds	r1, #20
 80019d6:	428a      	cmp	r2, r1
 80019d8:	bf0c      	ite	eq
 80019da:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
 80019de:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
    __HAL_UNLOCK(hdma);
 80019e2:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019e6:	4c0e      	ldr	r4, [pc, #56]	; (8001a20 <HAL_DMA_Abort_IT+0x90>)
    if(hdma->XferAbortCallback != NULL)
 80019e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019ea:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 80019ec:	8418      	strh	r0, [r3, #32]
    if(hdma->XferAbortCallback != NULL)
 80019ee:	b129      	cbz	r1, 80019fc <HAL_DMA_Abort_IT+0x6c>
      hdma->XferAbortCallback(hdma);
 80019f0:	4618      	mov	r0, r3
 80019f2:	4788      	blx	r1
  HAL_StatusTypeDef status = HAL_OK;
 80019f4:	2000      	movs	r0, #0
}
 80019f6:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019f8:	2210      	movs	r2, #16
 80019fa:	e7f2      	b.n	80019e2 <HAL_DMA_Abort_IT+0x52>
  HAL_StatusTypeDef status = HAL_OK;
 80019fc:	4608      	mov	r0, r1
}
 80019fe:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001a00:	2201      	movs	r2, #1
 8001a02:	e7ee      	b.n	80019e2 <HAL_DMA_Abort_IT+0x52>
 8001a04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a08:	e7eb      	b.n	80019e2 <HAL_DMA_Abort_IT+0x52>
 8001a0a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a0e:	e7e8      	b.n	80019e2 <HAL_DMA_Abort_IT+0x52>
 8001a10:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001a14:	e7e5      	b.n	80019e2 <HAL_DMA_Abort_IT+0x52>
 8001a16:	bf00      	nop
 8001a18:	40020008 	.word	0x40020008
 8001a1c:	4002001c 	.word	0x4002001c
 8001a20:	40020000 	.word	0x40020000

08001a24 <HAL_DMA_IRQHandler>:
{
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
  uint32_t source_it = hdma->Instance->CCR;
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001a24:	2204      	movs	r2, #4
{
 8001a26:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001a28:	e9d0 610f 	ldrd	r6, r1, [r0, #60]	; 0x3c
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a2c:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001a2e:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001a30:	408a      	lsls	r2, r1
 8001a32:	4222      	tst	r2, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001a34:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001a36:	d01f      	beq.n	8001a78 <HAL_DMA_IRQHandler+0x54>
 8001a38:	076a      	lsls	r2, r5, #29
 8001a3a:	d51d      	bpl.n	8001a78 <HAL_DMA_IRQHandler+0x54>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	0691      	lsls	r1, r2, #26
 8001a40:	d403      	bmi.n	8001a4a <HAL_DMA_IRQHandler+0x26>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	f022 0204 	bic.w	r2, r2, #4
 8001a48:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001a4a:	4a3e      	ldr	r2, [pc, #248]	; (8001b44 <HAL_DMA_IRQHandler+0x120>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d05a      	beq.n	8001b06 <HAL_DMA_IRQHandler+0xe2>
 8001a50:	3214      	adds	r2, #20
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d05f      	beq.n	8001b16 <HAL_DMA_IRQHandler+0xf2>
 8001a56:	3214      	adds	r2, #20
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d066      	beq.n	8001b2a <HAL_DMA_IRQHandler+0x106>
 8001a5c:	3214      	adds	r2, #20
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d069      	beq.n	8001b36 <HAL_DMA_IRQHandler+0x112>
 8001a62:	3214      	adds	r2, #20
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d05b      	beq.n	8001b20 <HAL_DMA_IRQHandler+0xfc>
 8001a68:	3214      	adds	r2, #20
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	bf0c      	ite	eq
 8001a6e:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8001a72:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8001a76:	e047      	b.n	8001b08 <HAL_DMA_IRQHandler+0xe4>
      hdma->XferHalfCpltCallback(hdma);
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001a78:	2202      	movs	r2, #2
 8001a7a:	408a      	lsls	r2, r1
 8001a7c:	4222      	tst	r2, r4
 8001a7e:	d022      	beq.n	8001ac6 <HAL_DMA_IRQHandler+0xa2>
 8001a80:	07aa      	lsls	r2, r5, #30
 8001a82:	d520      	bpl.n	8001ac6 <HAL_DMA_IRQHandler+0xa2>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	0691      	lsls	r1, r2, #26
 8001a88:	d406      	bmi.n	8001a98 <HAL_DMA_IRQHandler+0x74>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a8a:	2101      	movs	r1, #1
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	f022 020a 	bic.w	r2, r2, #10
 8001a92:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001a94:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001a98:	4a2a      	ldr	r2, [pc, #168]	; (8001b44 <HAL_DMA_IRQHandler+0x120>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d029      	beq.n	8001af2 <HAL_DMA_IRQHandler+0xce>
 8001a9e:	3214      	adds	r2, #20
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d040      	beq.n	8001b26 <HAL_DMA_IRQHandler+0x102>
 8001aa4:	3214      	adds	r2, #20
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d042      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x10c>
 8001aaa:	3214      	adds	r2, #20
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d034      	beq.n	8001b1a <HAL_DMA_IRQHandler+0xf6>
 8001ab0:	3214      	adds	r2, #20
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d042      	beq.n	8001b3c <HAL_DMA_IRQHandler+0x118>
 8001ab6:	3214      	adds	r2, #20
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	bf0c      	ite	eq
 8001abc:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001ac0:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001ac4:	e016      	b.n	8001af4 <HAL_DMA_IRQHandler+0xd0>
      hdma->XferCpltCallback(hdma);
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001ac6:	2208      	movs	r2, #8
 8001ac8:	408a      	lsls	r2, r1
 8001aca:	4222      	tst	r2, r4
 8001acc:	d019      	beq.n	8001b02 <HAL_DMA_IRQHandler+0xde>
 8001ace:	072a      	lsls	r2, r5, #28
 8001ad0:	d517      	bpl.n	8001b02 <HAL_DMA_IRQHandler+0xde>
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ad2:	2401      	movs	r4, #1

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad4:	f44f 7580 	mov.w	r5, #256	; 0x100
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ad8:	681a      	ldr	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ada:	fa04 f101 	lsl.w	r1, r4, r1
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ade:	f022 020e 	bic.w	r2, r2, #14
 8001ae2:	601a      	str	r2, [r3, #0]

    if (hdma->XferErrorCallback != NULL)
 8001ae4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ae6:	6071      	str	r1, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ae8:	6384      	str	r4, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001aea:	8405      	strh	r5, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001aec:	b14b      	cbz	r3, 8001b02 <HAL_DMA_IRQHandler+0xde>
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
    }
  }
  return;
}
 8001aee:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001af0:	4718      	bx	r3
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001af2:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 8001af4:	2100      	movs	r1, #0
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001af6:	4c14      	ldr	r4, [pc, #80]	; (8001b48 <HAL_DMA_IRQHandler+0x124>)
    if(hdma->XferCpltCallback != NULL)
 8001af8:	6a82      	ldr	r2, [r0, #40]	; 0x28
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001afa:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hdma);
 8001afc:	f880 1020 	strb.w	r1, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001b00:	b93a      	cbnz	r2, 8001b12 <HAL_DMA_IRQHandler+0xee>
}
 8001b02:	bc70      	pop	{r4, r5, r6}
 8001b04:	4770      	bx	lr
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b06:	2304      	movs	r3, #4
 8001b08:	490f      	ldr	r1, [pc, #60]	; (8001b48 <HAL_DMA_IRQHandler+0x124>)
    if(hdma->XferHalfCpltCallback != NULL)
 8001b0a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b0c:	604b      	str	r3, [r1, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001b0e:	2a00      	cmp	r2, #0
 8001b10:	d0f7      	beq.n	8001b02 <HAL_DMA_IRQHandler+0xde>
}
 8001b12:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8001b14:	4710      	bx	r2
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b16:	2340      	movs	r3, #64	; 0x40
 8001b18:	e7f6      	b.n	8001b08 <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b1e:	e7e9      	b.n	8001af4 <HAL_DMA_IRQHandler+0xd0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b20:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001b24:	e7f0      	b.n	8001b08 <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b26:	2320      	movs	r3, #32
 8001b28:	e7e4      	b.n	8001af4 <HAL_DMA_IRQHandler+0xd0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b2e:	e7eb      	b.n	8001b08 <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b34:	e7de      	b.n	8001af4 <HAL_DMA_IRQHandler+0xd0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b36:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b3a:	e7e5      	b.n	8001b08 <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b40:	e7d8      	b.n	8001af4 <HAL_DMA_IRQHandler+0xd0>
 8001b42:	bf00      	nop
 8001b44:	40020008 	.word	0x40020008
 8001b48:	40020000 	.word	0x40020000

08001b4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b50:	680c      	ldr	r4, [r1, #0]
{
 8001b52:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b54:	2c00      	cmp	r4, #0
 8001b56:	f000 809e 	beq.w	8001c96 <HAL_GPIO_Init+0x14a>
  uint32_t config = 0x00u;
 8001b5a:	2600      	movs	r6, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b5c:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 8001d54 <HAL_GPIO_Init+0x208>
  uint32_t position = 0x00u;
 8001b60:	4633      	mov	r3, r6
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b62:	4f77      	ldr	r7, [pc, #476]	; (8001d40 <HAL_GPIO_Init+0x1f4>)
      switch (GPIO_Init->Mode)
 8001b64:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8001d58 <HAL_GPIO_Init+0x20c>
 8001b68:	f8df e1f0 	ldr.w	lr, [pc, #496]	; 8001d5c <HAL_GPIO_Init+0x210>
 8001b6c:	9000      	str	r0, [sp, #0]
 8001b6e:	e004      	b.n	8001b7a <HAL_GPIO_Init+0x2e>
        }
      }
    }

	position++;
 8001b70:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b72:	fa34 f203 	lsrs.w	r2, r4, r3
 8001b76:	f000 808e 	beq.w	8001c96 <HAL_GPIO_Init+0x14a>
    ioposition = (0x01uL << position);
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	409a      	lsls	r2, r3
    if (iocurrent == ioposition)
 8001b7e:	ea32 0004 	bics.w	r0, r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b82:	ea02 0504 	and.w	r5, r2, r4
    if (iocurrent == ioposition)
 8001b86:	d1f3      	bne.n	8001b70 <HAL_GPIO_Init+0x24>
      switch (GPIO_Init->Mode)
 8001b88:	684c      	ldr	r4, [r1, #4]
 8001b8a:	2c12      	cmp	r4, #18
 8001b8c:	f200 8086 	bhi.w	8001c9c <HAL_GPIO_Init+0x150>
 8001b90:	2c12      	cmp	r4, #18
 8001b92:	d80c      	bhi.n	8001bae <HAL_GPIO_Init+0x62>
 8001b94:	e8df f004 	tbb	[pc, r4]
 8001b98:	0abcbf8a 	.word	0x0abcbf8a
 8001b9c:	0b0b0b0b 	.word	0x0b0b0b0b
 8001ba0:	0b0b0b0b 	.word	0x0b0b0b0b
 8001ba4:	0b0b0b0b 	.word	0x0b0b0b0b
 8001ba8:	b90b      	.short	0xb90b
 8001baa:	b6          	.byte	0xb6
 8001bab:	00          	.byte	0x00
 8001bac:	2600      	movs	r6, #0
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bae:	2dff      	cmp	r5, #255	; 0xff
 8001bb0:	f200 8083 	bhi.w	8001cba <HAL_GPIO_Init+0x16e>
 8001bb4:	f8dd 9000 	ldr.w	r9, [sp]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bb8:	ea4f 0a83 	mov.w	sl, r3, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bbc:	240f      	movs	r4, #15
 8001bbe:	f8d9 2000 	ldr.w	r2, [r9]
 8001bc2:	fa04 fb0a 	lsl.w	fp, r4, sl
 8001bc6:	ea22 020b 	bic.w	r2, r2, fp
 8001bca:	fa06 fa0a 	lsl.w	sl, r6, sl
 8001bce:	ea42 020a 	orr.w	r2, r2, sl
 8001bd2:	f8c9 2000 	str.w	r2, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bd6:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8001bda:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 8001bde:	f000 808f 	beq.w	8001d00 <HAL_GPIO_Init+0x1b4>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001be2:	f8dc a018 	ldr.w	sl, [ip, #24]
 8001be6:	f023 0203 	bic.w	r2, r3, #3
 8001bea:	f04a 0a01 	orr.w	sl, sl, #1
 8001bee:	f8cc a018 	str.w	sl, [ip, #24]
 8001bf2:	f8dc a018 	ldr.w	sl, [ip, #24]
 8001bf6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001bfa:	f00a 0a01 	and.w	sl, sl, #1
 8001bfe:	f8cd a00c 	str.w	sl, [sp, #12]
 8001c02:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c06:	f003 0a03 	and.w	sl, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c0a:	f8dd b00c 	ldr.w	fp, [sp, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c0e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8001c12:	f8d2 b008 	ldr.w	fp, [r2, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c16:	fa04 f40a 	lsl.w	r4, r4, sl
 8001c1a:	ea2b 0004 	bic.w	r0, fp, r4
 8001c1e:	9001      	str	r0, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c20:	9c00      	ldr	r4, [sp, #0]
 8001c22:	4848      	ldr	r0, [pc, #288]	; (8001d44 <HAL_GPIO_Init+0x1f8>)
 8001c24:	4284      	cmp	r4, r0
 8001c26:	d013      	beq.n	8001c50 <HAL_GPIO_Init+0x104>
 8001c28:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8001c2c:	4284      	cmp	r4, r0
 8001c2e:	d07d      	beq.n	8001d2c <HAL_GPIO_Init+0x1e0>
 8001c30:	4845      	ldr	r0, [pc, #276]	; (8001d48 <HAL_GPIO_Init+0x1fc>)
 8001c32:	4284      	cmp	r4, r0
 8001c34:	d071      	beq.n	8001d1a <HAL_GPIO_Init+0x1ce>
 8001c36:	4845      	ldr	r0, [pc, #276]	; (8001d4c <HAL_GPIO_Init+0x200>)
 8001c38:	4284      	cmp	r4, r0
 8001c3a:	bf0c      	ite	eq
 8001c3c:	f04f 0b03 	moveq.w	fp, #3
 8001c40:	f04f 0b04 	movne.w	fp, #4
 8001c44:	9801      	ldr	r0, [sp, #4]
 8001c46:	fa0b fa0a 	lsl.w	sl, fp, sl
 8001c4a:	ea40 000a 	orr.w	r0, r0, sl
 8001c4e:	9001      	str	r0, [sp, #4]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c50:	9801      	ldr	r0, [sp, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c52:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        AFIO->EXTICR[position >> 2u] = temp;
 8001c56:	6090      	str	r0, [r2, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	bf14      	ite	ne
 8001c5c:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c5e:	43aa      	biceq	r2, r5
 8001c60:	603a      	str	r2, [r7, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8001c62:	687a      	ldr	r2, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c64:	f419 3f00 	tst.w	r9, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001c68:	bf14      	ite	ne
 8001c6a:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c6c:	43aa      	biceq	r2, r5
 8001c6e:	607a      	str	r2, [r7, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c70:	68ba      	ldr	r2, [r7, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c72:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c76:	bf14      	ite	ne
 8001c78:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c7a:	43aa      	biceq	r2, r5
 8001c7c:	60ba      	str	r2, [r7, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c7e:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c82:	68fa      	ldr	r2, [r7, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c84:	d039      	beq.n	8001cfa <HAL_GPIO_Init+0x1ae>
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c86:	4315      	orrs	r5, r2
 8001c88:	60fd      	str	r5, [r7, #12]
 8001c8a:	680c      	ldr	r4, [r1, #0]
	position++;
 8001c8c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8e:	fa34 f203 	lsrs.w	r2, r4, r3
 8001c92:	f47f af72 	bne.w	8001b7a <HAL_GPIO_Init+0x2e>
  }
}
 8001c96:	b005      	add	sp, #20
 8001c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001c9c:	4544      	cmp	r4, r8
 8001c9e:	d005      	beq.n	8001cac <HAL_GPIO_Init+0x160>
 8001ca0:	d913      	bls.n	8001cca <HAL_GPIO_Init+0x17e>
 8001ca2:	4574      	cmp	r4, lr
 8001ca4:	d002      	beq.n	8001cac <HAL_GPIO_Init+0x160>
 8001ca6:	482a      	ldr	r0, [pc, #168]	; (8001d50 <HAL_GPIO_Init+0x204>)
 8001ca8:	4284      	cmp	r4, r0
 8001caa:	d180      	bne.n	8001bae <HAL_GPIO_Init+0x62>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cac:	688c      	ldr	r4, [r1, #8]
 8001cae:	b9e4      	cbnz	r4, 8001cea <HAL_GPIO_Init+0x19e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cb0:	2dff      	cmp	r5, #255	; 0xff
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cb2:	f04f 0604 	mov.w	r6, #4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cb6:	f67f af7d 	bls.w	8001bb4 <HAL_GPIO_Init+0x68>
 8001cba:	9a00      	ldr	r2, [sp, #0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cbc:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8001cc0:	f1aa 0a20 	sub.w	sl, sl, #32
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cc4:	f102 0904 	add.w	r9, r2, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cc8:	e778      	b.n	8001bbc <HAL_GPIO_Init+0x70>
      switch (GPIO_Init->Mode)
 8001cca:	f8df 9094 	ldr.w	r9, [pc, #148]	; 8001d60 <HAL_GPIO_Init+0x214>
 8001cce:	454c      	cmp	r4, r9
 8001cd0:	d0ec      	beq.n	8001cac <HAL_GPIO_Init+0x160>
 8001cd2:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 8001cd6:	454c      	cmp	r4, r9
 8001cd8:	d0e8      	beq.n	8001cac <HAL_GPIO_Init+0x160>
 8001cda:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8001cde:	454c      	cmp	r4, r9
 8001ce0:	f47f af65 	bne.w	8001bae <HAL_GPIO_Init+0x62>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ce4:	688c      	ldr	r4, [r1, #8]
 8001ce6:	2c00      	cmp	r4, #0
 8001ce8:	d0e2      	beq.n	8001cb0 <HAL_GPIO_Init+0x164>
            GPIOx->BSRR = ioposition;
 8001cea:	9800      	ldr	r0, [sp, #0]
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001cec:	2c01      	cmp	r4, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cee:	f04f 0608 	mov.w	r6, #8
            GPIOx->BSRR = ioposition;
 8001cf2:	bf0c      	ite	eq
 8001cf4:	6102      	streq	r2, [r0, #16]
            GPIOx->BRR = ioposition;
 8001cf6:	6142      	strne	r2, [r0, #20]
 8001cf8:	e759      	b.n	8001bae <HAL_GPIO_Init+0x62>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cfa:	ea22 0505 	bic.w	r5, r2, r5
 8001cfe:	60fd      	str	r5, [r7, #12]
 8001d00:	680c      	ldr	r4, [r1, #0]
 8001d02:	e735      	b.n	8001b70 <HAL_GPIO_Init+0x24>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d04:	68ce      	ldr	r6, [r1, #12]
 8001d06:	360c      	adds	r6, #12
          break;
 8001d08:	e751      	b.n	8001bae <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d0a:	68ce      	ldr	r6, [r1, #12]
 8001d0c:	3604      	adds	r6, #4
          break;
 8001d0e:	e74e      	b.n	8001bae <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d10:	68ce      	ldr	r6, [r1, #12]
 8001d12:	3608      	adds	r6, #8
          break;
 8001d14:	e74b      	b.n	8001bae <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d16:	68ce      	ldr	r6, [r1, #12]
          break;
 8001d18:	e749      	b.n	8001bae <HAL_GPIO_Init+0x62>
 8001d1a:	f04f 0b02 	mov.w	fp, #2
 8001d1e:	9801      	ldr	r0, [sp, #4]
 8001d20:	fa0b fa0a 	lsl.w	sl, fp, sl
 8001d24:	ea40 000a 	orr.w	r0, r0, sl
 8001d28:	9001      	str	r0, [sp, #4]
 8001d2a:	e791      	b.n	8001c50 <HAL_GPIO_Init+0x104>
 8001d2c:	f04f 0b01 	mov.w	fp, #1
 8001d30:	9801      	ldr	r0, [sp, #4]
 8001d32:	fa0b fa0a 	lsl.w	sl, fp, sl
 8001d36:	ea40 000a 	orr.w	r0, r0, sl
 8001d3a:	9001      	str	r0, [sp, #4]
 8001d3c:	e788      	b.n	8001c50 <HAL_GPIO_Init+0x104>
 8001d3e:	bf00      	nop
 8001d40:	40010400 	.word	0x40010400
 8001d44:	40010800 	.word	0x40010800
 8001d48:	40011000 	.word	0x40011000
 8001d4c:	40011400 	.word	0x40011400
 8001d50:	10320000 	.word	0x10320000
 8001d54:	40021000 	.word	0x40021000
 8001d58:	10220000 	.word	0x10220000
 8001d5c:	10310000 	.word	0x10310000
 8001d60:	10120000 	.word	0x10120000

08001d64 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d64:	b902      	cbnz	r2, 8001d68 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d66:	0409      	lsls	r1, r1, #16
 8001d68:	6101      	str	r1, [r0, #16]
  }
}
 8001d6a:	4770      	bx	lr

08001d6c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001d6c:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d6e:	ea01 0203 	and.w	r2, r1, r3
 8001d72:	ea21 0103 	bic.w	r1, r1, r3
 8001d76:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001d7a:	6101      	str	r1, [r0, #16]
}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop

08001d80 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>:
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8001d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d82:	4605      	mov	r5, r0
 8001d84:	460e      	mov	r6, r1
 8001d86:	4617      	mov	r7, r2
 8001d88:	1c72      	adds	r2, r6, #1
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001d8a:	682c      	ldr	r4, [r5, #0]
 8001d8c:	d003      	beq.n	8001d96 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x16>
 8001d8e:	e009      	b.n	8001da4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x24>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d90:	6963      	ldr	r3, [r4, #20]
 8001d92:	055b      	lsls	r3, r3, #21
 8001d94:	d424      	bmi.n	8001de0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001d96:	6963      	ldr	r3, [r4, #20]
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	f013 0308 	ands.w	r3, r3, #8
 8001d9e:	d1f7      	bne.n	8001d90 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x10>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8001da0:	4618      	mov	r0, r3
}
 8001da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001da4:	6963      	ldr	r3, [r4, #20]
 8001da6:	43db      	mvns	r3, r3
 8001da8:	f013 0308 	ands.w	r3, r3, #8
 8001dac:	d0f8      	beq.n	8001da0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x20>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001dae:	6963      	ldr	r3, [r4, #20]
 8001db0:	0559      	lsls	r1, r3, #21
 8001db2:	d415      	bmi.n	8001de0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001db4:	f7ff fd10 	bl	80017d8 <HAL_GetTick>
 8001db8:	1bc0      	subs	r0, r0, r7
 8001dba:	4286      	cmp	r6, r0
 8001dbc:	d301      	bcc.n	8001dc2 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x42>
 8001dbe:	2e00      	cmp	r6, #0
 8001dc0:	d1e2      	bne.n	8001d88 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001dc2:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8001dc4:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001dc6:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001dc8:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001dcc:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001dd0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001dd2:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001dd6:	f043 0320 	orr.w	r3, r3, #32
        return HAL_ERROR;
 8001dda:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ddc:	642b      	str	r3, [r5, #64]	; 0x40
}
 8001dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001de0:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001de2:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8001de6:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001de8:	6823      	ldr	r3, [r4, #0]
 8001dea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dee:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001df0:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001df2:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001df4:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001df8:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001dfc:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001dfe:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e02:	f043 0304 	orr.w	r3, r3, #4
      return HAL_ERROR;
 8001e06:	2001      	movs	r0, #1
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e08:	642b      	str	r3, [r5, #64]	; 0x40
}
 8001e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001e0c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8001e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e0e:	4605      	mov	r5, r0
 8001e10:	460e      	mov	r6, r1
 8001e12:	4617      	mov	r7, r2
 8001e14:	1c72      	adds	r2, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e16:	682c      	ldr	r4, [r5, #0]
 8001e18:	d003      	beq.n	8001e22 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x16>
 8001e1a:	e009      	b.n	8001e30 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x24>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e1c:	6963      	ldr	r3, [r4, #20]
 8001e1e:	055b      	lsls	r3, r3, #21
 8001e20:	d424      	bmi.n	8001e6c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e22:	6963      	ldr	r3, [r4, #20]
 8001e24:	43db      	mvns	r3, r3
 8001e26:	f013 0302 	ands.w	r3, r3, #2
 8001e2a:	d1f7      	bne.n	8001e1c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x10>
  return HAL_OK;
 8001e2c:	4618      	mov	r0, r3
}
 8001e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e30:	6963      	ldr	r3, [r4, #20]
 8001e32:	43db      	mvns	r3, r3
 8001e34:	f013 0302 	ands.w	r3, r3, #2
 8001e38:	d0f8      	beq.n	8001e2c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x20>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e3a:	6963      	ldr	r3, [r4, #20]
 8001e3c:	0559      	lsls	r1, r3, #21
 8001e3e:	d415      	bmi.n	8001e6c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e40:	f7ff fcca 	bl	80017d8 <HAL_GetTick>
 8001e44:	1bc0      	subs	r0, r0, r7
 8001e46:	4286      	cmp	r6, r0
 8001e48:	d301      	bcc.n	8001e4e <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x42>
 8001e4a:	2e00      	cmp	r6, #0
 8001e4c:	d1e2      	bne.n	8001e14 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001e4e:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8001e50:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001e52:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001e54:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e58:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e5c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001e5e:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e62:	f043 0320 	orr.w	r3, r3, #32
        return HAL_ERROR;
 8001e66:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e68:	642b      	str	r3, [r5, #64]	; 0x40
}
 8001e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001e6c:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e6e:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8001e72:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e74:	6823      	ldr	r3, [r4, #0]
 8001e76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e7a:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e7c:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001e7e:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001e80:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e84:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e88:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001e8a:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e8e:	f043 0304 	orr.w	r3, r3, #4
      return HAL_ERROR;
 8001e92:	2001      	movs	r0, #1
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e94:	642b      	str	r3, [r5, #64]	; 0x40
}
 8001e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001e98 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001e98:	2800      	cmp	r0, #0
 8001e9a:	f000 80b5 	beq.w	8002008 <HAL_I2C_Init+0x170>
{
 8001e9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ea0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001ea4:	4604      	mov	r4, r0
 8001ea6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	f000 8094 	beq.w	8001fd8 <HAL_I2C_Init+0x140>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001eb0:	2224      	movs	r2, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8001eb2:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001eb4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	f022 0201 	bic.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ec6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ece:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ed0:	f000 fcc0 	bl	8002854 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ed4:	6865      	ldr	r5, [r4, #4]
 8001ed6:	4b4d      	ldr	r3, [pc, #308]	; (800200c <HAL_I2C_Init+0x174>)
 8001ed8:	429d      	cmp	r5, r3
 8001eda:	d84c      	bhi.n	8001f76 <HAL_I2C_Init+0xde>
 8001edc:	4b4c      	ldr	r3, [pc, #304]	; (8002010 <HAL_I2C_Init+0x178>)
 8001ede:	4298      	cmp	r0, r3
 8001ee0:	d978      	bls.n	8001fd4 <HAL_I2C_Init+0x13c>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ee2:	1e42      	subs	r2, r0, #1
 8001ee4:	006d      	lsls	r5, r5, #1
 8001ee6:	fbb2 f2f5 	udiv	r2, r2, r5
 8001eea:	f640 76fc 	movw	r6, #4092	; 0xffc
  freqrange = I2C_FREQRANGE(pclk1);
 8001eee:	4949      	ldr	r1, [pc, #292]	; (8002014 <HAL_I2C_Init+0x17c>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ef0:	6823      	ldr	r3, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001ef2:	fba1 1000 	umull	r1, r0, r1, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ef6:	6859      	ldr	r1, [r3, #4]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ef8:	3201      	adds	r2, #1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001efa:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8001efe:	ea41 4190 	orr.w	r1, r1, r0, lsr #18
 8001f02:	6059      	str	r1, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f04:	6a19      	ldr	r1, [r3, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 8001f06:	0c80      	lsrs	r0, r0, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f08:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8001f0c:	3001      	adds	r0, #1
 8001f0e:	4308      	orrs	r0, r1
 8001f10:	6218      	str	r0, [r3, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f12:	69d9      	ldr	r1, [r3, #28]
 8001f14:	4232      	tst	r2, r6
 8001f16:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001f1a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001f1e:	d160      	bne.n	8001fe2 <HAL_I2C_Init+0x14a>
 8001f20:	2204      	movs	r2, #4
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f22:	2500      	movs	r5, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001f24:	2620      	movs	r6, #32
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f26:	430a      	orrs	r2, r1
 8001f28:	61da      	str	r2, [r3, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f2a:	6819      	ldr	r1, [r3, #0]
 8001f2c:	e9d4 2007 	ldrd	r2, r0, [r4, #28]
 8001f30:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001f34:	4302      	orrs	r2, r0
 8001f36:	430a      	orrs	r2, r1
 8001f38:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f3a:	6899      	ldr	r1, [r3, #8]
 8001f3c:	e9d4 0203 	ldrd	r0, r2, [r4, #12]
 8001f40:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8001f44:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001f48:	4302      	orrs	r2, r0
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f4e:	68d9      	ldr	r1, [r3, #12]
 8001f50:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 8001f54:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001f58:	4302      	orrs	r2, r0
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	60da      	str	r2, [r3, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001f5e:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8001f60:	4628      	mov	r0, r5
  __HAL_I2C_ENABLE(hi2c);
 8001f62:	f042 0201 	orr.w	r2, r2, #1
 8001f66:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f68:	6425      	str	r5, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f6a:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f6e:	6325      	str	r5, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f70:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
}
 8001f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f76:	4b28      	ldr	r3, [pc, #160]	; (8002018 <HAL_I2C_Init+0x180>)
 8001f78:	4298      	cmp	r0, r3
 8001f7a:	d92b      	bls.n	8001fd4 <HAL_I2C_Init+0x13c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f7c:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8001f80:	4e24      	ldr	r6, [pc, #144]	; (8002014 <HAL_I2C_Init+0x17c>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f82:	6823      	ldr	r3, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001f84:	fba6 2600 	umull	r2, r6, r6, r0
 8001f88:	0cb2      	lsrs	r2, r6, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f8a:	fb01 f102 	mul.w	r1, r1, r2
 8001f8e:	4f23      	ldr	r7, [pc, #140]	; (800201c <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f90:	685a      	ldr	r2, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f92:	fba7 7101 	umull	r7, r1, r7, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f96:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001f9a:	ea42 4296 	orr.w	r2, r2, r6, lsr #18
 8001f9e:	605a      	str	r2, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fa0:	6a1a      	ldr	r2, [r3, #32]
 8001fa2:	0989      	lsrs	r1, r1, #6
 8001fa4:	3101      	adds	r1, #1
 8001fa6:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001faa:	4311      	orrs	r1, r2
 8001fac:	6219      	str	r1, [r3, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fae:	69d9      	ldr	r1, [r3, #28]
 8001fb0:	68a6      	ldr	r6, [r4, #8]
 8001fb2:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001fb6:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001fba:	b9ae      	cbnz	r6, 8001fe8 <HAL_I2C_Init+0x150>
 8001fbc:	3801      	subs	r0, #1
 8001fbe:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8001fc2:	fbb0 f2f2 	udiv	r2, r0, r2
 8001fc6:	3201      	adds	r2, #1
 8001fc8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001fcc:	b1d2      	cbz	r2, 8002004 <HAL_I2C_Init+0x16c>
 8001fce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001fd2:	e7a6      	b.n	8001f22 <HAL_I2C_Init+0x8a>
    return HAL_ERROR;
 8001fd4:	2001      	movs	r0, #1
}
 8001fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001fd8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001fdc:	f7fe fb0a 	bl	80005f4 <HAL_I2C_MspInit>
 8001fe0:	e766      	b.n	8001eb0 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fe2:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001fe6:	e79c      	b.n	8001f22 <HAL_I2C_Init+0x8a>
 8001fe8:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001fec:	eb02 0582 	add.w	r5, r2, r2, lsl #2
 8001ff0:	1e42      	subs	r2, r0, #1
 8001ff2:	fbb2 f2f5 	udiv	r2, r2, r5
 8001ff6:	3201      	adds	r2, #1
 8001ff8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001ffc:	b112      	cbz	r2, 8002004 <HAL_I2C_Init+0x16c>
 8001ffe:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002002:	e78e      	b.n	8001f22 <HAL_I2C_Init+0x8a>
 8002004:	2201      	movs	r2, #1
 8002006:	e78c      	b.n	8001f22 <HAL_I2C_Init+0x8a>
    return HAL_ERROR;
 8002008:	2001      	movs	r0, #1
}
 800200a:	4770      	bx	lr
 800200c:	000186a0 	.word	0x000186a0
 8002010:	001e847f 	.word	0x001e847f
 8002014:	431bde83 	.word	0x431bde83
 8002018:	003d08ff 	.word	0x003d08ff
 800201c:	10624dd3 	.word	0x10624dd3

08002020 <HAL_I2C_Master_Transmit>:
{
 8002020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002024:	4604      	mov	r4, r0
 8002026:	b082      	sub	sp, #8
 8002028:	469a      	mov	sl, r3
 800202a:	4688      	mov	r8, r1
 800202c:	4691      	mov	r9, r2
 800202e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  uint32_t tickstart = HAL_GetTick();
 8002030:	f7ff fbd2 	bl	80017d8 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002034:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002038:	2b20      	cmp	r3, #32
 800203a:	d005      	beq.n	8002048 <HAL_I2C_Master_Transmit+0x28>
      return HAL_BUSY;
 800203c:	f04f 0802 	mov.w	r8, #2
}
 8002040:	4640      	mov	r0, r8
 8002042:	b002      	add	sp, #8
 8002044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002048:	4607      	mov	r7, r0
 800204a:	e005      	b.n	8002058 <HAL_I2C_Master_Transmit+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800204c:	f7ff fbc4 	bl	80017d8 <HAL_GetTick>
 8002050:	1bc0      	subs	r0, r0, r7
 8002052:	2819      	cmp	r0, #25
 8002054:	f200 80f3 	bhi.w	800223e <HAL_I2C_Master_Transmit+0x21e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002058:	6823      	ldr	r3, [r4, #0]
 800205a:	699d      	ldr	r5, [r3, #24]
 800205c:	43ed      	mvns	r5, r5
 800205e:	f015 0502 	ands.w	r5, r5, #2
 8002062:	d0f3      	beq.n	800204c <HAL_I2C_Master_Transmit+0x2c>
    __HAL_LOCK(hi2c);
 8002064:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8002068:	2a01      	cmp	r2, #1
 800206a:	d0e7      	beq.n	800203c <HAL_I2C_Master_Transmit+0x1c>
 800206c:	2201      	movs	r2, #1
 800206e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	07d2      	lsls	r2, r2, #31
 8002076:	d570      	bpl.n	800215a <HAL_I2C_Master_Transmit+0x13a>
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002078:	2100      	movs	r1, #0
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800207a:	2521      	movs	r5, #33	; 0x21
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800207c:	2010      	movs	r0, #16
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002084:	601a      	str	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002086:	4a8b      	ldr	r2, [pc, #556]	; (80022b4 <HAL_I2C_Master_Transmit+0x294>)
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002088:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800208c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002090:	6421      	str	r1, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8002092:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002096:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002098:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800209a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 800209c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80020a0:	2a08      	cmp	r2, #8
    hi2c->XferSize    = hi2c->XferCount;
 80020a2:	8521      	strh	r1, [r4, #40]	; 0x28
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80020a4:	d007      	beq.n	80020b6 <HAL_I2C_Master_Transmit+0x96>
 80020a6:	2a01      	cmp	r2, #1
 80020a8:	d005      	beq.n	80020b6 <HAL_I2C_Master_Transmit+0x96>
 80020aa:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80020ae:	d002      	beq.n	80020b6 <HAL_I2C_Master_Transmit+0x96>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80020b0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80020b2:	2a12      	cmp	r2, #18
 80020b4:	d103      	bne.n	80020be <HAL_I2C_Master_Transmit+0x9e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	1c75      	adds	r5, r6, #1
 80020c0:	d13d      	bne.n	800213e <HAL_I2C_Master_Transmit+0x11e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020c2:	695a      	ldr	r2, [r3, #20]
 80020c4:	07d0      	lsls	r0, r2, #31
 80020c6:	d5fc      	bpl.n	80020c2 <HAL_I2C_Master_Transmit+0xa2>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020c8:	6922      	ldr	r2, [r4, #16]
 80020ca:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80020ce:	d149      	bne.n	8002164 <HAL_I2C_Master_Transmit+0x144>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80020d0:	f008 01fe 	and.w	r1, r8, #254	; 0xfe
 80020d4:	6119      	str	r1, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80020d6:	463a      	mov	r2, r7
 80020d8:	4631      	mov	r1, r6
 80020da:	4620      	mov	r0, r4
 80020dc:	f7ff fe96 	bl	8001e0c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 80020e0:	4680      	mov	r8, r0
 80020e2:	bb30      	cbnz	r0, 8002132 <HAL_I2C_Master_Transmit+0x112>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020e4:	6823      	ldr	r3, [r4, #0]
 80020e6:	9001      	str	r0, [sp, #4]
 80020e8:	6959      	ldr	r1, [r3, #20]
    while (hi2c->XferSize > 0U)
 80020ea:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020ec:	9101      	str	r1, [sp, #4]
 80020ee:	6999      	ldr	r1, [r3, #24]
 80020f0:	9101      	str	r1, [sp, #4]
 80020f2:	9901      	ldr	r1, [sp, #4]
    while (hi2c->XferSize > 0U)
 80020f4:	2a00      	cmp	r2, #0
 80020f6:	d076      	beq.n	80021e6 <HAL_I2C_Master_Transmit+0x1c6>
 80020f8:	1c75      	adds	r5, r6, #1
 80020fa:	f040 8081 	bne.w	8002200 <HAL_I2C_Master_Transmit+0x1e0>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020fe:	695a      	ldr	r2, [r3, #20]
 8002100:	0610      	lsls	r0, r2, #24
 8002102:	d442      	bmi.n	800218a <HAL_I2C_Master_Transmit+0x16a>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002104:	695a      	ldr	r2, [r3, #20]
 8002106:	0551      	lsls	r1, r2, #21
 8002108:	d5f9      	bpl.n	80020fe <HAL_I2C_Master_Transmit+0xde>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 800210a:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800210c:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 8002110:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002112:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002114:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002116:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800211a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800211e:	6c23      	ldr	r3, [r4, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002120:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002124:	f043 0304 	orr.w	r3, r3, #4
 8002128:	6423      	str	r3, [r4, #64]	; 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800212a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800212c:	2b04      	cmp	r3, #4
 800212e:	f000 80ab 	beq.w	8002288 <HAL_I2C_Master_Transmit+0x268>
      return HAL_ERROR;
 8002132:	f04f 0801 	mov.w	r8, #1
}
 8002136:	4640      	mov	r0, r8
 8002138:	b002      	add	sp, #8
 800213a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800213e:	695a      	ldr	r2, [r3, #20]
 8002140:	07d1      	lsls	r1, r2, #31
 8002142:	d4c1      	bmi.n	80020c8 <HAL_I2C_Master_Transmit+0xa8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002144:	f7ff fb48 	bl	80017d8 <HAL_GetTick>
 8002148:	1bc0      	subs	r0, r0, r7
 800214a:	4286      	cmp	r6, r0
 800214c:	f0c0 8084 	bcc.w	8002258 <HAL_I2C_Master_Transmit+0x238>
 8002150:	2e00      	cmp	r6, #0
 8002152:	f000 8081 	beq.w	8002258 <HAL_I2C_Master_Transmit+0x238>
 8002156:	6823      	ldr	r3, [r4, #0]
 8002158:	e7b1      	b.n	80020be <HAL_I2C_Master_Transmit+0x9e>
      __HAL_I2C_ENABLE(hi2c);
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	f042 0201 	orr.w	r2, r2, #1
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	e789      	b.n	8002078 <HAL_I2C_Master_Transmit+0x58>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002164:	ea4f 12e8 	mov.w	r2, r8, asr #7
 8002168:	f002 0206 	and.w	r2, r2, #6
 800216c:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8002170:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002172:	4631      	mov	r1, r6
 8002174:	463a      	mov	r2, r7
 8002176:	4620      	mov	r0, r4
 8002178:	f7ff fe02 	bl	8001d80 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 800217c:	2800      	cmp	r0, #0
 800217e:	d1d8      	bne.n	8002132 <HAL_I2C_Master_Transmit+0x112>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002180:	6823      	ldr	r3, [r4, #0]
 8002182:	fa5f f188 	uxtb.w	r1, r8
 8002186:	6119      	str	r1, [r3, #16]
 8002188:	e7a5      	b.n	80020d6 <HAL_I2C_Master_Transmit+0xb6>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800218a:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800218c:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002190:	4605      	mov	r5, r0
 8002192:	f815 2b01 	ldrb.w	r2, [r5], #1
      hi2c->XferSize--;
 8002196:	f10c 31ff 	add.w	r1, ip, #4294967295
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800219a:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 800219c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800219e:	b289      	uxth	r1, r1
      hi2c->XferCount--;
 80021a0:	3a01      	subs	r2, #1
 80021a2:	b292      	uxth	r2, r2
 80021a4:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80021a6:	695a      	ldr	r2, [r3, #20]
      hi2c->pBuffPtr++;
 80021a8:	6265      	str	r5, [r4, #36]	; 0x24
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80021aa:	0755      	lsls	r5, r2, #29
      hi2c->XferSize--;
 80021ac:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80021ae:	d50c      	bpl.n	80021ca <HAL_I2C_Master_Transmit+0x1aa>
 80021b0:	b159      	cbz	r1, 80021ca <HAL_I2C_Master_Transmit+0x1aa>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021b2:	7842      	ldrb	r2, [r0, #1]
        hi2c->XferSize--;
 80021b4:	f1ac 0c02 	sub.w	ip, ip, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021b8:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 80021ba:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 80021bc:	3002      	adds	r0, #2
        hi2c->XferCount--;
 80021be:	3a01      	subs	r2, #1
 80021c0:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 80021c2:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 80021c6:	6260      	str	r0, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80021c8:	8562      	strh	r2, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80021ca:	1c75      	adds	r5, r6, #1
 80021cc:	d128      	bne.n	8002220 <HAL_I2C_Master_Transmit+0x200>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80021ce:	695a      	ldr	r2, [r3, #20]
 80021d0:	0750      	lsls	r0, r2, #29
 80021d2:	d405      	bmi.n	80021e0 <HAL_I2C_Master_Transmit+0x1c0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021d4:	695a      	ldr	r2, [r3, #20]
 80021d6:	0551      	lsls	r1, r2, #21
 80021d8:	d497      	bmi.n	800210a <HAL_I2C_Master_Transmit+0xea>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80021da:	695a      	ldr	r2, [r3, #20]
 80021dc:	0750      	lsls	r0, r2, #29
 80021de:	d5f9      	bpl.n	80021d4 <HAL_I2C_Master_Transmit+0x1b4>
    while (hi2c->XferSize > 0U)
 80021e0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80021e2:	2a00      	cmp	r2, #0
 80021e4:	d188      	bne.n	80020f8 <HAL_I2C_Master_Transmit+0xd8>
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021e6:	2100      	movs	r1, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80021e8:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021f0:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80021f2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80021f6:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021fa:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    return HAL_OK;
 80021fe:	e71f      	b.n	8002040 <HAL_I2C_Master_Transmit+0x20>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	0612      	lsls	r2, r2, #24
 8002204:	d4c1      	bmi.n	800218a <HAL_I2C_Master_Transmit+0x16a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002206:	695a      	ldr	r2, [r3, #20]
 8002208:	0552      	lsls	r2, r2, #21
 800220a:	f53f af7e 	bmi.w	800210a <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800220e:	f7ff fae3 	bl	80017d8 <HAL_GetTick>
 8002212:	1bc0      	subs	r0, r0, r7
 8002214:	4286      	cmp	r6, r0
 8002216:	d33f      	bcc.n	8002298 <HAL_I2C_Master_Transmit+0x278>
 8002218:	2e00      	cmp	r6, #0
 800221a:	d03d      	beq.n	8002298 <HAL_I2C_Master_Transmit+0x278>
 800221c:	6823      	ldr	r3, [r4, #0]
 800221e:	e76b      	b.n	80020f8 <HAL_I2C_Master_Transmit+0xd8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002220:	695a      	ldr	r2, [r3, #20]
 8002222:	0752      	lsls	r2, r2, #29
 8002224:	d4dc      	bmi.n	80021e0 <HAL_I2C_Master_Transmit+0x1c0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002226:	695a      	ldr	r2, [r3, #20]
 8002228:	0552      	lsls	r2, r2, #21
 800222a:	f53f af6e 	bmi.w	800210a <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800222e:	f7ff fad3 	bl	80017d8 <HAL_GetTick>
 8002232:	1bc0      	subs	r0, r0, r7
 8002234:	4286      	cmp	r6, r0
 8002236:	d32f      	bcc.n	8002298 <HAL_I2C_Master_Transmit+0x278>
 8002238:	b376      	cbz	r6, 8002298 <HAL_I2C_Master_Transmit+0x278>
 800223a:	6823      	ldr	r3, [r4, #0]
 800223c:	e7c5      	b.n	80021ca <HAL_I2C_Master_Transmit+0x1aa>
        hi2c->State             = HAL_I2C_STATE_READY;
 800223e:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002240:	6325      	str	r5, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002242:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002246:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800224a:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800224c:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002250:	f043 0320 	orr.w	r3, r3, #32
 8002254:	6423      	str	r3, [r4, #64]	; 0x40
 8002256:	e6f1      	b.n	800203c <HAL_I2C_Master_Transmit+0x1c>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002258:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800225a:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800225c:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800225e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002262:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002266:	6c23      	ldr	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002268:	6821      	ldr	r1, [r4, #0]
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800226a:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hi2c);
 800226e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002272:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002274:	680b      	ldr	r3, [r1, #0]
 8002276:	05de      	lsls	r6, r3, #23
 8002278:	f57f af5b 	bpl.w	8002132 <HAL_I2C_Master_Transmit+0x112>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800227c:	f44f 7300 	mov.w	r3, #512	; 0x200
      return HAL_ERROR;
 8002280:	f04f 0801 	mov.w	r8, #1
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002284:	6423      	str	r3, [r4, #64]	; 0x40
 8002286:	e6db      	b.n	8002040 <HAL_I2C_Master_Transmit+0x20>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002288:	6822      	ldr	r2, [r4, #0]
        return HAL_ERROR;
 800228a:	f04f 0801 	mov.w	r8, #1
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800228e:	6813      	ldr	r3, [r2, #0]
 8002290:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	e6d3      	b.n	8002040 <HAL_I2C_Master_Transmit+0x20>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002298:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800229a:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800229c:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800229e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80022a2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80022a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80022a8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80022ac:	f043 0320 	orr.w	r3, r3, #32
 80022b0:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80022b2:	e73a      	b.n	800212a <HAL_I2C_Master_Transmit+0x10a>
 80022b4:	ffff0000 	.word	0xffff0000

080022b8 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022b8:	2800      	cmp	r0, #0
 80022ba:	f000 81c3 	beq.w	8002644 <HAL_RCC_OscConfig+0x38c>
{
 80022be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022c2:	6803      	ldr	r3, [r0, #0]
 80022c4:	4604      	mov	r4, r0
 80022c6:	07dd      	lsls	r5, r3, #31
{
 80022c8:	b082      	sub	sp, #8
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ca:	d535      	bpl.n	8002338 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022cc:	49a6      	ldr	r1, [pc, #664]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
 80022ce:	684a      	ldr	r2, [r1, #4]
 80022d0:	f002 020c 	and.w	r2, r2, #12
 80022d4:	2a04      	cmp	r2, #4
 80022d6:	f000 80ef 	beq.w	80024b8 <HAL_RCC_OscConfig+0x200>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022da:	684a      	ldr	r2, [r1, #4]
 80022dc:	f002 020c 	and.w	r2, r2, #12
 80022e0:	2a08      	cmp	r2, #8
 80022e2:	f000 80e5 	beq.w	80024b0 <HAL_RCC_OscConfig+0x1f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e6:	6863      	ldr	r3, [r4, #4]
 80022e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ec:	d010      	beq.n	8002310 <HAL_RCC_OscConfig+0x58>
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	f000 810d 	beq.w	800250e <HAL_RCC_OscConfig+0x256>
 80022f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022f8:	f000 818f 	beq.w	800261a <HAL_RCC_OscConfig+0x362>
 80022fc:	4b9a      	ldr	r3, [pc, #616]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800230c:	601a      	str	r2, [r3, #0]
 800230e:	e004      	b.n	800231a <HAL_RCC_OscConfig+0x62>
 8002310:	4a95      	ldr	r2, [pc, #596]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
 8002312:	6813      	ldr	r3, [r2, #0]
 8002314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002318:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231a:	f7ff fa5d 	bl	80017d8 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231e:	4e92      	ldr	r6, [pc, #584]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8002320:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002322:	e005      	b.n	8002330 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002324:	f7ff fa58 	bl	80017d8 <HAL_GetTick>
 8002328:	1b40      	subs	r0, r0, r5
 800232a:	2864      	cmp	r0, #100	; 0x64
 800232c:	f200 80eb 	bhi.w	8002506 <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002330:	6833      	ldr	r3, [r6, #0]
 8002332:	039a      	lsls	r2, r3, #14
 8002334:	d5f6      	bpl.n	8002324 <HAL_RCC_OscConfig+0x6c>
 8002336:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002338:	079f      	lsls	r7, r3, #30
 800233a:	d528      	bpl.n	800238e <HAL_RCC_OscConfig+0xd6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800233c:	4a8a      	ldr	r2, [pc, #552]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
 800233e:	6851      	ldr	r1, [r2, #4]
 8002340:	f011 0f0c 	tst.w	r1, #12
 8002344:	f000 808e 	beq.w	8002464 <HAL_RCC_OscConfig+0x1ac>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002348:	6851      	ldr	r1, [r2, #4]
 800234a:	f001 010c 	and.w	r1, r1, #12
 800234e:	2908      	cmp	r1, #8
 8002350:	f000 8084 	beq.w	800245c <HAL_RCC_OscConfig+0x1a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002354:	6923      	ldr	r3, [r4, #16]
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 8125 	beq.w	80025a6 <HAL_RCC_OscConfig+0x2ee>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800235c:	2201      	movs	r2, #1
 800235e:	4b83      	ldr	r3, [pc, #524]	; (800256c <HAL_RCC_OscConfig+0x2b4>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002360:	4e81      	ldr	r6, [pc, #516]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
        __HAL_RCC_HSI_ENABLE();
 8002362:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002364:	f7ff fa38 	bl	80017d8 <HAL_GetTick>
 8002368:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236a:	e005      	b.n	8002378 <HAL_RCC_OscConfig+0xc0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800236c:	f7ff fa34 	bl	80017d8 <HAL_GetTick>
 8002370:	1b40      	subs	r0, r0, r5
 8002372:	2802      	cmp	r0, #2
 8002374:	f200 80c7 	bhi.w	8002506 <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002378:	6833      	ldr	r3, [r6, #0]
 800237a:	0798      	lsls	r0, r3, #30
 800237c:	d5f6      	bpl.n	800236c <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237e:	6833      	ldr	r3, [r6, #0]
 8002380:	6962      	ldr	r2, [r4, #20]
 8002382:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002386:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800238a:	6033      	str	r3, [r6, #0]
 800238c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800238e:	071a      	lsls	r2, r3, #28
 8002390:	d41f      	bmi.n	80023d2 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002392:	075d      	lsls	r5, r3, #29
 8002394:	d541      	bpl.n	800241a <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002396:	4b74      	ldr	r3, [pc, #464]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
 8002398:	69da      	ldr	r2, [r3, #28]
 800239a:	00d0      	lsls	r0, r2, #3
 800239c:	d57d      	bpl.n	800249a <HAL_RCC_OscConfig+0x1e2>
    FlagStatus       pwrclkchanged = RESET;
 800239e:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023a0:	4b73      	ldr	r3, [pc, #460]	; (8002570 <HAL_RCC_OscConfig+0x2b8>)
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	05d1      	lsls	r1, r2, #23
 80023a6:	f140 809d 	bpl.w	80024e4 <HAL_RCC_OscConfig+0x22c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023aa:	68e3      	ldr	r3, [r4, #12]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	f000 810b 	beq.w	80025c8 <HAL_RCC_OscConfig+0x310>
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f000 80c5 	beq.w	8002542 <HAL_RCC_OscConfig+0x28a>
 80023b8:	2b05      	cmp	r3, #5
 80023ba:	4b6b      	ldr	r3, [pc, #428]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
 80023bc:	6a1a      	ldr	r2, [r3, #32]
 80023be:	f000 8139 	beq.w	8002634 <HAL_RCC_OscConfig+0x37c>
 80023c2:	f022 0201 	bic.w	r2, r2, #1
 80023c6:	621a      	str	r2, [r3, #32]
 80023c8:	6a1a      	ldr	r2, [r3, #32]
 80023ca:	f022 0204 	bic.w	r2, r2, #4
 80023ce:	621a      	str	r2, [r3, #32]
 80023d0:	e0ff      	b.n	80025d2 <HAL_RCC_OscConfig+0x31a>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023d2:	69a3      	ldr	r3, [r4, #24]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d050      	beq.n	800247a <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 80023d8:	2201      	movs	r2, #1
 80023da:	4b66      	ldr	r3, [pc, #408]	; (8002574 <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023dc:	4e62      	ldr	r6, [pc, #392]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
      __HAL_RCC_LSI_ENABLE();
 80023de:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80023e0:	f7ff f9fa 	bl	80017d8 <HAL_GetTick>
 80023e4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023e6:	e005      	b.n	80023f4 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023e8:	f7ff f9f6 	bl	80017d8 <HAL_GetTick>
 80023ec:	1b40      	subs	r0, r0, r5
 80023ee:	2802      	cmp	r0, #2
 80023f0:	f200 8089 	bhi.w	8002506 <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023f4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80023f6:	079b      	lsls	r3, r3, #30
 80023f8:	d5f6      	bpl.n	80023e8 <HAL_RCC_OscConfig+0x130>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80023fa:	4b5f      	ldr	r3, [pc, #380]	; (8002578 <HAL_RCC_OscConfig+0x2c0>)
 80023fc:	4a5f      	ldr	r2, [pc, #380]	; (800257c <HAL_RCC_OscConfig+0x2c4>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	fba2 2303 	umull	r2, r3, r2, r3
 8002404:	0a5b      	lsrs	r3, r3, #9
 8002406:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8002408:	bf00      	nop
  }
  while (Delay --);
 800240a:	9b01      	ldr	r3, [sp, #4]
 800240c:	1e5a      	subs	r2, r3, #1
 800240e:	9201      	str	r2, [sp, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d1f9      	bne.n	8002408 <HAL_RCC_OscConfig+0x150>
 8002414:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002416:	075d      	lsls	r5, r3, #29
 8002418:	d4bd      	bmi.n	8002396 <HAL_RCC_OscConfig+0xde>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800241a:	69e0      	ldr	r0, [r4, #28]
 800241c:	b1d0      	cbz	r0, 8002454 <HAL_RCC_OscConfig+0x19c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800241e:	4d52      	ldr	r5, [pc, #328]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
 8002420:	686a      	ldr	r2, [r5, #4]
 8002422:	f002 020c 	and.w	r2, r2, #12
 8002426:	2a08      	cmp	r2, #8
 8002428:	f000 80e6 	beq.w	80025f8 <HAL_RCC_OscConfig+0x340>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800242c:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800242e:	f04f 0100 	mov.w	r1, #0
 8002432:	4a53      	ldr	r2, [pc, #332]	; (8002580 <HAL_RCC_OscConfig+0x2c8>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002434:	f000 8108 	beq.w	8002648 <HAL_RCC_OscConfig+0x390>
        __HAL_RCC_PLL_DISABLE();
 8002438:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 800243a:	f7ff f9cd 	bl	80017d8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800243e:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8002440:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002442:	e004      	b.n	800244e <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002444:	f7ff f9c8 	bl	80017d8 <HAL_GetTick>
 8002448:	1b40      	subs	r0, r0, r5
 800244a:	2802      	cmp	r0, #2
 800244c:	d85b      	bhi.n	8002506 <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800244e:	6823      	ldr	r3, [r4, #0]
 8002450:	019b      	lsls	r3, r3, #6
 8002452:	d4f7      	bmi.n	8002444 <HAL_RCC_OscConfig+0x18c>
  return HAL_OK;
 8002454:	2000      	movs	r0, #0
}
 8002456:	b002      	add	sp, #8
 8002458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800245c:	6852      	ldr	r2, [r2, #4]
 800245e:	03d6      	lsls	r6, r2, #15
 8002460:	f53f af78 	bmi.w	8002354 <HAL_RCC_OscConfig+0x9c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002464:	4a40      	ldr	r2, [pc, #256]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
 8002466:	6812      	ldr	r2, [r2, #0]
 8002468:	0795      	lsls	r5, r2, #30
 800246a:	d52f      	bpl.n	80024cc <HAL_RCC_OscConfig+0x214>
 800246c:	6922      	ldr	r2, [r4, #16]
 800246e:	2a01      	cmp	r2, #1
 8002470:	d02c      	beq.n	80024cc <HAL_RCC_OscConfig+0x214>
        return HAL_ERROR;
 8002472:	2001      	movs	r0, #1
}
 8002474:	b002      	add	sp, #8
 8002476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800247a:	4a3e      	ldr	r2, [pc, #248]	; (8002574 <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800247c:	4e3a      	ldr	r6, [pc, #232]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
      __HAL_RCC_LSI_DISABLE();
 800247e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002480:	f7ff f9aa 	bl	80017d8 <HAL_GetTick>
 8002484:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002486:	e004      	b.n	8002492 <HAL_RCC_OscConfig+0x1da>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002488:	f7ff f9a6 	bl	80017d8 <HAL_GetTick>
 800248c:	1b40      	subs	r0, r0, r5
 800248e:	2802      	cmp	r0, #2
 8002490:	d839      	bhi.n	8002506 <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002492:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002494:	079f      	lsls	r7, r3, #30
 8002496:	d4f7      	bmi.n	8002488 <HAL_RCC_OscConfig+0x1d0>
 8002498:	e7bc      	b.n	8002414 <HAL_RCC_OscConfig+0x15c>
      __HAL_RCC_PWR_CLK_ENABLE();
 800249a:	69da      	ldr	r2, [r3, #28]
      pwrclkchanged = SET;
 800249c:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800249e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80024a2:	61da      	str	r2, [r3, #28]
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 80024ae:	e777      	b.n	80023a0 <HAL_RCC_OscConfig+0xe8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024b0:	684a      	ldr	r2, [r1, #4]
 80024b2:	03d0      	lsls	r0, r2, #15
 80024b4:	f57f af17 	bpl.w	80022e6 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024b8:	4a2b      	ldr	r2, [pc, #172]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
 80024ba:	6812      	ldr	r2, [r2, #0]
 80024bc:	0391      	lsls	r1, r2, #14
 80024be:	f57f af3b 	bpl.w	8002338 <HAL_RCC_OscConfig+0x80>
 80024c2:	6862      	ldr	r2, [r4, #4]
 80024c4:	2a00      	cmp	r2, #0
 80024c6:	f47f af37 	bne.w	8002338 <HAL_RCC_OscConfig+0x80>
 80024ca:	e7d2      	b.n	8002472 <HAL_RCC_OscConfig+0x1ba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024cc:	4926      	ldr	r1, [pc, #152]	; (8002568 <HAL_RCC_OscConfig+0x2b0>)
 80024ce:	6960      	ldr	r0, [r4, #20]
 80024d0:	680a      	ldr	r2, [r1, #0]
 80024d2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80024d6:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80024da:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024dc:	071a      	lsls	r2, r3, #28
 80024de:	f57f af58 	bpl.w	8002392 <HAL_RCC_OscConfig+0xda>
 80024e2:	e776      	b.n	80023d2 <HAL_RCC_OscConfig+0x11a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024e4:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e6:	461f      	mov	r7, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024ec:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80024ee:	f7ff f973 	bl	80017d8 <HAL_GetTick>
 80024f2:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	05da      	lsls	r2, r3, #23
 80024f8:	f53f af57 	bmi.w	80023aa <HAL_RCC_OscConfig+0xf2>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024fc:	f7ff f96c 	bl	80017d8 <HAL_GetTick>
 8002500:	1b80      	subs	r0, r0, r6
 8002502:	2864      	cmp	r0, #100	; 0x64
 8002504:	d9f6      	bls.n	80024f4 <HAL_RCC_OscConfig+0x23c>
            return HAL_TIMEOUT;
 8002506:	2003      	movs	r0, #3
}
 8002508:	b002      	add	sp, #8
 800250a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800250e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002512:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002516:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002518:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800251a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002526:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002528:	f7ff f956 	bl	80017d8 <HAL_GetTick>
 800252c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800252e:	e004      	b.n	800253a <HAL_RCC_OscConfig+0x282>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002530:	f7ff f952 	bl	80017d8 <HAL_GetTick>
 8002534:	1b40      	subs	r0, r0, r5
 8002536:	2864      	cmp	r0, #100	; 0x64
 8002538:	d8e5      	bhi.n	8002506 <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800253a:	6833      	ldr	r3, [r6, #0]
 800253c:	039b      	lsls	r3, r3, #14
 800253e:	d4f7      	bmi.n	8002530 <HAL_RCC_OscConfig+0x278>
 8002540:	e6f9      	b.n	8002336 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002542:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002546:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800254a:	6a1a      	ldr	r2, [r3, #32]
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800254c:	461f      	mov	r7, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800254e:	f022 0201 	bic.w	r2, r2, #1
 8002552:	621a      	str	r2, [r3, #32]
 8002554:	6a1a      	ldr	r2, [r3, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002556:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800255a:	f022 0204 	bic.w	r2, r2, #4
 800255e:	621a      	str	r2, [r3, #32]
      tickstart = HAL_GetTick();
 8002560:	f7ff f93a 	bl	80017d8 <HAL_GetTick>
 8002564:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002566:	e012      	b.n	800258e <HAL_RCC_OscConfig+0x2d6>
 8002568:	40021000 	.word	0x40021000
 800256c:	42420000 	.word	0x42420000
 8002570:	40007000 	.word	0x40007000
 8002574:	42420480 	.word	0x42420480
 8002578:	20000000 	.word	0x20000000
 800257c:	10624dd3 	.word	0x10624dd3
 8002580:	42420060 	.word	0x42420060
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002584:	f7ff f928 	bl	80017d8 <HAL_GetTick>
 8002588:	1b80      	subs	r0, r0, r6
 800258a:	4540      	cmp	r0, r8
 800258c:	d8bb      	bhi.n	8002506 <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800258e:	6a3b      	ldr	r3, [r7, #32]
 8002590:	0798      	lsls	r0, r3, #30
 8002592:	d4f7      	bmi.n	8002584 <HAL_RCC_OscConfig+0x2cc>
    if (pwrclkchanged == SET)
 8002594:	2d00      	cmp	r5, #0
 8002596:	f43f af40 	beq.w	800241a <HAL_RCC_OscConfig+0x162>
      __HAL_RCC_PWR_CLK_DISABLE();
 800259a:	4a44      	ldr	r2, [pc, #272]	; (80026ac <HAL_RCC_OscConfig+0x3f4>)
 800259c:	69d3      	ldr	r3, [r2, #28]
 800259e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025a2:	61d3      	str	r3, [r2, #28]
 80025a4:	e739      	b.n	800241a <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 80025a6:	4a42      	ldr	r2, [pc, #264]	; (80026b0 <HAL_RCC_OscConfig+0x3f8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025a8:	4e40      	ldr	r6, [pc, #256]	; (80026ac <HAL_RCC_OscConfig+0x3f4>)
        __HAL_RCC_HSI_DISABLE();
 80025aa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80025ac:	f7ff f914 	bl	80017d8 <HAL_GetTick>
 80025b0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025b2:	e004      	b.n	80025be <HAL_RCC_OscConfig+0x306>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025b4:	f7ff f910 	bl	80017d8 <HAL_GetTick>
 80025b8:	1b40      	subs	r0, r0, r5
 80025ba:	2802      	cmp	r0, #2
 80025bc:	d8a3      	bhi.n	8002506 <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025be:	6833      	ldr	r3, [r6, #0]
 80025c0:	0799      	lsls	r1, r3, #30
 80025c2:	d4f7      	bmi.n	80025b4 <HAL_RCC_OscConfig+0x2fc>
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	e6e2      	b.n	800238e <HAL_RCC_OscConfig+0xd6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025c8:	4a38      	ldr	r2, [pc, #224]	; (80026ac <HAL_RCC_OscConfig+0x3f4>)
 80025ca:	6a13      	ldr	r3, [r2, #32]
 80025cc:	f043 0301 	orr.w	r3, r3, #1
 80025d0:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 80025d2:	f7ff f901 	bl	80017d8 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d6:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80025da:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025dc:	4f33      	ldr	r7, [pc, #204]	; (80026ac <HAL_RCC_OscConfig+0x3f4>)
 80025de:	e004      	b.n	80025ea <HAL_RCC_OscConfig+0x332>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e0:	f7ff f8fa 	bl	80017d8 <HAL_GetTick>
 80025e4:	1b80      	subs	r0, r0, r6
 80025e6:	4540      	cmp	r0, r8
 80025e8:	d88d      	bhi.n	8002506 <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ea:	6a3b      	ldr	r3, [r7, #32]
 80025ec:	079b      	lsls	r3, r3, #30
 80025ee:	d5f7      	bpl.n	80025e0 <HAL_RCC_OscConfig+0x328>
    if (pwrclkchanged == SET)
 80025f0:	2d00      	cmp	r5, #0
 80025f2:	f43f af12 	beq.w	800241a <HAL_RCC_OscConfig+0x162>
 80025f6:	e7d0      	b.n	800259a <HAL_RCC_OscConfig+0x2e2>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025f8:	2801      	cmp	r0, #1
 80025fa:	f43f af2c 	beq.w	8002456 <HAL_RCC_OscConfig+0x19e>
        pll_config = RCC->CFGR;
 80025fe:	686b      	ldr	r3, [r5, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002600:	6a22      	ldr	r2, [r4, #32]
 8002602:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002606:	4291      	cmp	r1, r2
 8002608:	f47f af33 	bne.w	8002472 <HAL_RCC_OscConfig+0x1ba>
 800260c:	6a60      	ldr	r0, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800260e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
  return HAL_OK;
 8002612:	1a18      	subs	r0, r3, r0
 8002614:	bf18      	it	ne
 8002616:	2001      	movne	r0, #1
 8002618:	e71d      	b.n	8002456 <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800261a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800261e:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	e672      	b.n	800231a <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002634:	f042 0204 	orr.w	r2, r2, #4
 8002638:	621a      	str	r2, [r3, #32]
 800263a:	6a1a      	ldr	r2, [r3, #32]
 800263c:	f042 0201 	orr.w	r2, r2, #1
 8002640:	621a      	str	r2, [r3, #32]
 8002642:	e7c6      	b.n	80025d2 <HAL_RCC_OscConfig+0x31a>
    return HAL_ERROR;
 8002644:	2001      	movs	r0, #1
}
 8002646:	4770      	bx	lr
        __HAL_RCC_PLL_DISABLE();
 8002648:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 800264a:	f7ff f8c5 	bl	80017d8 <HAL_GetTick>
 800264e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002650:	e005      	b.n	800265e <HAL_RCC_OscConfig+0x3a6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002652:	f7ff f8c1 	bl	80017d8 <HAL_GetTick>
 8002656:	1b80      	subs	r0, r0, r6
 8002658:	2802      	cmp	r0, #2
 800265a:	f63f af54 	bhi.w	8002506 <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800265e:	682b      	ldr	r3, [r5, #0]
 8002660:	0199      	lsls	r1, r3, #6
 8002662:	d4f6      	bmi.n	8002652 <HAL_RCC_OscConfig+0x39a>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002664:	6a23      	ldr	r3, [r4, #32]
 8002666:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800266a:	d105      	bne.n	8002678 <HAL_RCC_OscConfig+0x3c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800266c:	686a      	ldr	r2, [r5, #4]
 800266e:	68a1      	ldr	r1, [r4, #8]
 8002670:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002674:	430a      	orrs	r2, r1
 8002676:	606a      	str	r2, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002678:	2001      	movs	r0, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800267a:	4d0c      	ldr	r5, [pc, #48]	; (80026ac <HAL_RCC_OscConfig+0x3f4>)
 800267c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800267e:	686a      	ldr	r2, [r5, #4]
 8002680:	430b      	orrs	r3, r1
 8002682:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 8002686:	490b      	ldr	r1, [pc, #44]	; (80026b4 <HAL_RCC_OscConfig+0x3fc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002688:	4313      	orrs	r3, r2
 800268a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800268c:	6008      	str	r0, [r1, #0]
        tickstart = HAL_GetTick();
 800268e:	f7ff f8a3 	bl	80017d8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002692:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8002694:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002696:	e005      	b.n	80026a4 <HAL_RCC_OscConfig+0x3ec>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002698:	f7ff f89e 	bl	80017d8 <HAL_GetTick>
 800269c:	1b40      	subs	r0, r0, r5
 800269e:	2802      	cmp	r0, #2
 80026a0:	f63f af31 	bhi.w	8002506 <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026a4:	6823      	ldr	r3, [r4, #0]
 80026a6:	019a      	lsls	r2, r3, #6
 80026a8:	d5f6      	bpl.n	8002698 <HAL_RCC_OscConfig+0x3e0>
 80026aa:	e6d3      	b.n	8002454 <HAL_RCC_OscConfig+0x19c>
 80026ac:	40021000 	.word	0x40021000
 80026b0:	42420000 	.word	0x42420000
 80026b4:	42420060 	.word	0x42420060

080026b8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80026b8:	2800      	cmp	r0, #0
 80026ba:	f000 80af 	beq.w	800281c <HAL_RCC_ClockConfig+0x164>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026be:	4a5d      	ldr	r2, [pc, #372]	; (8002834 <HAL_RCC_ClockConfig+0x17c>)
{
 80026c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026c4:	6813      	ldr	r3, [r2, #0]
 80026c6:	4604      	mov	r4, r0
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	428b      	cmp	r3, r1
 80026ce:	460d      	mov	r5, r1
{
 80026d0:	b086      	sub	sp, #24
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026d2:	d20d      	bcs.n	80026f0 <HAL_RCC_ClockConfig+0x38>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026d4:	6813      	ldr	r3, [r2, #0]
 80026d6:	f023 0307 	bic.w	r3, r3, #7
 80026da:	430b      	orrs	r3, r1
 80026dc:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026de:	6813      	ldr	r3, [r2, #0]
 80026e0:	f003 0307 	and.w	r3, r3, #7
 80026e4:	428b      	cmp	r3, r1
 80026e6:	d003      	beq.n	80026f0 <HAL_RCC_ClockConfig+0x38>
    return HAL_ERROR;
 80026e8:	2001      	movs	r0, #1
}
 80026ea:	b006      	add	sp, #24
 80026ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026f0:	6823      	ldr	r3, [r4, #0]
 80026f2:	0798      	lsls	r0, r3, #30
 80026f4:	d514      	bpl.n	8002720 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026f6:	0759      	lsls	r1, r3, #29
 80026f8:	d504      	bpl.n	8002704 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026fa:	494f      	ldr	r1, [pc, #316]	; (8002838 <HAL_RCC_ClockConfig+0x180>)
 80026fc:	684a      	ldr	r2, [r1, #4]
 80026fe:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8002702:	604a      	str	r2, [r1, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002704:	071a      	lsls	r2, r3, #28
 8002706:	d504      	bpl.n	8002712 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002708:	494b      	ldr	r1, [pc, #300]	; (8002838 <HAL_RCC_ClockConfig+0x180>)
 800270a:	684a      	ldr	r2, [r1, #4]
 800270c:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8002710:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002712:	4949      	ldr	r1, [pc, #292]	; (8002838 <HAL_RCC_ClockConfig+0x180>)
 8002714:	68a0      	ldr	r0, [r4, #8]
 8002716:	684a      	ldr	r2, [r1, #4]
 8002718:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800271c:	4302      	orrs	r2, r0
 800271e:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002720:	07db      	lsls	r3, r3, #31
 8002722:	d520      	bpl.n	8002766 <HAL_RCC_ClockConfig+0xae>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002724:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002726:	4b44      	ldr	r3, [pc, #272]	; (8002838 <HAL_RCC_ClockConfig+0x180>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002728:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800272a:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800272c:	d078      	beq.n	8002820 <HAL_RCC_ClockConfig+0x168>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800272e:	2a02      	cmp	r2, #2
 8002730:	d071      	beq.n	8002816 <HAL_RCC_ClockConfig+0x15e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002732:	0798      	lsls	r0, r3, #30
 8002734:	d5d8      	bpl.n	80026e8 <HAL_RCC_ClockConfig+0x30>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002736:	4e40      	ldr	r6, [pc, #256]	; (8002838 <HAL_RCC_ClockConfig+0x180>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002738:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800273c:	6873      	ldr	r3, [r6, #4]
 800273e:	f023 0303 	bic.w	r3, r3, #3
 8002742:	4313      	orrs	r3, r2
 8002744:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002746:	f7ff f847 	bl	80017d8 <HAL_GetTick>
 800274a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800274c:	e004      	b.n	8002758 <HAL_RCC_ClockConfig+0xa0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800274e:	f7ff f843 	bl	80017d8 <HAL_GetTick>
 8002752:	1bc0      	subs	r0, r0, r7
 8002754:	4540      	cmp	r0, r8
 8002756:	d866      	bhi.n	8002826 <HAL_RCC_ClockConfig+0x16e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002758:	6873      	ldr	r3, [r6, #4]
 800275a:	6862      	ldr	r2, [r4, #4]
 800275c:	f003 030c 	and.w	r3, r3, #12
 8002760:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002764:	d1f3      	bne.n	800274e <HAL_RCC_ClockConfig+0x96>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002766:	4a33      	ldr	r2, [pc, #204]	; (8002834 <HAL_RCC_ClockConfig+0x17c>)
 8002768:	6813      	ldr	r3, [r2, #0]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	42ab      	cmp	r3, r5
 8002770:	d909      	bls.n	8002786 <HAL_RCC_ClockConfig+0xce>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002772:	6813      	ldr	r3, [r2, #0]
 8002774:	f023 0307 	bic.w	r3, r3, #7
 8002778:	432b      	orrs	r3, r5
 800277a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800277c:	6813      	ldr	r3, [r2, #0]
 800277e:	f003 0307 	and.w	r3, r3, #7
 8002782:	42ab      	cmp	r3, r5
 8002784:	d1b0      	bne.n	80026e8 <HAL_RCC_ClockConfig+0x30>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002786:	6823      	ldr	r3, [r4, #0]
 8002788:	0759      	lsls	r1, r3, #29
 800278a:	d506      	bpl.n	800279a <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800278c:	492a      	ldr	r1, [pc, #168]	; (8002838 <HAL_RCC_ClockConfig+0x180>)
 800278e:	68e0      	ldr	r0, [r4, #12]
 8002790:	684a      	ldr	r2, [r1, #4]
 8002792:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002796:	4302      	orrs	r2, r0
 8002798:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800279a:	071a      	lsls	r2, r3, #28
 800279c:	d507      	bpl.n	80027ae <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800279e:	4a26      	ldr	r2, [pc, #152]	; (8002838 <HAL_RCC_ClockConfig+0x180>)
 80027a0:	6921      	ldr	r1, [r4, #16]
 80027a2:	6853      	ldr	r3, [r2, #4]
 80027a4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80027a8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80027ac:	6053      	str	r3, [r2, #4]
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80027ae:	f240 2201 	movw	r2, #513	; 0x201
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80027b2:	4b22      	ldr	r3, [pc, #136]	; (800283c <HAL_RCC_ClockConfig+0x184>)
 80027b4:	ac06      	add	r4, sp, #24
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80027b6:	f8ad 2004 	strh.w	r2, [sp, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80027ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027bc:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  tmpreg = RCC->CFGR;
 80027c0:	491d      	ldr	r1, [pc, #116]	; (8002838 <HAL_RCC_ClockConfig+0x180>)
 80027c2:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80027c4:	f002 030c 	and.w	r3, r2, #12
 80027c8:	2b08      	cmp	r3, #8
 80027ca:	d011      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x138>
      sysclockfreq = HSE_VALUE;
 80027cc:	4b1c      	ldr	r3, [pc, #112]	; (8002840 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027ce:	4a1a      	ldr	r2, [pc, #104]	; (8002838 <HAL_RCC_ClockConfig+0x180>)
 80027d0:	481c      	ldr	r0, [pc, #112]	; (8002844 <HAL_RCC_ClockConfig+0x18c>)
 80027d2:	6852      	ldr	r2, [r2, #4]
  HAL_InitTick(uwTickPrio);
 80027d4:	491c      	ldr	r1, [pc, #112]	; (8002848 <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027d6:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80027da:	5c80      	ldrb	r0, [r0, r2]
 80027dc:	4a1b      	ldr	r2, [pc, #108]	; (800284c <HAL_RCC_ClockConfig+0x194>)
 80027de:	40c3      	lsrs	r3, r0
  HAL_InitTick(uwTickPrio);
 80027e0:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027e2:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 80027e4:	f7fe ffb6 	bl	8001754 <HAL_InitTick>
  return HAL_OK;
 80027e8:	2000      	movs	r0, #0
}
 80027ea:	b006      	add	sp, #24
 80027ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027f0:	f3c2 4383 	ubfx	r3, r2, #18, #4
 80027f4:	4423      	add	r3, r4
 80027f6:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027fa:	03d3      	lsls	r3, r2, #15
 80027fc:	d515      	bpl.n	800282a <HAL_RCC_ClockConfig+0x172>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027fe:	684a      	ldr	r2, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002800:	4b0f      	ldr	r3, [pc, #60]	; (8002840 <HAL_RCC_ClockConfig+0x188>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002802:	f3c2 4240 	ubfx	r2, r2, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002806:	fb03 f300 	mul.w	r3, r3, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800280a:	4422      	add	r2, r4
 800280c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002810:	fbb3 f3f2 	udiv	r3, r3, r2
 8002814:	e7db      	b.n	80027ce <HAL_RCC_ClockConfig+0x116>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002816:	019e      	lsls	r6, r3, #6
 8002818:	d48d      	bmi.n	8002736 <HAL_RCC_ClockConfig+0x7e>
 800281a:	e765      	b.n	80026e8 <HAL_RCC_ClockConfig+0x30>
    return HAL_ERROR;
 800281c:	2001      	movs	r0, #1
}
 800281e:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002820:	039f      	lsls	r7, r3, #14
 8002822:	d488      	bmi.n	8002736 <HAL_RCC_ClockConfig+0x7e>
 8002824:	e760      	b.n	80026e8 <HAL_RCC_ClockConfig+0x30>
        return HAL_TIMEOUT;
 8002826:	2003      	movs	r0, #3
 8002828:	e75f      	b.n	80026ea <HAL_RCC_ClockConfig+0x32>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800282a:	4b09      	ldr	r3, [pc, #36]	; (8002850 <HAL_RCC_ClockConfig+0x198>)
 800282c:	fb03 f300 	mul.w	r3, r3, r0
 8002830:	e7cd      	b.n	80027ce <HAL_RCC_ClockConfig+0x116>
 8002832:	bf00      	nop
 8002834:	40022000 	.word	0x40022000
 8002838:	40021000 	.word	0x40021000
 800283c:	08003404 	.word	0x08003404
 8002840:	007a1200 	.word	0x007a1200
 8002844:	080033ec 	.word	0x080033ec
 8002848:	20000008 	.word	0x20000008
 800284c:	20000000 	.word	0x20000000
 8002850:	003d0900 	.word	0x003d0900

08002854 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002854:	4b04      	ldr	r3, [pc, #16]	; (8002868 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002856:	4905      	ldr	r1, [pc, #20]	; (800286c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002858:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 800285a:	4a05      	ldr	r2, [pc, #20]	; (8002870 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800285c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002860:	5ccb      	ldrb	r3, [r1, r3]
 8002862:	6810      	ldr	r0, [r2, #0]
}
 8002864:	40d8      	lsrs	r0, r3
 8002866:	4770      	bx	lr
 8002868:	40021000 	.word	0x40021000
 800286c:	080033fc 	.word	0x080033fc
 8002870:	20000000 	.word	0x20000000

08002874 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002874:	4b04      	ldr	r3, [pc, #16]	; (8002888 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002876:	4905      	ldr	r1, [pc, #20]	; (800288c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002878:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 800287a:	4a05      	ldr	r2, [pc, #20]	; (8002890 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800287c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002880:	5ccb      	ldrb	r3, [r1, r3]
 8002882:	6810      	ldr	r0, [r2, #0]
}
 8002884:	40d8      	lsrs	r0, r3
 8002886:	4770      	bx	lr
 8002888:	40021000 	.word	0x40021000
 800288c:	080033fc 	.word	0x080033fc
 8002890:	20000000 	.word	0x20000000

08002894 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002894:	2800      	cmp	r0, #0
 8002896:	d055      	beq.n	8002944 <HAL_SPI_Init+0xb0>
{
 8002898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800289a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800289c:	4604      	mov	r4, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d041      	beq.n	8002926 <HAL_SPI_Init+0x92>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80028a2:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80028a4:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028a8:	2300      	movs	r3, #0
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80028aa:	f894 1051 	ldrb.w	r1, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028ae:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80028b0:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 80028b4:	2900      	cmp	r1, #0
 80028b6:	d03c      	beq.n	8002932 <HAL_SPI_Init+0x9e>
 80028b8:	461a      	mov	r2, r3
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028ba:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 80028be:	2702      	movs	r7, #2
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 80028c0:	2601      	movs	r6, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028c2:	2500      	movs	r5, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028c4:	68e1      	ldr	r1, [r4, #12]
 80028c6:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 80028ca:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80028ce:	4303      	orrs	r3, r0
 80028d0:	6920      	ldr	r0, [r4, #16]
 80028d2:	f401 6100 	and.w	r1, r1, #2048	; 0x800
 80028d6:	4038      	ands	r0, r7
 80028d8:	430b      	orrs	r3, r1
 80028da:	6961      	ldr	r1, [r4, #20]
 80028dc:	4303      	orrs	r3, r0
 80028de:	69a0      	ldr	r0, [r4, #24]
 80028e0:	4031      	ands	r1, r6
 80028e2:	430b      	orrs	r3, r1
 80028e4:	f400 7100 	and.w	r1, r0, #512	; 0x200
 80028e8:	430b      	orrs	r3, r1
 80028ea:	69e1      	ldr	r1, [r4, #28]
  hspi->State = HAL_SPI_STATE_BUSY;
 80028ec:	f884 7051 	strb.w	r7, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028f0:	6a27      	ldr	r7, [r4, #32]
 80028f2:	f001 0138 	and.w	r1, r1, #56	; 0x38
 80028f6:	430b      	orrs	r3, r1
 80028f8:	f007 0780 	and.w	r7, r7, #128	; 0x80
  __HAL_SPI_DISABLE(hspi);
 80028fc:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028fe:	433b      	orrs	r3, r7
 8002900:	4313      	orrs	r3, r2
  __HAL_SPI_DISABLE(hspi);
 8002902:	680a      	ldr	r2, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002904:	0c00      	lsrs	r0, r0, #16
 8002906:	f000 0004 	and.w	r0, r0, #4
  __HAL_SPI_DISABLE(hspi);
 800290a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800290e:	600a      	str	r2, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002910:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002912:	6048      	str	r0, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002914:	69cb      	ldr	r3, [r1, #28]

  return HAL_OK;
 8002916:	4628      	mov	r0, r5
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002918:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800291c:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800291e:	6565      	str	r5, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002920:	f884 6051 	strb.w	r6, [r4, #81]	; 0x51
}
 8002924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002926:	6842      	ldr	r2, [r0, #4]
 8002928:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800292c:	d0bc      	beq.n	80028a8 <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800292e:	61c3      	str	r3, [r0, #28]
 8002930:	e7ba      	b.n	80028a8 <HAL_SPI_Init+0x14>
    hspi->Lock = HAL_UNLOCKED;
 8002932:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002936:	4620      	mov	r0, r4
 8002938:	f7fd feae 	bl	8000698 <HAL_SPI_MspInit>
 800293c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800293e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002942:	e7ba      	b.n	80028ba <HAL_SPI_Init+0x26>
    return HAL_ERROR;
 8002944:	2001      	movs	r0, #1
}
 8002946:	4770      	bx	lr

08002948 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002948:	2800      	cmp	r0, #0
 800294a:	d05d      	beq.n	8002a08 <HAL_TIM_Base_Init+0xc0>
{
 800294c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800294e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002952:	4604      	mov	r4, r0
 8002954:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002958:	2b00      	cmp	r3, #0
 800295a:	d03c      	beq.n	80029d6 <HAL_TIM_Base_Init+0x8e>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800295c:	2302      	movs	r3, #2

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800295e:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002960:	492a      	ldr	r1, [pc, #168]	; (8002a0c <HAL_TIM_Base_Init+0xc4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002962:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002966:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8002968:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800296a:	d039      	beq.n	80029e0 <HAL_TIM_Base_Init+0x98>
 800296c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8002970:	d028      	beq.n	80029c4 <HAL_TIM_Base_Init+0x7c>
 8002972:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8002976:	428a      	cmp	r2, r1
 8002978:	d024      	beq.n	80029c4 <HAL_TIM_Base_Init+0x7c>
 800297a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800297e:	428a      	cmp	r2, r1
 8002980:	d020      	beq.n	80029c4 <HAL_TIM_Base_Init+0x7c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002982:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002984:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002986:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002988:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800298c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800298e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002990:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002992:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002994:	2301      	movs	r3, #1
 8002996:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002998:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800299c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80029a0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80029a4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80029a8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80029b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029b4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80029b8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80029bc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80029c0:	2000      	movs	r0, #0
}
 80029c2:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80029c4:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80029ca:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029cc:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80029ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029d2:	430b      	orrs	r3, r1
 80029d4:	e7d5      	b.n	8002982 <HAL_TIM_Base_Init+0x3a>
    htim->Lock = HAL_UNLOCKED;
 80029d6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80029da:	f7fd fe91 	bl	8000700 <HAL_TIM_Base_MspInit>
 80029de:	e7bd      	b.n	800295c <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80029e0:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80029e6:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029e8:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80029ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029ee:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029f0:	69a1      	ldr	r1, [r4, #24]
 80029f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029f6:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80029f8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029fa:	68e3      	ldr	r3, [r4, #12]
 80029fc:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80029fe:	6863      	ldr	r3, [r4, #4]
 8002a00:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002a02:	6963      	ldr	r3, [r4, #20]
 8002a04:	6313      	str	r3, [r2, #48]	; 0x30
 8002a06:	e7c5      	b.n	8002994 <HAL_TIM_Base_Init+0x4c>
    return HAL_ERROR;
 8002a08:	2001      	movs	r0, #1
}
 8002a0a:	4770      	bx	lr
 8002a0c:	40012c00 	.word	0x40012c00

08002a10 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002a10:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d11f      	bne.n	8002a58 <HAL_TIM_Base_Start_IT+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 8002a18:	2202      	movs	r2, #2
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a1a:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002a1c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a20:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a22:	490f      	ldr	r1, [pc, #60]	; (8002a60 <HAL_TIM_Base_Start_IT+0x50>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a24:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a28:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a2a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a2c:	d009      	beq.n	8002a42 <HAL_TIM_Base_Start_IT+0x32>
 8002a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a32:	d006      	beq.n	8002a42 <HAL_TIM_Base_Start_IT+0x32>
 8002a34:	4a0b      	ldr	r2, [pc, #44]	; (8002a64 <HAL_TIM_Base_Start_IT+0x54>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d003      	beq.n	8002a42 <HAL_TIM_Base_Start_IT+0x32>
 8002a3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d104      	bne.n	8002a4c <HAL_TIM_Base_Start_IT+0x3c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a42:	689a      	ldr	r2, [r3, #8]
 8002a44:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a48:	2a06      	cmp	r2, #6
 8002a4a:	d007      	beq.n	8002a5c <HAL_TIM_Base_Start_IT+0x4c>
    __HAL_TIM_ENABLE(htim);
 8002a4c:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8002a4e:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8002a50:	f042 0201 	orr.w	r2, r2, #1
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	4770      	bx	lr
    return HAL_ERROR;
 8002a58:	2001      	movs	r0, #1
 8002a5a:	4770      	bx	lr
  return HAL_OK;
 8002a5c:	2000      	movs	r0, #0
}
 8002a5e:	4770      	bx	lr
 8002a60:	40012c00 	.word	0x40012c00
 8002a64:	40000400 	.word	0x40000400

08002a68 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002a68:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d074      	beq.n	8002b5a <HAL_TIM_ConfigClockSource+0xf2>
{
 8002a70:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8002a72:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8002a74:	2401      	movs	r4, #1
  tmpsmcr = htim->Instance->SMCR;
 8002a76:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 8002a78:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002a7c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002a80:	6894      	ldr	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002a82:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a84:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8002a88:	f024 0477 	bic.w	r4, r4, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 8002a8c:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8002a8e:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002a90:	d065      	beq.n	8002b5e <HAL_TIM_ConfigClockSource+0xf6>
 8002a92:	d831      	bhi.n	8002af8 <HAL_TIM_ConfigClockSource+0x90>
 8002a94:	2b40      	cmp	r3, #64	; 0x40
 8002a96:	d048      	beq.n	8002b2a <HAL_TIM_ConfigClockSource+0xc2>
 8002a98:	d921      	bls.n	8002ade <HAL_TIM_ConfigClockSource+0x76>
 8002a9a:	2b50      	cmp	r3, #80	; 0x50
 8002a9c:	d116      	bne.n	8002acc <HAL_TIM_ConfigClockSource+0x64>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a9e:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002aa0:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aa2:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002aa4:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aa8:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002aaa:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002aac:	6993      	ldr	r3, [r2, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002aae:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ab2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ab6:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002aba:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002abc:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8002abe:	6211      	str	r1, [r2, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ac0:	6893      	ldr	r3, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ac6:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aca:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 8002acc:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8002ace:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8002ad0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8002ad4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
}
 8002ad8:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8002ada:	4618      	mov	r0, r3
}
 8002adc:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8002ade:	2b20      	cmp	r3, #32
 8002ae0:	d002      	beq.n	8002ae8 <HAL_TIM_ConfigClockSource+0x80>
 8002ae2:	d91e      	bls.n	8002b22 <HAL_TIM_ConfigClockSource+0xba>
 8002ae4:	2b30      	cmp	r3, #48	; 0x30
 8002ae6:	d1f1      	bne.n	8002acc <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8002ae8:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002aea:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002aee:	430b      	orrs	r3, r1
 8002af0:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8002af4:	6093      	str	r3, [r2, #8]
}
 8002af6:	e7e9      	b.n	8002acc <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8002af8:	2b70      	cmp	r3, #112	; 0x70
 8002afa:	d049      	beq.n	8002b90 <HAL_TIM_ConfigClockSource+0x128>
 8002afc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b00:	d1e4      	bne.n	8002acc <HAL_TIM_ConfigClockSource+0x64>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b02:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8002b06:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8002b08:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b0a:	432b      	orrs	r3, r5
 8002b0c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b10:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b14:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b16:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b18:	6893      	ldr	r3, [r2, #8]
 8002b1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b1e:	6093      	str	r3, [r2, #8]
      break;
 8002b20:	e7d4      	b.n	8002acc <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8002b22:	f033 0110 	bics.w	r1, r3, #16
 8002b26:	d1d1      	bne.n	8002acc <HAL_TIM_ConfigClockSource+0x64>
 8002b28:	e7de      	b.n	8002ae8 <HAL_TIM_ConfigClockSource+0x80>
  tmpccer = TIMx->CCER;
 8002b2a:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b2c:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b2e:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b30:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b34:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b36:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b38:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b3a:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b42:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002b46:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8002b48:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8002b4a:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8002b4c:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b52:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8002b56:	6093      	str	r3, [r2, #8]
}
 8002b58:	e7b8      	b.n	8002acc <HAL_TIM_ConfigClockSource+0x64>
  __HAL_LOCK(htim);
 8002b5a:	2002      	movs	r0, #2
}
 8002b5c:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b5e:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b60:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b62:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b66:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b68:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b6a:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 8002b6c:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b6e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b72:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b76:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b7a:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002b7e:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8002b80:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8002b82:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b88:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8002b8c:	6093      	str	r3, [r2, #8]
}
 8002b8e:	e79d      	b.n	8002acc <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b90:	68cc      	ldr	r4, [r1, #12]
 8002b92:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002b96:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b98:	432b      	orrs	r3, r5
 8002b9a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b9e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ba2:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8002ba4:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002ba6:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ba8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002bac:	6093      	str	r3, [r2, #8]
      break;
 8002bae:	e78d      	b.n	8002acc <HAL_TIM_ConfigClockSource+0x64>

08002bb0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bb0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d026      	beq.n	8002c06 <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bb8:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bba:	6803      	ldr	r3, [r0, #0]
{
 8002bbc:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8002bbe:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002bc2:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bc4:	680c      	ldr	r4, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bc6:	4d11      	ldr	r5, [pc, #68]	; (8002c0c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bc8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bcc:	4322      	orrs	r2, r4
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bce:	42ab      	cmp	r3, r5
  tmpsmcr = htim->Instance->SMCR;
 8002bd0:	689c      	ldr	r4, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 8002bd2:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bd4:	d009      	beq.n	8002bea <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8002bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bda:	d006      	beq.n	8002bea <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8002bdc:	4a0c      	ldr	r2, [pc, #48]	; (8002c10 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d003      	beq.n	8002bea <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8002be2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d104      	bne.n	8002bf4 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bea:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002bec:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bf0:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002bf2:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8002bf4:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8002bf6:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8002bf8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8002bfc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  return HAL_OK;
}
 8002c00:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8002c02:	4618      	mov	r0, r3
}
 8002c04:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002c06:	2002      	movs	r0, #2
}
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	40012c00 	.word	0x40012c00
 8002c10:	40000400 	.word	0x40000400

08002c14 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c14:	2800      	cmp	r0, #0
 8002c16:	d061      	beq.n	8002cdc <HAL_UART_Init+0xc8>
{
 8002c18:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c1a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002c1e:	4604      	mov	r4, r0
 8002c20:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d051      	beq.n	8002ccc <HAL_UART_Init+0xb8>
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c28:	2224      	movs	r2, #36	; 0x24

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c2a:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002c2c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8002c30:	68da      	ldr	r2, [r3, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c32:	68e0      	ldr	r0, [r4, #12]
  __HAL_UART_DISABLE(huart);
 8002c34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c38:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c3a:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c3c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c3e:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8002c42:	4301      	orrs	r1, r0
 8002c44:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002c46:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c48:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002c4c:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c50:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8002c52:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c56:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c5c:	695a      	ldr	r2, [r3, #20]
 8002c5e:	69a0      	ldr	r0, [r4, #24]


  if(huart->Instance == USART1)
 8002c60:	491f      	ldr	r1, [pc, #124]	; (8002ce0 <HAL_UART_Init+0xcc>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c62:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002c66:	4302      	orrs	r2, r0
  if(huart->Instance == USART1)
 8002c68:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c6a:	615a      	str	r2, [r3, #20]
  if(huart->Instance == USART1)
 8002c6c:	d033      	beq.n	8002cd6 <HAL_UART_Init+0xc2>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c6e:	f7ff fdf1 	bl	8002854 <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c72:	6863      	ldr	r3, [r4, #4]
 8002c74:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c78:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c82:	2264      	movs	r2, #100	; 0x64
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c84:	2600      	movs	r6, #0
  huart->gState = HAL_UART_STATE_READY;
 8002c86:	2520      	movs	r5, #32
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c88:	4816      	ldr	r0, [pc, #88]	; (8002ce4 <HAL_UART_Init+0xd0>)
 8002c8a:	fba0 c103 	umull	ip, r1, r0, r3
 8002c8e:	0949      	lsrs	r1, r1, #5
 8002c90:	fb02 3311 	mls	r3, r2, r1, r3
 8002c94:	011b      	lsls	r3, r3, #4
 8002c96:	3332      	adds	r3, #50	; 0x32
 8002c98:	fba0 2303 	umull	r2, r3, r0, r3
 8002c9c:	0109      	lsls	r1, r1, #4
 8002c9e:	6822      	ldr	r2, [r4, #0]
 8002ca0:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 8002ca4:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ca6:	6913      	ldr	r3, [r2, #16]
  return HAL_OK;
 8002ca8:	4630      	mov	r0, r6
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002caa:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002cae:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cb0:	6953      	ldr	r3, [r2, #20]
 8002cb2:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002cb6:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002cb8:	68d3      	ldr	r3, [r2, #12]
 8002cba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002cbe:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cc0:	6426      	str	r6, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002cc2:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002cc6:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
}
 8002cca:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8002ccc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8002cd0:	f7fd fd32 	bl	8000738 <HAL_UART_MspInit>
 8002cd4:	e7a8      	b.n	8002c28 <HAL_UART_Init+0x14>
    pclk = HAL_RCC_GetPCLK2Freq();
 8002cd6:	f7ff fdcd 	bl	8002874 <HAL_RCC_GetPCLK2Freq>
 8002cda:	e7ca      	b.n	8002c72 <HAL_UART_Init+0x5e>
    return HAL_ERROR;
 8002cdc:	2001      	movs	r0, #1
}
 8002cde:	4770      	bx	lr
 8002ce0:	40013800 	.word	0x40013800
 8002ce4:	51eb851f 	.word	0x51eb851f

08002ce8 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ce8:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002cec:	2b20      	cmp	r3, #32
 8002cee:	d123      	bne.n	8002d38 <HAL_UART_Receive_IT+0x50>
    if ((pData == NULL) || (Size == 0U))
 8002cf0:	b301      	cbz	r1, 8002d34 <HAL_UART_Receive_IT+0x4c>
 8002cf2:	b1fa      	cbz	r2, 8002d34 <HAL_UART_Receive_IT+0x4c>
    __HAL_LOCK(huart);
 8002cf4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d01d      	beq.n	8002d38 <HAL_UART_Receive_IT+0x50>
{
 8002cfc:	b430      	push	{r4, r5}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cfe:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d00:	2522      	movs	r5, #34	; 0x22
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002d02:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d04:	6303      	str	r3, [r0, #48]	; 0x30
  __HAL_UNLOCK(huart);
 8002d06:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  huart->RxXferCount = Size;
 8002d0a:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d0c:	6403      	str	r3, [r0, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d0e:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002d12:	68e5      	ldr	r5, [r4, #12]
  huart->RxXferSize = Size;
 8002d14:	8582      	strh	r2, [r0, #44]	; 0x2c
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002d16:	f445 7580 	orr.w	r5, r5, #256	; 0x100
  huart->pRxBuffPtr = pData;
 8002d1a:	6281      	str	r1, [r0, #40]	; 0x28
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002d1c:	60e5      	str	r5, [r4, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002d1e:	6962      	ldr	r2, [r4, #20]
    return(UART_Start_Receive_IT(huart, pData, Size));
 8002d20:	4618      	mov	r0, r3
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002d22:	f042 0201 	orr.w	r2, r2, #1
 8002d26:	6162      	str	r2, [r4, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002d28:	68e3      	ldr	r3, [r4, #12]
 8002d2a:	f043 0320 	orr.w	r3, r3, #32
 8002d2e:	60e3      	str	r3, [r4, #12]
}
 8002d30:	bc30      	pop	{r4, r5}
 8002d32:	4770      	bx	lr
      return HAL_ERROR;
 8002d34:	2001      	movs	r0, #1
 8002d36:	4770      	bx	lr
    return HAL_BUSY;
 8002d38:	2002      	movs	r0, #2
}
 8002d3a:	4770      	bx	lr

08002d3c <HAL_UART_TxCpltCallback>:
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop

08002d40 <HAL_UART_ErrorCallback>:
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop

08002d44 <UART_DMAAbortOnError>:
{
 8002d44:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8002d46:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d48:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8002d4a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002d4c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002d4e:	f7ff fff7 	bl	8002d40 <HAL_UART_ErrorCallback>
}
 8002d52:	bd08      	pop	{r3, pc}

08002d54 <HAL_UARTEx_RxEventCallback>:
}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop

08002d58 <UART_Receive_IT.part.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d58:	6883      	ldr	r3, [r0, #8]
 8002d5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d5e:	d03b      	beq.n	8002dd8 <UART_Receive_IT.part.0+0x80>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002d60:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d02f      	beq.n	8002dc6 <UART_Receive_IT.part.0+0x6e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d66:	6803      	ldr	r3, [r0, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d6e:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8002d70:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002d72:	3301      	adds	r3, #1
 8002d74:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8002d76:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8002d7e:	bb4b      	cbnz	r3, 8002dd4 <UART_Receive_IT.part.0+0x7c>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8002d80:	b510      	push	{r4, lr}
      huart->RxState = HAL_UART_STATE_READY;
 8002d82:	2420      	movs	r4, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002d84:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8002d86:	b082      	sub	sp, #8
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002d88:	68d1      	ldr	r1, [r2, #12]
 8002d8a:	f021 0120 	bic.w	r1, r1, #32
 8002d8e:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002d90:	68d1      	ldr	r1, [r2, #12]
 8002d92:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002d96:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002d98:	6951      	ldr	r1, [r2, #20]
 8002d9a:	f021 0101 	bic.w	r1, r1, #1
 8002d9e:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002da0:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002da4:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8002da6:	2901      	cmp	r1, #1
 8002da8:	d121      	bne.n	8002dee <UART_Receive_IT.part.0+0x96>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002daa:	6303      	str	r3, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dac:	68d1      	ldr	r1, [r2, #12]
 8002dae:	f021 0110 	bic.w	r1, r1, #16
 8002db2:	60d1      	str	r1, [r2, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002db4:	6811      	ldr	r1, [r2, #0]
 8002db6:	06c9      	lsls	r1, r1, #27
 8002db8:	d423      	bmi.n	8002e02 <UART_Receive_IT.part.0+0xaa>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002dba:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8002dbc:	f7ff ffca 	bl	8002d54 <HAL_UARTEx_RxEventCallback>
}
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	b002      	add	sp, #8
 8002dc4:	bd10      	pop	{r4, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002dc6:	6903      	ldr	r3, [r0, #16]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d1cc      	bne.n	8002d66 <UART_Receive_IT.part.0+0xe>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002dcc:	6803      	ldr	r3, [r0, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	7013      	strb	r3, [r2, #0]
 8002dd2:	e7cd      	b.n	8002d70 <UART_Receive_IT.part.0+0x18>
}
 8002dd4:	2000      	movs	r0, #0
 8002dd6:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dd8:	6903      	ldr	r3, [r0, #16]
 8002dda:	b96b      	cbnz	r3, 8002df8 <UART_Receive_IT.part.0+0xa0>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ddc:	6802      	ldr	r2, [r0, #0]
 8002dde:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002de0:	6852      	ldr	r2, [r2, #4]
 8002de2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002de6:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8002dea:	6283      	str	r3, [r0, #40]	; 0x28
 8002dec:	e7c3      	b.n	8002d76 <UART_Receive_IT.part.0+0x1e>
       HAL_UART_RxCpltCallback(huart);
 8002dee:	f7fd fb13 	bl	8000418 <HAL_UART_RxCpltCallback>
}
 8002df2:	2000      	movs	r0, #0
 8002df4:	b002      	add	sp, #8
 8002df6:	bd10      	pop	{r4, pc}
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002df8:	6803      	ldr	r3, [r0, #0]
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002dfa:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	7013      	strb	r3, [r2, #0]
 8002e00:	e7b6      	b.n	8002d70 <UART_Receive_IT.part.0+0x18>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e02:	9301      	str	r3, [sp, #4]
 8002e04:	6813      	ldr	r3, [r2, #0]
 8002e06:	9301      	str	r3, [sp, #4]
 8002e08:	6853      	ldr	r3, [r2, #4]
 8002e0a:	9301      	str	r3, [sp, #4]
 8002e0c:	9b01      	ldr	r3, [sp, #4]
 8002e0e:	e7d4      	b.n	8002dba <UART_Receive_IT.part.0+0x62>

08002e10 <HAL_UART_IRQHandler>:
{
 8002e10:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002e12:	6803      	ldr	r3, [r0, #0]
{
 8002e14:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002e16:	681a      	ldr	r2, [r3, #0]
{
 8002e18:	b082      	sub	sp, #8
  if (errorflags == RESET)
 8002e1a:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e1c:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e1e:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8002e20:	d14e      	bne.n	8002ec0 <HAL_UART_IRQHandler+0xb0>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e22:	0696      	lsls	r6, r2, #26
 8002e24:	d502      	bpl.n	8002e2c <HAL_UART_IRQHandler+0x1c>
 8002e26:	068d      	lsls	r5, r1, #26
 8002e28:	f100 8090 	bmi.w	8002f4c <HAL_UART_IRQHandler+0x13c>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e2c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002e2e:	2801      	cmp	r0, #1
 8002e30:	d00b      	beq.n	8002e4a <HAL_UART_IRQHandler+0x3a>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002e32:	0616      	lsls	r6, r2, #24
 8002e34:	d502      	bpl.n	8002e3c <HAL_UART_IRQHandler+0x2c>
 8002e36:	060d      	lsls	r5, r1, #24
 8002e38:	f100 8092 	bmi.w	8002f60 <HAL_UART_IRQHandler+0x150>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002e3c:	0650      	lsls	r0, r2, #25
 8002e3e:	d502      	bpl.n	8002e46 <HAL_UART_IRQHandler+0x36>
 8002e40:	064a      	lsls	r2, r1, #25
 8002e42:	f100 80ab 	bmi.w	8002f9c <HAL_UART_IRQHandler+0x18c>
}
 8002e46:	b002      	add	sp, #8
 8002e48:	bd70      	pop	{r4, r5, r6, pc}
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002e4a:	06d5      	lsls	r5, r2, #27
 8002e4c:	d5f1      	bpl.n	8002e32 <HAL_UART_IRQHandler+0x22>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002e4e:	06c8      	lsls	r0, r1, #27
 8002e50:	d5ef      	bpl.n	8002e32 <HAL_UART_IRQHandler+0x22>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e52:	2100      	movs	r1, #0
 8002e54:	9101      	str	r1, [sp, #4]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	9201      	str	r2, [sp, #4]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	9201      	str	r2, [sp, #4]
 8002e5e:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e60:	695a      	ldr	r2, [r3, #20]
 8002e62:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8002e66:	f000 80d2 	beq.w	800300e <HAL_UART_IRQHandler+0x1fe>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e6a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002e6c:	6802      	ldr	r2, [r0, #0]
 8002e6e:	6852      	ldr	r2, [r2, #4]
 8002e70:	b292      	uxth	r2, r2
      if (  (nb_remaining_rx_data > 0U)
 8002e72:	2a00      	cmp	r2, #0
 8002e74:	d0e7      	beq.n	8002e46 <HAL_UART_IRQHandler+0x36>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002e76:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
 8002e78:	4295      	cmp	r5, r2
 8002e7a:	d9e4      	bls.n	8002e46 <HAL_UART_IRQHandler+0x36>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e7c:	6986      	ldr	r6, [r0, #24]
        huart->RxXferCount = nb_remaining_rx_data;
 8002e7e:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e80:	2e20      	cmp	r6, #32
 8002e82:	d016      	beq.n	8002eb2 <HAL_UART_IRQHandler+0xa2>
          huart->RxState = HAL_UART_STATE_READY;
 8002e84:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e86:	68da      	ldr	r2, [r3, #12]
 8002e88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e8c:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e8e:	695a      	ldr	r2, [r3, #20]
 8002e90:	f022 0201 	bic.w	r2, r2, #1
 8002e94:	615a      	str	r2, [r3, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e96:	695a      	ldr	r2, [r3, #20]
 8002e98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e9c:	615a      	str	r2, [r3, #20]
          huart->RxState = HAL_UART_STATE_READY;
 8002e9e:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ea2:	6321      	str	r1, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	f022 0210 	bic.w	r2, r2, #16
 8002eaa:	60da      	str	r2, [r3, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002eac:	f7fe fd4e 	bl	800194c <HAL_DMA_Abort>
 8002eb0:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002eb2:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	1a69      	subs	r1, r5, r1
 8002eb8:	b289      	uxth	r1, r1
 8002eba:	f7ff ff4b 	bl	8002d54 <HAL_UARTEx_RxEventCallback>
 8002ebe:	e7c2      	b.n	8002e46 <HAL_UART_IRQHandler+0x36>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002ec0:	f005 0501 	and.w	r5, r5, #1
 8002ec4:	f401 7090 	and.w	r0, r1, #288	; 0x120
 8002ec8:	4328      	orrs	r0, r5
 8002eca:	d0af      	beq.n	8002e2c <HAL_UART_IRQHandler+0x1c>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ecc:	07d0      	lsls	r0, r2, #31
 8002ece:	d505      	bpl.n	8002edc <HAL_UART_IRQHandler+0xcc>
 8002ed0:	05ce      	lsls	r6, r1, #23
 8002ed2:	d503      	bpl.n	8002edc <HAL_UART_IRQHandler+0xcc>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ed4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002ed6:	f040 0001 	orr.w	r0, r0, #1
 8002eda:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002edc:	0750      	lsls	r0, r2, #29
 8002ede:	d52c      	bpl.n	8002f3a <HAL_UART_IRQHandler+0x12a>
 8002ee0:	b12d      	cbz	r5, 8002eee <HAL_UART_IRQHandler+0xde>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ee2:	6c20      	ldr	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ee4:	0796      	lsls	r6, r2, #30
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ee6:	f040 0002 	orr.w	r0, r0, #2
 8002eea:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002eec:	d429      	bmi.n	8002f42 <HAL_UART_IRQHandler+0x132>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002eee:	0716      	lsls	r6, r2, #28
 8002ef0:	d507      	bpl.n	8002f02 <HAL_UART_IRQHandler+0xf2>
 8002ef2:	f001 0020 	and.w	r0, r1, #32
 8002ef6:	4328      	orrs	r0, r5
 8002ef8:	d003      	beq.n	8002f02 <HAL_UART_IRQHandler+0xf2>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002efa:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002efc:	f040 0008 	orr.w	r0, r0, #8
 8002f00:	6420      	str	r0, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f02:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002f04:	2800      	cmp	r0, #0
 8002f06:	d09e      	beq.n	8002e46 <HAL_UART_IRQHandler+0x36>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f08:	0690      	lsls	r0, r2, #26
 8002f0a:	d509      	bpl.n	8002f20 <HAL_UART_IRQHandler+0x110>
 8002f0c:	068a      	lsls	r2, r1, #26
 8002f0e:	d507      	bpl.n	8002f20 <HAL_UART_IRQHandler+0x110>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f10:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8002f14:	2a22      	cmp	r2, #34	; 0x22
 8002f16:	d103      	bne.n	8002f20 <HAL_UART_IRQHandler+0x110>
 8002f18:	4620      	mov	r0, r4
 8002f1a:	f7ff ff1d 	bl	8002d58 <UART_Receive_IT.part.0>
 8002f1e:	6823      	ldr	r3, [r4, #0]
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f20:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f22:	6c25      	ldr	r5, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f24:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f28:	f005 0508 	and.w	r5, r5, #8
 8002f2c:	4315      	orrs	r5, r2
 8002f2e:	d140      	bne.n	8002fb2 <HAL_UART_IRQHandler+0x1a2>
        HAL_UART_ErrorCallback(huart);
 8002f30:	4620      	mov	r0, r4
 8002f32:	f7ff ff05 	bl	8002d40 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f36:	6425      	str	r5, [r4, #64]	; 0x40
 8002f38:	e785      	b.n	8002e46 <HAL_UART_IRQHandler+0x36>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f3a:	0790      	lsls	r0, r2, #30
 8002f3c:	d5d7      	bpl.n	8002eee <HAL_UART_IRQHandler+0xde>
 8002f3e:	2d00      	cmp	r5, #0
 8002f40:	d0d5      	beq.n	8002eee <HAL_UART_IRQHandler+0xde>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f42:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002f44:	f040 0004 	orr.w	r0, r0, #4
 8002f48:	6420      	str	r0, [r4, #64]	; 0x40
 8002f4a:	e7d0      	b.n	8002eee <HAL_UART_IRQHandler+0xde>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f4c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002f50:	2b22      	cmp	r3, #34	; 0x22
 8002f52:	f47f af78 	bne.w	8002e46 <HAL_UART_IRQHandler+0x36>
}
 8002f56:	b002      	add	sp, #8
 8002f58:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002f5c:	f7ff befc 	b.w	8002d58 <UART_Receive_IT.part.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f60:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8002f64:	2a21      	cmp	r2, #33	; 0x21
 8002f66:	f47f af6e 	bne.w	8002e46 <HAL_UART_IRQHandler+0x36>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f6a:	68a2      	ldr	r2, [r4, #8]
 8002f6c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002f70:	d06e      	beq.n	8003050 <HAL_UART_IRQHandler+0x240>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f72:	6a22      	ldr	r2, [r4, #32]
 8002f74:	1c51      	adds	r1, r2, #1
 8002f76:	6221      	str	r1, [r4, #32]
 8002f78:	7812      	ldrb	r2, [r2, #0]
 8002f7a:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8002f7c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002f7e:	3a01      	subs	r2, #1
 8002f80:	b292      	uxth	r2, r2
 8002f82:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002f84:	2a00      	cmp	r2, #0
 8002f86:	f47f af5e 	bne.w	8002e46 <HAL_UART_IRQHandler+0x36>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f8a:	68da      	ldr	r2, [r3, #12]
 8002f8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f90:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f92:	68da      	ldr	r2, [r3, #12]
 8002f94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f98:	60da      	str	r2, [r3, #12]
 8002f9a:	e754      	b.n	8002e46 <HAL_UART_IRQHandler+0x36>
  huart->gState = HAL_UART_STATE_READY;
 8002f9c:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f9e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002fa0:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002fa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fa6:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002fa8:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8002fac:	f7ff fec6 	bl	8002d3c <HAL_UART_TxCpltCallback>
    return;
 8002fb0:	e749      	b.n	8002e46 <HAL_UART_IRQHandler+0x36>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fb2:	68da      	ldr	r2, [r3, #12]
 8002fb4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002fb8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fba:	695a      	ldr	r2, [r3, #20]
 8002fbc:	f022 0201 	bic.w	r2, r2, #1
 8002fc0:	615a      	str	r2, [r3, #20]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fc2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002fc4:	2a01      	cmp	r2, #1
 8002fc6:	d103      	bne.n	8002fd0 <HAL_UART_IRQHandler+0x1c0>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fc8:	68da      	ldr	r2, [r3, #12]
 8002fca:	f022 0210 	bic.w	r2, r2, #16
 8002fce:	60da      	str	r2, [r3, #12]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fd0:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8002fd2:	2120      	movs	r1, #32
 8002fd4:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fd8:	6322      	str	r2, [r4, #48]	; 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fda:	695a      	ldr	r2, [r3, #20]
 8002fdc:	0656      	lsls	r6, r2, #25
 8002fde:	d512      	bpl.n	8003006 <HAL_UART_IRQHandler+0x1f6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fe0:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002fe2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fe4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fe8:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002fea:	b160      	cbz	r0, 8003006 <HAL_UART_IRQHandler+0x1f6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002fec:	4b1e      	ldr	r3, [pc, #120]	; (8003068 <HAL_UART_IRQHandler+0x258>)
 8002fee:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ff0:	f7fe fcce 	bl	8001990 <HAL_DMA_Abort_IT>
 8002ff4:	2800      	cmp	r0, #0
 8002ff6:	f43f af26 	beq.w	8002e46 <HAL_UART_IRQHandler+0x36>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ffa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002ffc:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 8002ffe:	b002      	add	sp, #8
 8003000:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003004:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003006:	4620      	mov	r0, r4
 8003008:	f7ff fe9a 	bl	8002d40 <HAL_UART_ErrorCallback>
 800300c:	e71b      	b.n	8002e46 <HAL_UART_IRQHandler+0x36>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800300e:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      if (  (huart->RxXferCount > 0U)
 8003010:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003012:	b280      	uxth	r0, r0
      if (  (huart->RxXferCount > 0U)
 8003014:	b289      	uxth	r1, r1
 8003016:	2900      	cmp	r1, #0
 8003018:	f43f af15 	beq.w	8002e46 <HAL_UART_IRQHandler+0x36>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800301c:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 800301e:	1a08      	subs	r0, r1, r0
 8003020:	b281      	uxth	r1, r0
          &&(nb_rx_data > 0U) )
 8003022:	2900      	cmp	r1, #0
 8003024:	f43f af0f 	beq.w	8002e46 <HAL_UART_IRQHandler+0x36>
        huart->RxState = HAL_UART_STATE_READY;
 8003028:	2520      	movs	r5, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800302a:	68d8      	ldr	r0, [r3, #12]
 800302c:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 8003030:	60d8      	str	r0, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003032:	6958      	ldr	r0, [r3, #20]
 8003034:	f020 0001 	bic.w	r0, r0, #1
 8003038:	6158      	str	r0, [r3, #20]
        huart->RxState = HAL_UART_STATE_READY;
 800303a:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800303e:	6322      	str	r2, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003040:	68da      	ldr	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003042:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003044:	f022 0210 	bic.w	r2, r2, #16
 8003048:	60da      	str	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800304a:	f7ff fe83 	bl	8002d54 <HAL_UARTEx_RxEventCallback>
 800304e:	e6fa      	b.n	8002e46 <HAL_UART_IRQHandler+0x36>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003050:	6922      	ldr	r2, [r4, #16]
 8003052:	2a00      	cmp	r2, #0
 8003054:	d18d      	bne.n	8002f72 <HAL_UART_IRQHandler+0x162>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003056:	6a22      	ldr	r2, [r4, #32]
 8003058:	f832 1b02 	ldrh.w	r1, [r2], #2
 800305c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003060:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003062:	6222      	str	r2, [r4, #32]
 8003064:	e78a      	b.n	8002f7c <HAL_UART_IRQHandler+0x16c>
 8003066:	bf00      	nop
 8003068:	08002d45 	.word	0x08002d45

0800306c <__libc_init_array>:
 800306c:	b570      	push	{r4, r5, r6, lr}
 800306e:	2600      	movs	r6, #0
 8003070:	4d0c      	ldr	r5, [pc, #48]	; (80030a4 <__libc_init_array+0x38>)
 8003072:	4c0d      	ldr	r4, [pc, #52]	; (80030a8 <__libc_init_array+0x3c>)
 8003074:	1b64      	subs	r4, r4, r5
 8003076:	10a4      	asrs	r4, r4, #2
 8003078:	42a6      	cmp	r6, r4
 800307a:	d109      	bne.n	8003090 <__libc_init_array+0x24>
 800307c:	f000 f822 	bl	80030c4 <_init>
 8003080:	2600      	movs	r6, #0
 8003082:	4d0a      	ldr	r5, [pc, #40]	; (80030ac <__libc_init_array+0x40>)
 8003084:	4c0a      	ldr	r4, [pc, #40]	; (80030b0 <__libc_init_array+0x44>)
 8003086:	1b64      	subs	r4, r4, r5
 8003088:	10a4      	asrs	r4, r4, #2
 800308a:	42a6      	cmp	r6, r4
 800308c:	d105      	bne.n	800309a <__libc_init_array+0x2e>
 800308e:	bd70      	pop	{r4, r5, r6, pc}
 8003090:	f855 3b04 	ldr.w	r3, [r5], #4
 8003094:	4798      	blx	r3
 8003096:	3601      	adds	r6, #1
 8003098:	e7ee      	b.n	8003078 <__libc_init_array+0xc>
 800309a:	f855 3b04 	ldr.w	r3, [r5], #4
 800309e:	4798      	blx	r3
 80030a0:	3601      	adds	r6, #1
 80030a2:	e7f2      	b.n	800308a <__libc_init_array+0x1e>
 80030a4:	08003418 	.word	0x08003418
 80030a8:	08003418 	.word	0x08003418
 80030ac:	08003418 	.word	0x08003418
 80030b0:	0800341c 	.word	0x0800341c

080030b4 <memset>:
 80030b4:	4603      	mov	r3, r0
 80030b6:	4402      	add	r2, r0
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d100      	bne.n	80030be <memset+0xa>
 80030bc:	4770      	bx	lr
 80030be:	f803 1b01 	strb.w	r1, [r3], #1
 80030c2:	e7f9      	b.n	80030b8 <memset+0x4>

080030c4 <_init>:
 80030c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030c6:	bf00      	nop
 80030c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ca:	bc08      	pop	{r3}
 80030cc:	469e      	mov	lr, r3
 80030ce:	4770      	bx	lr

080030d0 <_fini>:
 80030d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030d2:	bf00      	nop
 80030d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030d6:	bc08      	pop	{r3}
 80030d8:	469e      	mov	lr, r3
 80030da:	4770      	bx	lr
