fault
faults
spitfire5
circuit
minfaultlimit
spitfire1
processors
detected
asynchronous
stage
spitfire4
simulation
spf1
spf5
spf4
processor
partitioning
spitfire0
spf0
zamlog
undetected
s526
div16
speedups
circuits
synchronous
speedup
spit
aultlimit
pcont2
fault simulation
good circuit
test set
parallel fault
detected faults
the fault
fault partitioning
each processor
logic simulation
fault list
of faults
two stage
set partitioned
single stage
circuit logic
the test
faults detected
faults that
stage asynchronous
other processors
asynchronous communication
asynchronous algorithms
set partitioning
algorithm spitfire5
of fault
the good
test sequence
processor p
test vectors
faults are
parallel fault simulation
the good circuit
the test set
good circuit logic
stage of fault
circuit logic simulation
test set partitioned
of fault simulation
test set partitioning
single stage asynchronous
of faults detected
fraction of faults
processor p i
the two stage
the second stage
number of faults
for fault simulation
the single stage
fault simulation in
the first stage
two stage algorithm
algorithms for test
partitioned fault simulation
test sequence partitioning
n th vector
the detected fault
list of faults
serial logic simulation
simulated is given
speedup time speedup
