<profile>

<section name = "Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_181_12'" level="0">
<item name = "Date">Wed Sep 14 20:24:11 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 4.831 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.220 us, 0.220 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_181_12">9, 9, 5, 1, 1, 6, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 108, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 44, -</column>
<column name="Memory">0, -, 15, 2, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 188, 64, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_22s_22s_37_1_1_U71">mul_22s_22s_37_1_1, 0, 2, 0, 22, 0</column>
<column name="mul_22s_22s_37_1_1_U72">mul_22s_22s_37_1_1, 0, 2, 0, 22, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_22s_15ns_37_4_1_U73">mul_mul_22s_15ns_37_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weight_6taps_U">channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps, 0, 15, 2, 0, 6, 15, 1, 90</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln870_fu_170_p2">+, 0, 0, 10, 3, 1</column>
<column name="ret_V_13_fu_266_p2">+, 0, 0, 44, 37, 37</column>
<column name="ret_V_fu_232_p2">+, 0, 0, 44, 37, 37</column>
<column name="icmp_ln1057_fu_164_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_V_8">9, 2, 3, 6</column>
<column name="i_V_fu_64">9, 2, 3, 6</column>
<column name="lhs_V_8_fu_60">9, 2, 22, 44</column>
<column name="lhs_V_fu_56">9, 2, 22, 44</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_V_19_cast_reg_334">3, 0, 64, 61</column>
<column name="i_V_fu_64">3, 0, 3, 0</column>
<column name="icmp_ln1057_reg_330">1, 0, 1, 0</column>
<column name="lhs_V_8_fu_60">22, 0, 22, 0</column>
<column name="lhs_V_fu_56">22, 0, 22, 0</column>
<column name="i_V_19_cast_reg_334">64, 32, 64, 61</column>
<column name="icmp_ln1057_reg_330">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_181_12, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_181_12, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_181_12, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_181_12, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_181_12, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_181_12, return value</column>
<column name="conv_i_i_i131_le3933">in, 22, ap_none, conv_i_i_i131_le3933, scalar</column>
<column name="conv_i_i_i205_le3926">in, 22, ap_none, conv_i_i_i205_le3926, scalar</column>
<column name="n_6taps_V_address0">out, 3, ap_memory, n_6taps_V, array</column>
<column name="n_6taps_V_ce0">out, 1, ap_memory, n_6taps_V, array</column>
<column name="n_6taps_V_q0">in, 22, ap_memory, n_6taps_V, array</column>
<column name="x_real_6taps_V_address0">out, 3, ap_memory, x_real_6taps_V, array</column>
<column name="x_real_6taps_V_ce0">out, 1, ap_memory, x_real_6taps_V, array</column>
<column name="x_real_6taps_V_q0">in, 22, ap_memory, x_real_6taps_V, array</column>
<column name="x_imag_6taps_V_address0">out, 3, ap_memory, x_imag_6taps_V, array</column>
<column name="x_imag_6taps_V_ce0">out, 1, ap_memory, x_imag_6taps_V, array</column>
<column name="x_imag_6taps_V_q0">in, 22, ap_memory, x_imag_6taps_V, array</column>
<column name="lhs_V_18_out">out, 22, ap_vld, lhs_V_18_out, pointer</column>
<column name="lhs_V_18_out_ap_vld">out, 1, ap_vld, lhs_V_18_out, pointer</column>
<column name="lhs_V_16_out">out, 22, ap_vld, lhs_V_16_out, pointer</column>
<column name="lhs_V_16_out_ap_vld">out, 1, ap_vld, lhs_V_16_out, pointer</column>
</table>
</item>
</section>
</profile>
