// Seed: 3168669041
module module_0;
  id_1(
      .id_0(1), .id_1(-1 > 1), .id_2(id_2)
  );
  assign id_1 = id_2[1];
endmodule
module module_1 (
    output tri   id_0,
    output tri   id_1,
    output logic id_2,
    output tri1  id_3,
    output uwire id_4,
    input  tri   id_5,
    input  tri   id_6,
    input  wire  id_7,
    input  tri1  id_8,
    input  tri1  id_9,
    output tri   id_10
);
  id_12 :
  assert property (@(id_6) -1) id_2 <= -1 && 1;
  module_0 modCall_1 ();
endmodule
