--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf
-ucf user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31720 paths analyzed, 16347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.244ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/data_172 (SLICE_X81Y104.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_172 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.494ns (Levels of Logic = 1)
  Clock Path Skew:      -0.715ns (1.352 - 2.067)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_172
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
    SLICE_X89Y80.D4      net (fanout=4)        3.041   usr/rx_kchar<4>
    SLICE_X89Y80.DMUX    Tilo                  0.186   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y104.CE     net (fanout=62)       1.408   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y104.CLK    Tceck                 0.318   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<173>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_172
    -------------------------------------------------  ---------------------------
    Total                                      5.494ns (1.045ns logic, 4.449ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_172 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.440ns (Levels of Logic = 1)
  Clock Path Skew:      -0.715ns (1.352 - 2.067)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_172
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
    SLICE_X89Y80.D5      net (fanout=4)        2.982   usr/rx_kchar<5>
    SLICE_X89Y80.DMUX    Tilo                  0.191   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y104.CE     net (fanout=62)       1.408   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y104.CLK    Tceck                 0.318   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<173>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_172
    -------------------------------------------------  ---------------------------
    Total                                      5.440ns (1.050ns logic, 4.390ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_172 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.219ns (1.352 - 1.571)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_172
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y64.AQ      Tcko                  0.337   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X89Y80.D2      net (fanout=12)       1.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X89Y80.DMUX    Tilo                  0.191   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y104.CE     net (fanout=62)       1.408   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y104.CLK    Tceck                 0.318   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<173>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_172
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (0.846ns logic, 2.902ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/data_173 (SLICE_X81Y104.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_173 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.494ns (Levels of Logic = 1)
  Clock Path Skew:      -0.715ns (1.352 - 2.067)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
    SLICE_X89Y80.D4      net (fanout=4)        3.041   usr/rx_kchar<4>
    SLICE_X89Y80.DMUX    Tilo                  0.186   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y104.CE     net (fanout=62)       1.408   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y104.CLK    Tceck                 0.318   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<173>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_173
    -------------------------------------------------  ---------------------------
    Total                                      5.494ns (1.045ns logic, 4.449ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_173 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.440ns (Levels of Logic = 1)
  Clock Path Skew:      -0.715ns (1.352 - 2.067)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
    SLICE_X89Y80.D5      net (fanout=4)        2.982   usr/rx_kchar<5>
    SLICE_X89Y80.DMUX    Tilo                  0.191   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y104.CE     net (fanout=62)       1.408   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y104.CLK    Tceck                 0.318   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<173>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_173
    -------------------------------------------------  ---------------------------
    Total                                      5.440ns (1.050ns logic, 4.390ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_173 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.219ns (1.352 - 1.571)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y64.AQ      Tcko                  0.337   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X89Y80.D2      net (fanout=12)       1.494   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X89Y80.DMUX    Tilo                  0.191   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y104.CE     net (fanout=62)       1.408   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y104.CLK    Tceck                 0.318   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<173>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_173
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (0.846ns logic, 2.902ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/data_166 (SLICE_X83Y93.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_166 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.497ns (Levels of Logic = 1)
  Clock Path Skew:      -0.707ns (1.360 - 2.067)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_166
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXDATA6   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
    SLICE_X83Y93.C1      net (fanout=15)       4.883   usr/rx_data<38>
    SLICE_X83Y93.CLK     Tas                   0.073   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<167>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/Mmux_data[166]_rx_data_i[6]_MUX_2629_o11
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_166
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (0.614ns logic, 4.883ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y8.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_28 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.777 - 0.659)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_28 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X79Y39.CQ        Tcko                  0.098   usr/link_trigger_inst/trigger_rx_data<29>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_28
    RAMB36_X4Y8.DIADI4     net (fanout=4)        0.224   usr/link_trigger_inst/trigger_rx_data<28>
    RAMB36_X4Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.124ns (-0.100ns logic, 0.224ns route)
                                                         (-80.6% logic, 180.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y8.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_26 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.777 - 0.659)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_26 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X79Y39.AQ        Tcko                  0.098   usr/link_trigger_inst/trigger_rx_data<29>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_26
    RAMB36_X4Y8.DIADI2     net (fanout=4)        0.225   usr/link_trigger_inst/trigger_rx_data<26>
    RAMB36_X4Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.125ns (-0.100ns logic, 0.225ns route)
                                                         (-80.0% logic, 180.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y0.DIPADIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_89 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.544 - 0.387)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_89 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X85Y4.BQ         Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<91>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_89
    RAMB36_X5Y0.DIPADIP0   net (fanout=2)        0.280   usr/link_tracking_1_inst/track_rx_data<89>
    RAMB36_X5Y0.CLKARDCLKL Trckd_DIPA  (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.180ns (-0.100ns logic, 0.280ns route)
                                                         (-55.6% logic, 155.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_0 (SLICE_X39Y159.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_5 (FF)
  Destination:          system/rst/rst_fabric.timer_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.212ns (1.415 - 1.627)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_5 to system/rst/rst_fabric.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y160.BQ     Tcko                  0.337   system/rst/rst_fabric.timer<7>
                                                       system/rst/rst_fabric.timer_5
    SLICE_X38Y159.A2     net (fanout=2)        0.721   system/rst/rst_fabric.timer<5>
    SLICE_X38Y159.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X38Y163.A1     net (fanout=2)        0.734   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X38Y163.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X39Y159.CE     net (fanout=8)        0.601   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X39Y159.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.791ns logic, 2.056ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_29 (FF)
  Destination:          system/rst/rst_fabric.timer_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.692ns (Levels of Logic = 2)
  Clock Path Skew:      -0.210ns (1.415 - 1.625)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_29 to system/rst/rst_fabric.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y166.BQ     Tcko                  0.337   system/rst/rst_fabric.timer<31>
                                                       system/rst/rst_fabric.timer_29
    SLICE_X38Y165.A2     net (fanout=2)        0.591   system/rst/rst_fabric.timer<29>
    SLICE_X38Y165.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>5
    SLICE_X38Y163.A2     net (fanout=2)        0.709   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
    SLICE_X38Y163.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X39Y159.CE     net (fanout=8)        0.601   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X39Y159.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (0.791ns logic, 1.901ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_24 (FF)
  Destination:          system/rst/rst_fabric.timer_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.686ns (Levels of Logic = 2)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_24 to system/rst/rst_fabric.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<27>
                                                       system/rst/rst_fabric.timer_24
    SLICE_X38Y165.A1     net (fanout=2)        0.585   system/rst/rst_fabric.timer<24>
    SLICE_X38Y165.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>5
    SLICE_X38Y163.A2     net (fanout=2)        0.709   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
    SLICE_X38Y163.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X39Y159.CE     net (fanout=8)        0.601   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X39Y159.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (0.791ns logic, 1.895ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_1 (SLICE_X39Y159.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_5 (FF)
  Destination:          system/rst/rst_fabric.timer_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.212ns (1.415 - 1.627)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_5 to system/rst/rst_fabric.timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y160.BQ     Tcko                  0.337   system/rst/rst_fabric.timer<7>
                                                       system/rst/rst_fabric.timer_5
    SLICE_X38Y159.A2     net (fanout=2)        0.721   system/rst/rst_fabric.timer<5>
    SLICE_X38Y159.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X38Y163.A1     net (fanout=2)        0.734   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X38Y163.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X39Y159.CE     net (fanout=8)        0.601   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X39Y159.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.791ns logic, 2.056ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_29 (FF)
  Destination:          system/rst/rst_fabric.timer_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.692ns (Levels of Logic = 2)
  Clock Path Skew:      -0.210ns (1.415 - 1.625)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_29 to system/rst/rst_fabric.timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y166.BQ     Tcko                  0.337   system/rst/rst_fabric.timer<31>
                                                       system/rst/rst_fabric.timer_29
    SLICE_X38Y165.A2     net (fanout=2)        0.591   system/rst/rst_fabric.timer<29>
    SLICE_X38Y165.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>5
    SLICE_X38Y163.A2     net (fanout=2)        0.709   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
    SLICE_X38Y163.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X39Y159.CE     net (fanout=8)        0.601   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X39Y159.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (0.791ns logic, 1.901ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_24 (FF)
  Destination:          system/rst/rst_fabric.timer_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.686ns (Levels of Logic = 2)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_24 to system/rst/rst_fabric.timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<27>
                                                       system/rst/rst_fabric.timer_24
    SLICE_X38Y165.A1     net (fanout=2)        0.585   system/rst/rst_fabric.timer<24>
    SLICE_X38Y165.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>5
    SLICE_X38Y163.A2     net (fanout=2)        0.709   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
    SLICE_X38Y163.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X39Y159.CE     net (fanout=8)        0.601   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X39Y159.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (0.791ns logic, 1.895ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_2 (SLICE_X39Y159.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_5 (FF)
  Destination:          system/rst/rst_fabric.timer_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.212ns (1.415 - 1.627)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_5 to system/rst/rst_fabric.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y160.BQ     Tcko                  0.337   system/rst/rst_fabric.timer<7>
                                                       system/rst/rst_fabric.timer_5
    SLICE_X38Y159.A2     net (fanout=2)        0.721   system/rst/rst_fabric.timer<5>
    SLICE_X38Y159.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X38Y163.A1     net (fanout=2)        0.734   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X38Y163.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X39Y159.CE     net (fanout=8)        0.601   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X39Y159.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.791ns logic, 2.056ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_29 (FF)
  Destination:          system/rst/rst_fabric.timer_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.692ns (Levels of Logic = 2)
  Clock Path Skew:      -0.210ns (1.415 - 1.625)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_29 to system/rst/rst_fabric.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y166.BQ     Tcko                  0.337   system/rst/rst_fabric.timer<31>
                                                       system/rst/rst_fabric.timer_29
    SLICE_X38Y165.A2     net (fanout=2)        0.591   system/rst/rst_fabric.timer<29>
    SLICE_X38Y165.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>5
    SLICE_X38Y163.A2     net (fanout=2)        0.709   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
    SLICE_X38Y163.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X39Y159.CE     net (fanout=8)        0.601   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X39Y159.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (0.791ns logic, 1.901ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_24 (FF)
  Destination:          system/rst/rst_fabric.timer_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.686ns (Levels of Logic = 2)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_24 to system/rst/rst_fabric.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<27>
                                                       system/rst/rst_fabric.timer_24
    SLICE_X38Y165.A1     net (fanout=2)        0.585   system/rst/rst_fabric.timer<24>
    SLICE_X38Y165.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>5
    SLICE_X38Y163.A2     net (fanout=2)        0.709   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>4
    SLICE_X38Y163.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X39Y159.CE     net (fanout=8)        0.601   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X39Y159.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (0.791ns logic, 1.895ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_4 (SLICE_X39Y160.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_2 (FF)
  Destination:          system/rst/rst_fabric.timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 2)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_2 to system/rst/rst_fabric.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y159.CQ     Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_2
    SLICE_X39Y159.C5     net (fanout=2)        0.067   system/rst/rst_fabric.timer<2>
    SLICE_X39Y159.COUT   Topcyc                0.114   system/rst/rst_fabric.timer<3>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<2>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CLK    Tckcin      (-Th)     0.069   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.210ns (0.143ns logic, 0.067ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_3 (FF)
  Destination:          system/rst/rst_fabric.timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_3 to system/rst/rst_fabric.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y159.DQ     Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_3
    SLICE_X39Y159.D4     net (fanout=2)        0.095   system/rst/rst_fabric.timer<3>
    SLICE_X39Y159.COUT   Topcyd                0.109   system/rst/rst_fabric.timer<3>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<3>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CLK    Tckcin      (-Th)     0.069   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.233ns (0.138ns logic, 0.095ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_0 (FF)
  Destination:          system/rst/rst_fabric.timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 2)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_0 to system/rst/rst_fabric.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y159.AQ     Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    SLICE_X39Y159.A5     net (fanout=2)        0.066   system/rst/rst_fabric.timer<0>
    SLICE_X39Y159.COUT   Topcya                0.140   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer<0>_rt
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CLK    Tckcin      (-Th)     0.069   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.169ns logic, 0.066ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_6 (SLICE_X39Y160.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_2 (FF)
  Destination:          system/rst/rst_fabric.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 2)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_2 to system/rst/rst_fabric.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y159.CQ     Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_2
    SLICE_X39Y159.C5     net (fanout=2)        0.067   system/rst/rst_fabric.timer<2>
    SLICE_X39Y159.COUT   Topcyc                0.114   system/rst/rst_fabric.timer<3>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<2>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CLK    Tckcin      (-Th)     0.054   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.158ns logic, 0.067ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_3 (FF)
  Destination:          system/rst/rst_fabric.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 2)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_3 to system/rst/rst_fabric.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y159.DQ     Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_3
    SLICE_X39Y159.D4     net (fanout=2)        0.095   system/rst/rst_fabric.timer<3>
    SLICE_X39Y159.COUT   Topcyd                0.109   system/rst/rst_fabric.timer<3>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<3>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CLK    Tckcin      (-Th)     0.054   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.153ns logic, 0.095ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_0 (FF)
  Destination:          system/rst/rst_fabric.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 2)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_0 to system/rst/rst_fabric.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y159.AQ     Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    SLICE_X39Y159.A5     net (fanout=2)        0.066   system/rst/rst_fabric.timer<0>
    SLICE_X39Y159.COUT   Topcya                0.140   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer<0>_rt
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CLK    Tckcin      (-Th)     0.054   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.184ns logic, 0.066ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_5 (SLICE_X39Y160.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_2 (FF)
  Destination:          system/rst/rst_fabric.timer_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 2)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_2 to system/rst/rst_fabric.timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y159.CQ     Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_2
    SLICE_X39Y159.C5     net (fanout=2)        0.067   system/rst/rst_fabric.timer<2>
    SLICE_X39Y159.COUT   Topcyc                0.114   system/rst/rst_fabric.timer<3>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<2>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CLK    Tckcin      (-Th)     0.047   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_5
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (0.165ns logic, 0.067ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_3 (FF)
  Destination:          system/rst/rst_fabric.timer_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 2)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_3 to system/rst/rst_fabric.timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y159.DQ     Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_3
    SLICE_X39Y159.D4     net (fanout=2)        0.095   system/rst/rst_fabric.timer<3>
    SLICE_X39Y159.COUT   Topcyd                0.109   system/rst/rst_fabric.timer<3>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<3>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CLK    Tckcin      (-Th)     0.047   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_5
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.160ns logic, 0.095ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_0 (FF)
  Destination:          system/rst/rst_fabric.timer_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 2)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_0 to system/rst/rst_fabric.timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y159.AQ     Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    SLICE_X39Y159.A5     net (fanout=2)        0.066   system/rst/rst_fabric.timer<0>
    SLICE_X39Y159.COUT   Topcya                0.140   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer<0>_rt
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
    SLICE_X39Y160.CLK    Tckcin      (-Th)     0.047   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_5
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.191ns logic, 0.066ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.427ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1 (SLICE_X76Y150.C6), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.339ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.913 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y104.AQ     Tcko                  0.337   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_2
    SLICE_X74Y152.B3     net (fanout=529)      3.811   system/rst_macclk<2>
    SLICE_X74Y152.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT18
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X77Y149.C2     net (fanout=8)        0.904   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X77Y149.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X76Y150.D2     net (fanout=1)        0.930   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
    SLICE_X76Y150.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT62
    SLICE_X76Y150.C6     net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X76Y150.CLK    Tas                   0.030   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT65
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    -------------------------------------------------  ---------------------------
    Total                                      6.339ns (0.571ns logic, 5.768ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.694 - 0.745)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_3 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y138.DQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_3
    SLICE_X74Y152.B1     net (fanout=53)       1.775   system/phy_en.phy_ipb_ctrl/udp_if/addrb<3>
    SLICE_X74Y152.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT18
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X77Y149.C2     net (fanout=8)        0.904   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X77Y149.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X76Y150.D2     net (fanout=1)        0.930   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
    SLICE_X76Y150.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT62
    SLICE_X76Y150.C6     net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X76Y150.CLK    Tas                   0.030   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT65
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (0.571ns logic, 3.732ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.694 - 0.745)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y138.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2
    SLICE_X74Y152.B2     net (fanout=60)       1.504   system/phy_en.phy_ipb_ctrl/udp_if/addrb<2>
    SLICE_X74Y152.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT18
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X77Y149.C2     net (fanout=8)        0.904   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X77Y149.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X76Y150.D2     net (fanout=1)        0.930   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
    SLICE_X76Y150.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT62
    SLICE_X76Y150.C6     net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X76Y150.CLK    Tas                   0.030   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT65
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (0.571ns logic, 3.461ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100 (SLICE_X97Y154.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.336ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.945 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y104.AQ     Tcko                  0.337   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_2
    SLICE_X91Y135.A6     net (fanout=529)      1.928   system/rst_macclk<2>
    SLICE_X91Y135.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y132.A3     net (fanout=1)        0.593   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y132.B3     net (fanout=9)        0.356   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y132.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y154.SR     net (fanout=24)       2.405   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    -------------------------------------------------  ---------------------------
    Total                                      6.336ns (1.054ns logic, 5.282ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.945 - 0.973)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X97Y122.A4     net (fanout=140)      0.842   system/mac_rx_valid<2>
    SLICE_X97Y122.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y132.A2     net (fanout=537)      1.323   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y132.B3     net (fanout=9)        0.356   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y132.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y154.SR     net (fanout=24)       2.405   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    -------------------------------------------------  ---------------------------
    Total                                      6.065ns (1.139ns logic, 4.926ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.978ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.945 - 0.977)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y117.AQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X93Y131.A5     net (fanout=2)        0.872   system/mac_rx_last<2>
    SLICE_X93Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X91Y135.A5     net (fanout=42)       0.630   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X91Y135.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y132.A3     net (fanout=1)        0.593   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y132.B3     net (fanout=9)        0.356   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y132.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y154.SR     net (fanout=24)       2.405   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    -------------------------------------------------  ---------------------------
    Total                                      5.978ns (1.122ns logic, 4.856ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102 (SLICE_X97Y154.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.336ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.945 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y104.AQ     Tcko                  0.337   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_2
    SLICE_X91Y135.A6     net (fanout=529)      1.928   system/rst_macclk<2>
    SLICE_X91Y135.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y132.A3     net (fanout=1)        0.593   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y132.B3     net (fanout=9)        0.356   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y132.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y154.SR     net (fanout=24)       2.405   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    -------------------------------------------------  ---------------------------
    Total                                      6.336ns (1.054ns logic, 5.282ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.945 - 0.973)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X97Y122.A4     net (fanout=140)      0.842   system/mac_rx_valid<2>
    SLICE_X97Y122.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X90Y132.A2     net (fanout=537)      1.323   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X90Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y132.B3     net (fanout=9)        0.356   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y132.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y154.SR     net (fanout=24)       2.405   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    -------------------------------------------------  ---------------------------
    Total                                      6.065ns (1.139ns logic, 4.926ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.978ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.945 - 0.977)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y117.AQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X93Y131.A5     net (fanout=2)        0.872   system/mac_rx_last<2>
    SLICE_X93Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_out<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X91Y135.A5     net (fanout=42)       0.630   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X91Y135.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y132.A3     net (fanout=1)        0.593   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y132.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y132.B3     net (fanout=9)        0.356   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y132.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y154.SR     net (fanout=24)       2.405   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    -------------------------------------------------  ---------------------------
    Total                                      5.978ns (1.122ns logic, 4.856ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAMB36_X5Y30.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_6 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.475 - 0.320)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_6 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X87Y152.CQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_6
    RAMB36_X5Y30.DIADI2     net (fanout=5)        0.277   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<6>
    RAMB36_X5Y30.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    ----------------------------------------------------  ---------------------------
    Total                                         0.177ns (-0.100ns logic, 0.277ns route)
                                                          (-56.5% logic, 156.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X94Y98.BQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxchariscomma_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.288   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.064ns (-0.224ns logic, 0.288ns route)
                                                              (-350.0% logic, 450.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAMB36_X5Y30.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.197ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.475 - 0.320)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_7 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X87Y152.DQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_7
    RAMB36_X5Y30.DIADI3     net (fanout=5)        0.297   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
    RAMB36_X5Y30.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    ----------------------------------------------------  ---------------------------
    Total                                         0.197ns (-0.100ns logic, 0.297ns route)
                                                          (-50.8% logic, 150.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13563 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.584ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (SLICE_X76Y82.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.157ns (0.868 - 1.025)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y73.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y69.A6      net (fanout=142)      0.792   system/mac_rx_valid<0>
    SLICE_X82Y69.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y103.A1     net (fanout=536)      2.878   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y103.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X76Y82.SR      net (fanout=2)        1.666   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X76Y82.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      6.392ns (1.056ns logic, 5.336ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.146ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.868 - 0.996)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y63.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y69.A5      net (fanout=2)        0.591   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y69.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y103.A1     net (fanout=536)      2.878   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y103.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X76Y82.SR      net (fanout=2)        1.666   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X76Y82.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (1.011ns logic, 5.135ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.924ns (Levels of Logic = 1)
  Clock Path Skew:      -0.157ns (0.868 - 1.025)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y73.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X66Y103.A4     net (fanout=142)      3.270   system/mac_rx_valid<0>
    SLICE_X66Y103.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X76Y82.SR      net (fanout=2)        1.666   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X76Y82.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (0.988ns logic, 4.936ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (SLICE_X93Y95.A4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.399ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (0.715 - 0.818)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    SLICE_X87Y108.A4     net (fanout=1)        2.243   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<16>
    SLICE_X87Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X92Y95.B4      net (fanout=4)        1.461   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X92Y95.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT11
    SLICE_X93Y95.A4      net (fanout=2)        0.413   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT1
    SLICE_X93Y95.CLK     Tas                   0.073   system/mac_tx_data<0><3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    -------------------------------------------------  ---------------------------
    Total                                      6.399ns (2.282ns logic, 4.117ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.715 - 0.844)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y20.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    SLICE_X87Y108.A5     net (fanout=1)        1.158   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<0>
    SLICE_X87Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X92Y95.B4      net (fanout=4)        1.461   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X92Y95.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT11
    SLICE_X93Y95.A4      net (fanout=2)        0.413   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT1
    SLICE_X93Y95.CLK     Tas                   0.073   system/mac_tx_data<0><3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    -------------------------------------------------  ---------------------------
    Total                                      5.314ns (2.282ns logic, 3.032ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.179ns (Levels of Logic = 3)
  Clock Path Skew:      -0.251ns (0.886 - 1.137)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y24.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    SLICE_X87Y108.A6     net (fanout=1)        1.023   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<8>
    SLICE_X87Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X92Y95.B4      net (fanout=4)        1.461   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X92Y95.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT11
    SLICE_X93Y95.A4      net (fanout=2)        0.413   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT1
    SLICE_X93Y95.CLK     Tas                   0.073   system/mac_tx_data<0><3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    -------------------------------------------------  ---------------------------
    Total                                      5.179ns (2.282ns logic, 2.897ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96 (SLICE_X98Y50.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.943 - 0.970)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.AQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X85Y71.A3      net (fanout=528)      2.466   system/rst_macclk<0>
    SLICE_X85Y71.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X87Y71.A1      net (fanout=1)        0.586   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X87Y71.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A2      net (fanout=9)        0.740   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X98Y50.CE      net (fanout=24)       1.691   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X98Y50.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (0.985ns logic, 5.483ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.103ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.724 - 0.783)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y73.DQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X90Y61.A2      net (fanout=2)        1.209   system/mac_rx_last<0>
    SLICE_X90Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y71.A5      net (fanout=41)       0.824   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y71.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X87Y71.A1      net (fanout=1)        0.586   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X87Y71.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A2      net (fanout=9)        0.740   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X98Y50.CE      net (fanout=24)       1.691   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X98Y50.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    -------------------------------------------------  ---------------------------
    Total                                      6.103ns (1.053ns logic, 5.050ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.337ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.943 - 0.959)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y100.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rxreq_not_found
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found
    SLICE_X87Y71.A3      net (fanout=4)        1.989   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rxreq_not_found
    SLICE_X87Y71.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A2      net (fanout=9)        0.740   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X98Y50.CE      net (fanout=24)       1.691   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X98Y50.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    -------------------------------------------------  ---------------------------
    Total                                      5.337ns (0.917ns logic, 4.420ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y15.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.476 - 0.321)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y78.AQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2
    RAMB36_X5Y15.DIADI2     net (fanout=1)        0.265   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<2>
    RAMB36_X5Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.182ns (-0.083ns logic, 0.265ns route)
                                                          (-45.6% logic, 145.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXNOTINTABLE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X95Y84.CQ                Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
    TEMAC_X0Y0.PHYEMACRXNOTINTABLE net (fanout=1)        0.238   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_NOTINT(-Th)     0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.066ns (-0.172ns logic, 0.238ns route)
                                                                 (-260.6% logic, 360.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCHARISCOMMA), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxchariscomma_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxchariscomma_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X95Y84.AMUX               Tshcko                0.130   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
                                                                  system/amc_p0_en.amc_p0_eth/basex/rxchariscomma_r
    TEMAC_X0Y0.PHYEMACRXCHARISCOMMA net (fanout=1)        0.228   system/amc_p0_en.amc_p0_eth/basex/rxchariscomma_r
    TEMAC_X0Y0.PHYEMACGTXCLK        Tmacckd_COMMA(-Th)     0.281   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                  system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    ------------------------------------------------------------  ---------------------------
    Total                                                 0.077ns (-0.151ns logic, 0.228ns route)
                                                                  (-196.1% logic, 296.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.154ns (1.603 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A4      net (fanout=23)       2.429   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.447   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (0.806ns logic, 3.876ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.154ns (1.603 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A5      net (fanout=22)       2.399   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.447   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (0.723ns logic, 3.846ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y66.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (1.488 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A4      net (fanout=23)       2.429   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y66.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y66.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (0.806ns logic, 2.691ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (1.488 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A5      net (fanout=22)       2.399   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y66.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y66.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (0.723ns logic, 2.661ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.551ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (1.603 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.097   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (0.454ns logic, 3.097ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X13Y108.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y108.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X13Y108.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_8
    SLICE_X13Y108.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X12Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y106.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X12Y106.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_0
    SLICE_X12Y106.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X12Y106.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y106.CQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X12Y106.C5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_2
    SLICE_X12Y106.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X56Y46.CLK
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.475 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.475 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X56Y46.CLK
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0553<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X9Y80.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X22Y22.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.336ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_34 (SLICE_X43Y91.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.958ns (Levels of Logic = 11)
  Clock Path Skew:      -0.173ns (2.670 - 2.843)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X61Y68.A2      net (fanout=69)       2.265   system/ipb_arb/src<0>
    SLICE_X61Y68.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X43Y84.B1      net (fanout=9)        1.751   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X43Y84.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A6      net (fanout=2)        0.115   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X47Y79.D2      net (fanout=7)        1.014   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X47Y79.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X46Y79.D4      net (fanout=1)        0.278   system/ipb_fabric/N01
    SLICE_X46Y79.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.B5      net (fanout=39)       0.882   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.BMUX    Tilo                  0.205   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X43Y83.C3      net (fanout=1)        0.814   system/ipb_fabric/N36
    SLICE_X43Y83.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y105.D4     net (fanout=4)        1.515   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y105.DMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y105.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y105.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y102.D1     net (fanout=7)        0.720   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y102.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y91.SR      net (fanout=15)       1.790   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y91.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     13.958ns (1.853ns logic, 12.105ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.735ns (Levels of Logic = 9)
  Clock Path Skew:      -0.173ns (2.670 - 2.843)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X58Y49.B5      net (fanout=69)       2.743   system/ipb_arb/src<0>
    SLICE_X58Y49.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X47Y79.D1      net (fanout=762)      2.315   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X47Y79.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X46Y79.D4      net (fanout=1)        0.278   system/ipb_fabric/N01
    SLICE_X46Y79.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.B5      net (fanout=39)       0.882   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.BMUX    Tilo                  0.205   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X43Y83.C3      net (fanout=1)        0.814   system/ipb_fabric/N36
    SLICE_X43Y83.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y105.D4     net (fanout=4)        1.515   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y105.DMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y105.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y105.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y102.D1     net (fanout=7)        0.720   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y102.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y91.SR      net (fanout=15)       1.790   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y91.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     13.735ns (1.717ns logic, 12.018ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.587ns (Levels of Logic = 5)
  Clock Path Skew:      -0.282ns (2.670 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X69Y88.A2      net (fanout=42)       1.420   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X26Y105.A6     net (fanout=56)       4.034   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X26Y105.A      Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X33Y105.C4     net (fanout=2)        0.617   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X33Y105.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y102.D1     net (fanout=7)        0.720   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y102.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y91.SR      net (fanout=15)       1.790   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y91.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     13.587ns (1.234ns logic, 12.353ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_33 (SLICE_X43Y91.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.958ns (Levels of Logic = 11)
  Clock Path Skew:      -0.173ns (2.670 - 2.843)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X61Y68.A2      net (fanout=69)       2.265   system/ipb_arb/src<0>
    SLICE_X61Y68.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X43Y84.B1      net (fanout=9)        1.751   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X43Y84.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A6      net (fanout=2)        0.115   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X47Y79.D2      net (fanout=7)        1.014   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X47Y79.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X46Y79.D4      net (fanout=1)        0.278   system/ipb_fabric/N01
    SLICE_X46Y79.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.B5      net (fanout=39)       0.882   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.BMUX    Tilo                  0.205   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X43Y83.C3      net (fanout=1)        0.814   system/ipb_fabric/N36
    SLICE_X43Y83.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y105.D4     net (fanout=4)        1.515   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y105.DMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y105.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y105.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y102.D1     net (fanout=7)        0.720   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y102.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y91.SR      net (fanout=15)       1.790   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y91.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     13.958ns (1.853ns logic, 12.105ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.735ns (Levels of Logic = 9)
  Clock Path Skew:      -0.173ns (2.670 - 2.843)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X58Y49.B5      net (fanout=69)       2.743   system/ipb_arb/src<0>
    SLICE_X58Y49.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X47Y79.D1      net (fanout=762)      2.315   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X47Y79.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X46Y79.D4      net (fanout=1)        0.278   system/ipb_fabric/N01
    SLICE_X46Y79.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.B5      net (fanout=39)       0.882   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.BMUX    Tilo                  0.205   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X43Y83.C3      net (fanout=1)        0.814   system/ipb_fabric/N36
    SLICE_X43Y83.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y105.D4     net (fanout=4)        1.515   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y105.DMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y105.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y105.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y102.D1     net (fanout=7)        0.720   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y102.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y91.SR      net (fanout=15)       1.790   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y91.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     13.735ns (1.717ns logic, 12.018ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.587ns (Levels of Logic = 5)
  Clock Path Skew:      -0.282ns (2.670 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X69Y88.A2      net (fanout=42)       1.420   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X26Y105.A6     net (fanout=56)       4.034   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X26Y105.A      Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X33Y105.C4     net (fanout=2)        0.617   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X33Y105.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y102.D1     net (fanout=7)        0.720   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y102.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y91.SR      net (fanout=15)       1.790   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y91.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     13.587ns (1.234ns logic, 12.353ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X45Y78.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.057ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (2.792 - 2.843)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X61Y68.A2      net (fanout=69)       2.265   system/ipb_arb/src<0>
    SLICE_X61Y68.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X43Y84.B1      net (fanout=9)        1.751   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X43Y84.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A6      net (fanout=2)        0.115   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X47Y79.D2      net (fanout=7)        1.014   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X47Y79.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X46Y79.D4      net (fanout=1)        0.278   system/ipb_fabric/N01
    SLICE_X46Y79.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.B5      net (fanout=39)       0.882   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.BMUX    Tilo                  0.205   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X43Y83.C3      net (fanout=1)        0.814   system/ipb_fabric/N36
    SLICE_X43Y83.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y105.D4     net (fanout=4)        1.515   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y105.DMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y105.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y105.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y102.D1     net (fanout=7)        0.720   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y102.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y78.SR      net (fanout=15)       1.889   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y78.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.057ns (1.853ns logic, 12.204ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.834ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (2.792 - 2.843)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X58Y49.B5      net (fanout=69)       2.743   system/ipb_arb/src<0>
    SLICE_X58Y49.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X47Y79.D1      net (fanout=762)      2.315   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X47Y79.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X46Y79.D4      net (fanout=1)        0.278   system/ipb_fabric/N01
    SLICE_X46Y79.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.B5      net (fanout=39)       0.882   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y85.BMUX    Tilo                  0.205   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X43Y83.C3      net (fanout=1)        0.814   system/ipb_fabric/N36
    SLICE_X43Y83.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X43Y83.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y105.D4     net (fanout=4)        1.515   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y105.DMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y105.C2     net (fanout=7)        0.612   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y105.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y102.D1     net (fanout=7)        0.720   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y102.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y78.SR      net (fanout=15)       1.889   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y78.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.834ns (1.717ns logic, 12.117ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.686ns (Levels of Logic = 5)
  Clock Path Skew:      -0.160ns (2.792 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X69Y88.A2      net (fanout=42)       1.420   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X26Y105.A6     net (fanout=56)       4.034   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X26Y105.A      Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X33Y105.C4     net (fanout=2)        0.617   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X33Y105.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y102.D1     net (fanout=7)        0.720   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y102.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y78.SR      net (fanout=15)       1.889   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y78.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.686ns (1.234ns logic, 12.452ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_25 (SLICE_X35Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.269 - 1.186)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y86.AQ      Tcko                  0.098   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X35Y83.C5      net (fanout=58)       0.172   system/regs_from_ipbus<8><20>
    SLICE_X35Y83.C       Tilo                  0.034   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/buffers/Mmux_SRAM2_O_data181
    SLICE_X35Y83.AX      net (fanout=1)        0.144   system/sram_r[2]_data<25>
    SLICE_X35Y83.CLK     Tckdi       (-Th)     0.076   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.056ns logic, 0.316ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_35 (SLICE_X19Y93.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_35 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.428 - 0.397)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_35 to system/sram2_if/bist/prbsPatterGenerator/pdata_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.AQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_35
    SLICE_X19Y93.DX      net (fanout=1)        0.100   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<35>
    SLICE_X19Y93.CLK     Tckdi       (-Th)     0.076   system/sram2_if/data_from_bist<35>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_35
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X60Y161.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y161.AQ     Tcko                  0.115   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X60Y161.A5     net (fanout=3)        0.077   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X60Y161.CLK    Tah         (-Th)     0.101   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.014ns logic, 0.077ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0553<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X9Y80.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30735105 paths analyzed, 20662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.676ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y28.WEAU3), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.575ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (1.491 - 1.507)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y92.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X61Y68.A2         net (fanout=69)       2.265   system/ipb_arb/src<0>
    SLICE_X61Y68.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<4>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X43Y84.B1         net (fanout=9)        1.751   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X43Y84.B          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A6         net (fanout=2)        0.115   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X47Y79.D2         net (fanout=7)        1.014   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X47Y79.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X46Y79.D4         net (fanout=1)        0.278   system/ipb_fabric/N01
    SLICE_X46Y79.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y79.C6         net (fanout=39)       0.153   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y79.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X76Y33.A3         net (fanout=7)        3.897   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X76Y33.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X76Y33.B3         net (fanout=3)        0.346   user_ipb_mosi[7]_ipb_strobe
    SLICE_X76Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X73Y48.C3         net (fanout=1)        1.122   user_ipb_miso[7]_ipb_ack
    SLICE_X73Y48.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B5         net (fanout=1)        2.103   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X65Y82.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y109.A6        net (fanout=18)       2.033   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B5        net (fanout=1)        0.307   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X66Y126.C2        net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X66Y126.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y28.WEAU3      net (fanout=64)       1.959   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y28.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        20.575ns (1.804ns logic, 18.771ns route)
                                                          (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.505ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (1.491 - 1.507)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y92.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X76Y84.A2         net (fanout=69)       1.988   system/ipb_arb/src<0>
    SLICE_X76Y84.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd2
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X60Y69.B4         net (fanout=290)      2.626   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X60Y69.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<5>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X57Y69.B5         net (fanout=1)        0.317   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X57Y69.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X59Y69.B1         net (fanout=6)        0.593   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X59Y69.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X58Y69.A3         net (fanout=1)        0.593   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X58Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X58Y69.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X58Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X76Y33.A1         net (fanout=63)       2.940   system/ipb_usr_fabric/n0398<0>
    SLICE_X76Y33.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X76Y33.B3         net (fanout=3)        0.346   user_ipb_mosi[7]_ipb_strobe
    SLICE_X76Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X73Y48.C3         net (fanout=1)        1.122   user_ipb_miso[7]_ipb_ack
    SLICE_X73Y48.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B5         net (fanout=1)        2.103   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X65Y82.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y109.A6        net (fanout=18)       2.033   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B5        net (fanout=1)        0.307   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X66Y126.C2        net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X66Y126.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y28.WEAU3      net (fanout=64)       1.959   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y28.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        20.505ns (1.804ns logic, 18.701ns route)
                                                          (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.412ns (Levels of Logic = 16)
  Clock Path Skew:      -0.016ns (1.491 - 1.507)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y92.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X43Y82.A2         net (fanout=69)       1.901   system/ipb_arb/src<0>
    SLICE_X43Y82.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X43Y82.B2         net (fanout=5)        0.603   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X43Y82.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X57Y71.C4         net (fanout=2)        1.082   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X57Y71.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o3
    SLICE_X57Y71.A3         net (fanout=2)        0.349   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
    SLICE_X57Y71.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o_SW0
    SLICE_X56Y68.A5         net (fanout=2)        0.434   system/ipb_usr_fabric/N2
    SLICE_X56Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X57Y67.A1         net (fanout=5)        0.595   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X57Y67.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_1127_o11
    SLICE_X57Y68.B1         net (fanout=3)        0.582   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X57Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039823
    SLICE_X57Y68.A2         net (fanout=1)        0.465   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X57Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X76Y33.A4         net (fanout=149)      3.163   system/ipb_usr_fabric/n0398<1>
    SLICE_X76Y33.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X76Y33.B3         net (fanout=3)        0.346   user_ipb_mosi[7]_ipb_strobe
    SLICE_X76Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X73Y48.C3         net (fanout=1)        1.122   user_ipb_miso[7]_ipb_ack
    SLICE_X73Y48.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B5         net (fanout=1)        2.103   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X65Y82.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y109.A6        net (fanout=18)       2.033   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B5        net (fanout=1)        0.307   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X66Y126.C2        net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X66Y126.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y28.WEAU3      net (fanout=64)       1.959   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y28.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        20.412ns (1.940ns logic, 18.472ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y28.WEAL3), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.571ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (1.491 - 1.507)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y92.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X61Y68.A2         net (fanout=69)       2.265   system/ipb_arb/src<0>
    SLICE_X61Y68.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<4>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X43Y84.B1         net (fanout=9)        1.751   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X43Y84.B          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A6         net (fanout=2)        0.115   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X47Y79.D2         net (fanout=7)        1.014   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X47Y79.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X46Y79.D4         net (fanout=1)        0.278   system/ipb_fabric/N01
    SLICE_X46Y79.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y79.C6         net (fanout=39)       0.153   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y79.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X76Y33.A3         net (fanout=7)        3.897   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X76Y33.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X76Y33.B3         net (fanout=3)        0.346   user_ipb_mosi[7]_ipb_strobe
    SLICE_X76Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X73Y48.C3         net (fanout=1)        1.122   user_ipb_miso[7]_ipb_ack
    SLICE_X73Y48.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B5         net (fanout=1)        2.103   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X65Y82.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y109.A6        net (fanout=18)       2.033   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B5        net (fanout=1)        0.307   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X66Y126.C2        net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X66Y126.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y28.WEAL3      net (fanout=64)       1.955   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y28.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        20.571ns (1.804ns logic, 18.767ns route)
                                                          (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.501ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (1.491 - 1.507)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y92.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X76Y84.A2         net (fanout=69)       1.988   system/ipb_arb/src<0>
    SLICE_X76Y84.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd2
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X60Y69.B4         net (fanout=290)      2.626   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X60Y69.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<5>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X57Y69.B5         net (fanout=1)        0.317   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X57Y69.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X59Y69.B1         net (fanout=6)        0.593   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X59Y69.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X58Y69.A3         net (fanout=1)        0.593   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X58Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X58Y69.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X58Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X76Y33.A1         net (fanout=63)       2.940   system/ipb_usr_fabric/n0398<0>
    SLICE_X76Y33.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X76Y33.B3         net (fanout=3)        0.346   user_ipb_mosi[7]_ipb_strobe
    SLICE_X76Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X73Y48.C3         net (fanout=1)        1.122   user_ipb_miso[7]_ipb_ack
    SLICE_X73Y48.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B5         net (fanout=1)        2.103   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X65Y82.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y109.A6        net (fanout=18)       2.033   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B5        net (fanout=1)        0.307   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X66Y126.C2        net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X66Y126.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y28.WEAL3      net (fanout=64)       1.955   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y28.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        20.501ns (1.804ns logic, 18.697ns route)
                                                          (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.408ns (Levels of Logic = 16)
  Clock Path Skew:      -0.016ns (1.491 - 1.507)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y92.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X43Y82.A2         net (fanout=69)       1.901   system/ipb_arb/src<0>
    SLICE_X43Y82.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X43Y82.B2         net (fanout=5)        0.603   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X43Y82.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X57Y71.C4         net (fanout=2)        1.082   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X57Y71.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o3
    SLICE_X57Y71.A3         net (fanout=2)        0.349   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
    SLICE_X57Y71.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o_SW0
    SLICE_X56Y68.A5         net (fanout=2)        0.434   system/ipb_usr_fabric/N2
    SLICE_X56Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X57Y67.A1         net (fanout=5)        0.595   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X57Y67.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_1127_o11
    SLICE_X57Y68.B1         net (fanout=3)        0.582   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X57Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039823
    SLICE_X57Y68.A2         net (fanout=1)        0.465   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X57Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X76Y33.A4         net (fanout=149)      3.163   system/ipb_usr_fabric/n0398<1>
    SLICE_X76Y33.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X76Y33.B3         net (fanout=3)        0.346   user_ipb_mosi[7]_ipb_strobe
    SLICE_X76Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X73Y48.C3         net (fanout=1)        1.122   user_ipb_miso[7]_ipb_ack
    SLICE_X73Y48.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B5         net (fanout=1)        2.103   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X65Y82.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y109.A6        net (fanout=18)       2.033   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B5        net (fanout=1)        0.307   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X66Y126.C2        net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X66Y126.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y28.WEAL3      net (fanout=64)       1.955   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y28.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        20.408ns (1.940ns logic, 18.468ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y28.WEAU0), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.441ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (1.491 - 1.507)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y92.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X61Y68.A2         net (fanout=69)       2.265   system/ipb_arb/src<0>
    SLICE_X61Y68.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<4>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X43Y84.B1         net (fanout=9)        1.751   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X43Y84.B          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A6         net (fanout=2)        0.115   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X43Y84.A          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X47Y79.D2         net (fanout=7)        1.014   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X47Y79.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X46Y79.D4         net (fanout=1)        0.278   system/ipb_fabric/N01
    SLICE_X46Y79.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y79.C6         net (fanout=39)       0.153   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X46Y79.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X76Y33.A3         net (fanout=7)        3.897   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X76Y33.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X76Y33.B3         net (fanout=3)        0.346   user_ipb_mosi[7]_ipb_strobe
    SLICE_X76Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X73Y48.C3         net (fanout=1)        1.122   user_ipb_miso[7]_ipb_ack
    SLICE_X73Y48.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B5         net (fanout=1)        2.103   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X65Y82.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y109.A6        net (fanout=18)       2.033   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B5        net (fanout=1)        0.307   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X66Y126.C2        net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X66Y126.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y28.WEAU0      net (fanout=64)       1.825   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y28.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        20.441ns (1.804ns logic, 18.637ns route)
                                                          (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.371ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (1.491 - 1.507)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y92.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X76Y84.A2         net (fanout=69)       1.988   system/ipb_arb/src<0>
    SLICE_X76Y84.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd2
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X60Y69.B4         net (fanout=290)      2.626   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X60Y69.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<5>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X57Y69.B5         net (fanout=1)        0.317   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X57Y69.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X59Y69.B1         net (fanout=6)        0.593   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X59Y69.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X58Y69.A3         net (fanout=1)        0.593   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X58Y69.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X58Y69.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X58Y69.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X76Y33.A1         net (fanout=63)       2.940   system/ipb_usr_fabric/n0398<0>
    SLICE_X76Y33.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X76Y33.B3         net (fanout=3)        0.346   user_ipb_mosi[7]_ipb_strobe
    SLICE_X76Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X73Y48.C3         net (fanout=1)        1.122   user_ipb_miso[7]_ipb_ack
    SLICE_X73Y48.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B5         net (fanout=1)        2.103   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X65Y82.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y109.A6        net (fanout=18)       2.033   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B5        net (fanout=1)        0.307   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X66Y126.C2        net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X66Y126.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y28.WEAU0      net (fanout=64)       1.825   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y28.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        20.371ns (1.804ns logic, 18.567ns route)
                                                          (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.278ns (Levels of Logic = 16)
  Clock Path Skew:      -0.016ns (1.491 - 1.507)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y92.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X43Y82.A2         net (fanout=69)       1.901   system/ipb_arb/src<0>
    SLICE_X43Y82.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X43Y82.B2         net (fanout=5)        0.603   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X43Y82.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X57Y71.C4         net (fanout=2)        1.082   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X57Y71.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o3
    SLICE_X57Y71.A3         net (fanout=2)        0.349   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
    SLICE_X57Y71.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o_SW0
    SLICE_X56Y68.A5         net (fanout=2)        0.434   system/ipb_usr_fabric/N2
    SLICE_X56Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X57Y67.A1         net (fanout=5)        0.595   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X57Y67.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_1127_o11
    SLICE_X57Y68.B1         net (fanout=3)        0.582   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X57Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039823
    SLICE_X57Y68.A2         net (fanout=1)        0.465   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X57Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X76Y33.A4         net (fanout=149)      3.163   system/ipb_usr_fabric/n0398<1>
    SLICE_X76Y33.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X76Y33.B3         net (fanout=3)        0.346   user_ipb_mosi[7]_ipb_strobe
    SLICE_X76Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X73Y48.C3         net (fanout=1)        1.122   user_ipb_miso[7]_ipb_ack
    SLICE_X73Y48.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B5         net (fanout=1)        2.103   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X65Y82.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X65Y82.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y109.A6        net (fanout=18)       2.033   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y109.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B5        net (fanout=1)        0.307   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y109.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X66Y126.C2        net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X66Y126.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y28.WEAU0      net (fanout=64)       1.825   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y28.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        20.278ns (1.940ns logic, 18.338ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y5.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.540 - 0.397)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X73Y28.DQ            Tcko                  0.098   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<13>
                                                             usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13
    RAMB36_X4Y5.ADDRBWRADDRL14 net (fanout=13)       0.170   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<13>
    RAMB36_X4Y5.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.171ns (0.001ns logic, 0.170ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y5.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.540 - 0.397)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X73Y28.DQ            Tcko                  0.098   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<13>
                                                             usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13
    RAMB36_X4Y5.ADDRBWRADDRU14 net (fanout=13)       0.171   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<13>
    RAMB36_X4Y5.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.172ns (0.001ns logic, 0.171ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u1/i2cscl.timer_5 (SLICE_X14Y28.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u1/i2cscl.timer_3 (FF)
  Destination:          system/mst.i2c_m/u1/i2cscl.timer_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u1/i2cscl.timer_3 to system/mst.i2c_m/u1/i2cscl.timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DQ      Tcko                  0.098   system/mst.i2c_m/u1/i2cscl.timer<3>
                                                       system/mst.i2c_m/u1/i2cscl.timer_3
    SLICE_X14Y28.B6      net (fanout=7)        0.055   system/mst.i2c_m/u1/i2cscl.timer<3>
    SLICE_X14Y28.CLK     Tah         (-Th)     0.077   system/mst.i2c_m/u1/i2cscl.timer<6>
                                                       system/mst.i2c_m/u1/Mmux_GND_409_o_i2cscl.timer[9]_mux_7_OUT61
                                                       system/mst.i2c_m/u1/i2cscl.timer_5
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.321ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_24 (SLICE_X38Y66.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.948ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (2.784 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/DATA_O_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X69Y88.A2      net (fanout=42)       1.420   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X47Y50.D2      net (fanout=56)       6.050   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X47Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X46Y52.D1      net (fanout=2)        0.595   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X46Y52.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X46Y52.B2      net (fanout=7)        0.496   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X46Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y66.SR      net (fanout=9)        1.381   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y66.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram1_if/sramInterface/DATA_O_24
    -------------------------------------------------  ---------------------------
    Total                                     14.948ns (1.234ns logic, 13.714ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.616ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (2.784 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X69Y88.A1      net (fanout=43)       1.088   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X47Y50.D2      net (fanout=56)       6.050   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X47Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X46Y52.D1      net (fanout=2)        0.595   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X46Y52.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X46Y52.B2      net (fanout=7)        0.496   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X46Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y66.SR      net (fanout=9)        1.381   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y66.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram1_if/sramInterface/DATA_O_24
    -------------------------------------------------  ---------------------------
    Total                                     14.616ns (1.234ns logic, 13.382ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.451ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (2.784 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/DATA_O_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X69Y88.A5      net (fanout=43)       0.923   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X47Y50.D2      net (fanout=56)       6.050   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X47Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X46Y52.D1      net (fanout=2)        0.595   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X46Y52.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X46Y52.B2      net (fanout=7)        0.496   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X46Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y66.SR      net (fanout=9)        1.381   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y66.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram1_if/sramInterface/DATA_O_24
    -------------------------------------------------  ---------------------------
    Total                                     14.451ns (1.234ns logic, 13.217ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_25 (SLICE_X38Y66.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.948ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (2.784 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X69Y88.A2      net (fanout=42)       1.420   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X47Y50.D2      net (fanout=56)       6.050   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X47Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X46Y52.D1      net (fanout=2)        0.595   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X46Y52.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X46Y52.B2      net (fanout=7)        0.496   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X46Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y66.SR      net (fanout=9)        1.381   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y66.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram1_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     14.948ns (1.234ns logic, 13.714ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.616ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (2.784 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X69Y88.A1      net (fanout=43)       1.088   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X47Y50.D2      net (fanout=56)       6.050   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X47Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X46Y52.D1      net (fanout=2)        0.595   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X46Y52.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X46Y52.B2      net (fanout=7)        0.496   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X46Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y66.SR      net (fanout=9)        1.381   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y66.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram1_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     14.616ns (1.234ns logic, 13.382ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.451ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (2.784 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X69Y88.A5      net (fanout=43)       0.923   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X47Y50.D2      net (fanout=56)       6.050   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X47Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X46Y52.D1      net (fanout=2)        0.595   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X46Y52.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X46Y52.B2      net (fanout=7)        0.496   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X46Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y66.SR      net (fanout=9)        1.381   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y66.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram1_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     14.451ns (1.234ns logic, 13.217ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_26 (SLICE_X38Y66.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.948ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (2.784 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/DATA_O_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X69Y88.A2      net (fanout=42)       1.420   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X47Y50.D2      net (fanout=56)       6.050   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X47Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X46Y52.D1      net (fanout=2)        0.595   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X46Y52.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X46Y52.B2      net (fanout=7)        0.496   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X46Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y66.SR      net (fanout=9)        1.381   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y66.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram1_if/sramInterface/DATA_O_26
    -------------------------------------------------  ---------------------------
    Total                                     14.948ns (1.234ns logic, 13.714ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.616ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (2.784 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X69Y88.A1      net (fanout=43)       1.088   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X47Y50.D2      net (fanout=56)       6.050   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X47Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X46Y52.D1      net (fanout=2)        0.595   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X46Y52.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X46Y52.B2      net (fanout=7)        0.496   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X46Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y66.SR      net (fanout=9)        1.381   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y66.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram1_if/sramInterface/DATA_O_26
    -------------------------------------------------  ---------------------------
    Total                                     14.616ns (1.234ns logic, 13.382ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.451ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (2.784 - 2.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/DATA_O_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X69Y88.A5      net (fanout=43)       0.923   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X69Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X60Y161.B6     net (fanout=2)        3.772   system/ipb_from_masters[0]_ipb_write
    SLICE_X60Y161.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X47Y50.D2      net (fanout=56)       6.050   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X47Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X46Y52.D1      net (fanout=2)        0.595   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X46Y52.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X46Y52.B2      net (fanout=7)        0.496   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X46Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y66.SR      net (fanout=9)        1.381   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y66.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram1_if/sramInterface/DATA_O_26
    -------------------------------------------------  ---------------------------
    Total                                     14.451ns (1.234ns logic, 13.217ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X27Y46.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X27Y46.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X27Y46.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/control_process.readState_FSM_FFd1 (SLICE_X49Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterface/control_process.readState_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1 to system/sram1_if/sramInterface/control_process.readState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y47.BQ      Tcko                  0.098   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
    SLICE_X49Y47.A6      net (fanout=8)        0.057   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
    SLICE_X49Y47.CLK     Tah         (-Th)     0.055   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/control_process.readState_FSM_FFd1-In1
                                                       system/sram1_if/sramInterface/control_process.readState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (0.043ns logic, 0.057ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_16 (SLICE_X47Y64.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_16 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.466 - 0.433)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_16 to system/sram1_if/bist/prbsPatterGenerator/pdata_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.BQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<21>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_16
    SLICE_X47Y64.A5      net (fanout=1)        0.111   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>
    SLICE_X47Y64.CLK     Tah         (-Th)     0.082   system/sram1_if/data_from_bist<15>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>_rt
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_16
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.016ns logic, 0.111ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X22Y22.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.097ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X63Y87.A6), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.909 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X61Y86.A1      net (fanout=4)        0.719   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X61Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X62Y86.D5      net (fanout=1)        0.452   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X62Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y86.B6      net (fanout=1)        0.127   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y87.A5      net (fanout=2)        0.428   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X63Y87.A6      net (fanout=1)        0.503   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X63Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.726ns logic, 2.229ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.922ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X61Y86.A4      net (fanout=1)        0.686   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X61Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X62Y86.D5      net (fanout=1)        0.452   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X62Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y86.B6      net (fanout=1)        0.127   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y87.A5      net (fanout=2)        0.428   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X63Y87.A6      net (fanout=1)        0.503   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X63Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.726ns logic, 2.196ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.921ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.909 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X62Y86.C3      net (fanout=4)        0.609   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X62Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y86.D3      net (fanout=1)        0.345   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X62Y86.DMUX    Tilo                  0.181   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y87.B6      net (fanout=1)        0.510   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y87.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X63Y87.A6      net (fanout=1)        0.503   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X63Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.839ns logic, 2.082ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X63Y87.A5), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.909ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.909 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X61Y86.A1      net (fanout=4)        0.719   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X61Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X62Y86.D5      net (fanout=1)        0.452   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X62Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y86.B6      net (fanout=1)        0.127   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X63Y87.B1      net (fanout=2)        0.578   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X63Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X63Y87.A5      net (fanout=1)        0.307   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X63Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (0.726ns logic, 2.183ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.876ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X61Y86.A4      net (fanout=1)        0.686   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X61Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X62Y86.D5      net (fanout=1)        0.452   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X62Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y86.B6      net (fanout=1)        0.127   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X63Y87.B1      net (fanout=2)        0.578   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X63Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X63Y87.A5      net (fanout=1)        0.307   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X63Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (0.726ns logic, 2.150ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.852ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.909 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X62Y86.C3      net (fanout=4)        0.609   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X62Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y86.D3      net (fanout=1)        0.345   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X62Y86.DMUX    Tilo                  0.181   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y87.B6      net (fanout=1)        0.510   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X63Y87.B6      net (fanout=2)        0.242   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X63Y87.A5      net (fanout=1)        0.307   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X63Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.839ns logic, 2.013ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X63Y83.C5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.855ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y83.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X62Y84.B1      net (fanout=1)        0.856   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<9>
    SLICE_X62Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.C5      net (fanout=1)        0.319   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X62Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X63Y84.B1      net (fanout=1)        0.466   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X63Y84.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/cfg<81>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X63Y84.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y84.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/cfg<81>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X63Y83.C5      net (fanout=1)        0.294   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X63Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (0.805ns logic, 2.050ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.714ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y83.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X62Y84.B2      net (fanout=1)        0.715   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<10>
    SLICE_X62Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.C5      net (fanout=1)        0.319   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X62Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X63Y84.B1      net (fanout=1)        0.466   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X63Y84.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/cfg<81>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X63Y84.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y84.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/cfg<81>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X63Y83.C5      net (fanout=1)        0.294   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X63Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (0.805ns logic, 1.909ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.705ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y83.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X62Y84.B3      net (fanout=1)        0.706   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<8>
    SLICE_X62Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.C5      net (fanout=1)        0.319   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X62Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X63Y84.B1      net (fanout=1)        0.466   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X63Y84.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/cfg<81>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X63Y84.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y84.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/cfg<81>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X63Y83.C5      net (fanout=1)        0.294   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X63Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (0.805ns logic, 1.900ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (SLICE_X60Y88.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.CQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14
    SLICE_X60Y88.BI      net (fanout=4)        0.102   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<14>
    SLICE_X60Y88.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.029ns logic, 0.102ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X60Y88.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X60Y88.AI      net (fanout=4)        0.108   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X60Y88.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.028ns logic, 0.108ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (SLICE_X60Y88.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/done (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.453 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/done to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y89.BQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/done
    SLICE_X60Y88.CI      net (fanout=2)        0.146   system/gbt_phase_monitoring/fmc1_cdce_pm/done
    SLICE_X60Y88.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.013ns logic, 0.146ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = 
PERIOD TIMEGRP         "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm"   
      TS_xpoint1_clk3_p PHASE 10.7285 ns HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm"
        TS_xpoint1_clk3_p PHASE 10.7285 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/l1accept/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X56Y48.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/l1accept/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X56Y48.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = 
PERIOD TIMEGRP         "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" 
        TS_xpoint1_clk3_n PHASE 10.7285 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1043 paths analyzed, 166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.391ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_8 (SLICE_X30Y50.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.216ns (Levels of Logic = 1)
  Clock Path Skew:      -0.130ns (1.381 - 1.511)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y48.A       Treg                  1.577   usr/ttc_inst/l1accept
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X28Y48.D3      net (fanout=12)       1.528   usr/ttc_inst/l1accept
    SLICE_X28Y48.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                                       usr/ttc_inst/_n00311
    SLICE_X30Y50.SR      net (fanout=3)        0.588   usr/ttc_inst/_n0031
    SLICE_X30Y50.CLK     Tsrck                 0.455   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/i_8
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (2.100ns logic, 2.116ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_1 (FF)
  Destination:          usr/ttc_inst/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.160ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.090 - 0.113)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_1 to usr/ttc_inst/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.BQ      Tcko                  0.381   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_1
    SLICE_X31Y48.A1      net (fanout=2)        0.596   usr/ttc_inst/i<1>
    SLICE_X31Y48.COUT    Topcya                0.409   system/sram1_if/bist/addr_r<20>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CMUX    Tcinc                 0.257   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D4      net (fanout=2)        0.406   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                                       usr/ttc_inst/_n00311
    SLICE_X30Y50.SR      net (fanout=3)        0.588   usr/ttc_inst/_n0031
    SLICE_X30Y50.CLK     Tsrck                 0.455   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/i_8
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (1.570ns logic, 1.590ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_7 (FF)
  Destination:          usr/ttc_inst/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.090 - 0.112)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_7 to usr/ttc_inst/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.DQ      Tcko                  0.381   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_7
    SLICE_X31Y48.B2      net (fanout=2)        0.594   usr/ttc_inst/i<7>
    SLICE_X31Y48.COUT    Topcyb                0.404   system/sram1_if/bist/addr_r<20>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<1>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CMUX    Tcinc                 0.257   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D4      net (fanout=2)        0.406   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                                       usr/ttc_inst/_n00311
    SLICE_X30Y50.SR      net (fanout=3)        0.588   usr/ttc_inst/_n0031
    SLICE_X30Y50.CLK     Tsrck                 0.455   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/i_8
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (1.565ns logic, 1.588ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_4 (SLICE_X30Y49.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.098ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (1.382 - 1.511)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y48.A       Treg                  1.577   usr/ttc_inst/l1accept
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X28Y48.D3      net (fanout=12)       1.528   usr/ttc_inst/l1accept
    SLICE_X28Y48.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                                       usr/ttc_inst/_n00311
    SLICE_X30Y49.SR      net (fanout=3)        0.470   usr/ttc_inst/_n0031
    SLICE_X30Y49.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (2.100ns logic, 1.998ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_1 (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.091 - 0.113)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_1 to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.BQ      Tcko                  0.381   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_1
    SLICE_X31Y48.A1      net (fanout=2)        0.596   usr/ttc_inst/i<1>
    SLICE_X31Y48.COUT    Topcya                0.409   system/sram1_if/bist/addr_r<20>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CMUX    Tcinc                 0.257   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D4      net (fanout=2)        0.406   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                                       usr/ttc_inst/_n00311
    SLICE_X30Y49.SR      net (fanout=3)        0.470   usr/ttc_inst/_n0031
    SLICE_X30Y49.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (1.570ns logic, 1.472ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_3 (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.091 - 0.113)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_3 to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.DQ      Tcko                  0.381   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_3
    SLICE_X31Y48.A2      net (fanout=2)        0.587   usr/ttc_inst/i<3>
    SLICE_X31Y48.COUT    Topcya                0.409   system/sram1_if/bist/addr_r<20>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CMUX    Tcinc                 0.257   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D4      net (fanout=2)        0.406   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                                       usr/ttc_inst/_n00311
    SLICE_X30Y49.SR      net (fanout=3)        0.470   usr/ttc_inst/_n0031
    SLICE_X30Y49.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      3.033ns (1.570ns logic, 1.463ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_5 (SLICE_X30Y49.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/i_5 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.098ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (1.382 - 1.511)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y48.A       Treg                  1.577   usr/ttc_inst/l1accept
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X28Y48.D3      net (fanout=12)       1.528   usr/ttc_inst/l1accept
    SLICE_X28Y48.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                                       usr/ttc_inst/_n00311
    SLICE_X30Y49.SR      net (fanout=3)        0.470   usr/ttc_inst/_n0031
    SLICE_X30Y49.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_5
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (2.100ns logic, 1.998ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_1 (FF)
  Destination:          usr/ttc_inst/i_5 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.091 - 0.113)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_1 to usr/ttc_inst/i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.BQ      Tcko                  0.381   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_1
    SLICE_X31Y48.A1      net (fanout=2)        0.596   usr/ttc_inst/i<1>
    SLICE_X31Y48.COUT    Topcya                0.409   system/sram1_if/bist/addr_r<20>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CMUX    Tcinc                 0.257   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D4      net (fanout=2)        0.406   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                                       usr/ttc_inst/_n00311
    SLICE_X30Y49.SR      net (fanout=3)        0.470   usr/ttc_inst/_n0031
    SLICE_X30Y49.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_5
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (1.570ns logic, 1.472ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_3 (FF)
  Destination:          usr/ttc_inst/i_5 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.091 - 0.113)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_3 to usr/ttc_inst/i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.DQ      Tcko                  0.381   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_3
    SLICE_X31Y48.A2      net (fanout=2)        0.587   usr/ttc_inst/i<3>
    SLICE_X31Y48.COUT    Topcya                0.409   system/sram1_if/bist/addr_r<20>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X31Y49.CMUX    Tcinc                 0.257   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D4      net (fanout=2)        0.406   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X28Y48.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                                       usr/ttc_inst/_n00311
    SLICE_X30Y49.SR      net (fanout=3)        0.470   usr/ttc_inst/_n0031
    SLICE_X30Y49.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_5
    -------------------------------------------------  ---------------------------
    Total                                      3.033ns (1.570ns logic, 1.463ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0"
        TS_xpoint1_clk3_n PHASE 10.7285 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/_i000012_0 (SLICE_X8Y70.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_inst/_i000012_0 (FF)
  Destination:          usr/ttc_inst/_i000012_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_inst/tcc_clock rising at 48.153ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_inst/_i000012_0 to usr/ttc_inst/_i000012_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.AQ       Tcko                  0.115   usr/ttc_inst/_i000012<3>
                                                       usr/ttc_inst/_i000012_0
    SLICE_X8Y70.A5       net (fanout=2)        0.072   usr/ttc_inst/_i000012<0>
    SLICE_X8Y70.CLK      Tah         (-Th)     0.039   usr/ttc_inst/_i000012<3>
                                                       usr/ttc_inst/Mcount__i000012_lut<0>_INV_0
                                                       usr/ttc_inst/Mcount__i000012_cy<3>
                                                       usr/ttc_inst/_i000012_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/_i000012_4 (SLICE_X8Y71.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_inst/_i000012_4 (FF)
  Destination:          usr/ttc_inst/_i000012_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_inst/tcc_clock rising at 48.153ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_inst/_i000012_4 to usr/ttc_inst/_i000012_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.AQ       Tcko                  0.115   usr/ttc_inst/_i000012<7>
                                                       usr/ttc_inst/_i000012_4
    SLICE_X8Y71.A5       net (fanout=2)        0.072   usr/ttc_inst/_i000012<4>
    SLICE_X8Y71.CLK      Tah         (-Th)     0.039   usr/ttc_inst/_i000012<7>
                                                       usr/ttc_inst/_i000012<4>_rt
                                                       usr/ttc_inst/Mcount__i000012_cy<7>
                                                       usr/ttc_inst/_i000012_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/_i000012_16 (SLICE_X8Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_inst/_i000012_16 (FF)
  Destination:          usr/ttc_inst/_i000012_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_inst/tcc_clock rising at 48.153ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_inst/_i000012_16 to usr/ttc_inst/_i000012_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y74.AQ       Tcko                  0.115   usr/ttc_inst/_i000012<19>
                                                       usr/ttc_inst/_i000012_16
    SLICE_X8Y74.A5       net (fanout=3)        0.072   usr/ttc_inst/_i000012<16>
    SLICE_X8Y74.CLK      Tah         (-Th)     0.039   usr/ttc_inst/_i000012<19>
                                                       usr/ttc_inst/_i000012<16>_rt
                                                       usr/ttc_inst/Mcount__i000012_cy<19>
                                                       usr/ttc_inst/_i000012_16
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0"
        TS_xpoint1_clk3_n PHASE 10.7285 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/l1accept/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X56Y48.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/l1accept/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X56Y48.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.069ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X26Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.069ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y63.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X25Y52.D1      net (fanout=5)        1.053   system/regs_from_ipbus<11><12>
    SLICE_X25Y52.DMUX    Tilo                  0.192   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X26Y52.SR      net (fanout=2)        0.233   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X26Y52.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (0.783ns logic, 1.286ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X26Y52.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.193ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.807ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y63.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X25Y52.D1      net (fanout=5)        1.053   system/regs_from_ipbus<11><12>
    SLICE_X25Y52.D       Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X26Y52.CLK     net (fanout=2)        0.349   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.405ns logic, 1.402ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X26Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.738ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y63.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X25Y52.D1      net (fanout=5)        0.423   system/regs_from_ipbus<11><12>
    SLICE_X25Y52.DMUX    Tilo                  0.074   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X26Y52.SR      net (fanout=2)        0.089   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X26Y52.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.738ns (0.226ns logic, 0.512ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X26Y52.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.698ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.698ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y63.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X25Y52.D1      net (fanout=5)        0.423   system/regs_from_ipbus<11><12>
    SLICE_X25Y52.D       Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X26Y52.CLK     net (fanout=2)        0.143   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.132ns logic, 0.566ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.169ns|            0|            0|            0|     30973409|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.169ns|            0|            0|         2456|     30970951|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.336ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     20.676ns|          N/A|            0|            0|     30735105|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.321ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      2.069ns|            0|            0|            0|            2|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.069ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     18.582ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     18.582ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.097ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     24.950ns|     10.000ns|     10.000ns|            0|            0|            0|         1043|
| TS_xpoint1_clk3_n             |     24.950ns|     10.000ns|      4.391ns|            0|            0|            0|         1043|
|  TS_usr_ttc_inst_amc13_inst_In|     24.950ns|      4.391ns|          N/A|            0|            0|         1043|            0|
|  st_TTC_decoder_TTC_CLK_dcm_0 |             |             |             |             |             |             |             |
| TS_usr_ttc_inst_amc13_inst_Ins|     24.950ns|      1.700ns|          N/A|            0|            0|            0|            0|
| t_TTC_decoder_TTC_CLK_dcm     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.676|         |         |         |
clk125_2_p     |   20.676|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.676|         |         |         |
clk125_2_p     |   20.676|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.563|         |         |         |
xpoint1_clk1_p |    4.563|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.563|         |         |         |
xpoint1_clk1_p |    4.563|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    4.391|         |         |         |
xpoint1_clk3_p |    4.391|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    4.391|         |         |         |
xpoint1_clk3_p |    4.391|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31097810 paths, 0 nets, and 74274 connections

Design statistics:
   Minimum period:  20.676ns{1}   (Maximum frequency:  48.365MHz)
   Maximum path delay from/to any node:   2.069ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 10 13:53:25 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 839 MB



