(assume nst54.0 (not (not (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)))))
(assume nst54.1 (not (not (Btwn$0 next$0 prv_5$0 prv_5$0 prv_5$0))))
(assume nst54.2 (not (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0))))
(assume nst54.3 (not (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) prv_5$0)))
(assume nst54.4 (not (not (or (not (Btwn$0 next$0 prv_5$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) prv_5$0)))))
(assume t53 (or (not (or (not (Btwn$0 next$0 prv_5$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) prv_5$0))) (not (Btwn$0 next$0 prv_5$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) prv_5$0)))
(step t53' (cl (not (or (not (Btwn$0 next$0 prv_5$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) prv_5$0))) (not (Btwn$0 next$0 prv_5$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) prv_5$0)) :rule or :premises (t53))
(step st54 (cl (not (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (not (Btwn$0 next$0 prv_5$0 prv_5$0 prv_5$0)) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) prv_5$0) (not (or (not (Btwn$0 next$0 prv_5$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) prv_5$0)))) :rule reordering :premises (t53'))
(step t.end (cl) :rule resolution :premises (nst54.0 nst54.1 nst54.2 nst54.3 nst54.4 st54))
