{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728289187046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728289187057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 11:49:46 2024 " "Processing started: Mon Oct 07 11:49:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728289187057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728289187057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decode_SC_TEST -c Decode_SC_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decode_SC_TEST -c Decode_SC_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728289187057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1728289187962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_sc_test.vhd 10 5 " "Found 10 design units, including 5 entities, in source file decode_sc_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder4-Decoder4_behave " "Found design unit 1: Decoder4-Decoder4_behave" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SC-SC_behave " "Found design unit 2: SC-SC_behave" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONVERTER-CONVERTER_Behave " "Found design unit 3: CONVERTER-CONVERTER_Behave" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave " "Found design unit 4: Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Decode_SC_TEST-TB_Decode_SC_TEST " "Found design unit 5: Decode_SC_TEST-TB_Decode_SC_TEST" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder4 " "Found entity 1: Decoder4" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""} { "Info" "ISGN_ENTITY_NAME" "2 SC " "Found entity 2: SC" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONVERTER " "Found entity 3: CONVERTER" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""} { "Info" "ISGN_ENTITY_NAME" "4 Clock_controll_50MHZ_T_50HZ " "Found entity 4: Clock_controll_50MHZ_T_50HZ" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decode_SC_TEST " "Found entity 5: Decode_SC_TEST" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728289189448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decode_SC_TEST " "Elaborating entity \"Decode_SC_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728289189669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC SC:X1 " "Elaborating entity \"SC\" for hierarchy \"SC:X1\"" {  } { { "Decode_SC_TEST.vhd" "X1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289189724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4 Decoder4:X2 " "Elaborating entity \"Decoder4\" for hierarchy \"Decoder4:X2\"" {  } { { "Decode_SC_TEST.vhd" "X2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289189731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_controll_50MHZ_T_50HZ Clock_controll_50MHZ_T_50HZ:X3 " "Elaborating entity \"Clock_controll_50MHZ_T_50HZ\" for hierarchy \"Clock_controll_50MHZ_T_50HZ:X3\"" {  } { { "Decode_SC_TEST.vhd" "X3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289189741 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN Decode_SC_TEST.vhd(136) " "VHDL Process Statement warning at Decode_SC_TEST.vhd(136): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728289189741 "|Decode_SC_TEST|Clock_controll_50MHZ_T_50HZ:X3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Decode_SC_TEST.vhd(137) " "VHDL Process Statement warning at Decode_SC_TEST.vhd(137): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728289189741 "|Decode_SC_TEST|Clock_controll_50MHZ_T_50HZ:X3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVERTER CONVERTER:X4 " "Elaborating entity \"CONVERTER\" for hierarchy \"CONVERTER:X4\"" {  } { { "Decode_SC_TEST.vhd" "X4" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289189750 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:X5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:X5\|Mod0\"" {  } { { "Decode_SC_TEST.vhd" "Mod0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289191849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:X5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:X5\|Div0\"" {  } { { "Decode_SC_TEST.vhd" "Div0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289191849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:X5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:X5\|Mod1\"" {  } { { "Decode_SC_TEST.vhd" "Mod1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289191849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:X4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:X4\|Div1\"" {  } { { "Decode_SC_TEST.vhd" "Div1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289191849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:X4\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:X4\|Mod2\"" {  } { { "Decode_SC_TEST.vhd" "Mod2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289191849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:X4\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:X4\|Div2\"" {  } { { "Decode_SC_TEST.vhd" "Div2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289191849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:X4\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:X4\|Mod3\"" {  } { { "Decode_SC_TEST.vhd" "Mod3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289191849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:X4\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:X4\|Div3\"" {  } { { "Decode_SC_TEST.vhd" "Div3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289191849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:X4\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:X4\|Mod4\"" {  } { { "Decode_SC_TEST.vhd" "Mod4" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289191849 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1728289191849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:X5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CONVERTER:X5\|lpm_divide:Mod0\"" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289192244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:X5\|lpm_divide:Mod0 " "Instantiated megafunction \"CONVERTER:X5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289192244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289192244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289192244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289192244 ""}  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728289192244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289192393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728289192393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289192417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728289192417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289192469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728289192469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:X5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CONVERTER:X5\|lpm_divide:Div0\"" {  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 109 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289192530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:X5\|lpm_divide:Div0 " "Instantiated megafunction \"CONVERTER:X5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289192530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289192530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289192530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728289192530 ""}  } { { "Decode_SC_TEST.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/Decode_SC_TEST.vhd" 109 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728289192530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289192612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728289192612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289192665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728289192665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/SC_Decode test/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728289192733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728289192733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1728289195492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728289196609 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728289196609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1944 " "Implemented 1944 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728289197173 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728289197173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1896 " "Implemented 1896 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1728289197173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728289197173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728289197250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 11:49:57 2024 " "Processing ended: Mon Oct 07 11:49:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728289197250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728289197250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728289197250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728289197250 ""}
