{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "d0", "type": "input port"}, {"id": 3, "content": "d1", "type": "input port"}, {"id": 4, "content": "load0", "type": "input port"}, {"id": 5, "content": "load1", "type": "input port"}, {"id": 6, "content": "q0", "type": "output port"}, {"id": 7, "content": "q1", "type": "output port"}, {"id": 8, "content": "latch0", "type": "submodule"}, {"id": 9, "content": "latch1", "type": "submodule"}], "connectivity": [[2, 4, 0, 1, 5, 3, 0, 1, 8, 9], [8, 8, 8, 8, 9, 9, 9, 9, 6, 7]]}