// hssi_ss_1_altera_mm_interconnect_1920_mll25oq.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_1_altera_mm_interconnect_1920_mll25oq (
		output wire [15:0] imem_s1_address,                               //                                 imem_s1.address
		output wire        imem_s1_write,                                 //                                        .write
		input  wire [31:0] imem_s1_readdata,                              //                                        .readdata
		output wire [31:0] imem_s1_writedata,                             //                                        .writedata
		output wire [3:0]  imem_s1_byteenable,                            //                                        .byteenable
		output wire        imem_s1_chipselect,                            //                                        .chipselect
		output wire        imem_s1_clken,                                 //                                        .clken
		input  wire [31:0] intel_niosv_instruction_manager_awaddr,        //         intel_niosv_instruction_manager.awaddr
		input  wire [2:0]  intel_niosv_instruction_manager_awprot,        //                                        .awprot
		input  wire        intel_niosv_instruction_manager_awvalid,       //                                        .awvalid
		output wire        intel_niosv_instruction_manager_awready,       //                                        .awready
		input  wire [31:0] intel_niosv_instruction_manager_wdata,         //                                        .wdata
		input  wire [3:0]  intel_niosv_instruction_manager_wstrb,         //                                        .wstrb
		input  wire        intel_niosv_instruction_manager_wvalid,        //                                        .wvalid
		output wire        intel_niosv_instruction_manager_wready,        //                                        .wready
		output wire [1:0]  intel_niosv_instruction_manager_bresp,         //                                        .bresp
		output wire        intel_niosv_instruction_manager_bvalid,        //                                        .bvalid
		input  wire        intel_niosv_instruction_manager_bready,        //                                        .bready
		input  wire [31:0] intel_niosv_instruction_manager_araddr,        //                                        .araddr
		input  wire [2:0]  intel_niosv_instruction_manager_arprot,        //                                        .arprot
		input  wire        intel_niosv_instruction_manager_arvalid,       //                                        .arvalid
		output wire        intel_niosv_instruction_manager_arready,       //                                        .arready
		output wire [31:0] intel_niosv_instruction_manager_rdata,         //                                        .rdata
		output wire [1:0]  intel_niosv_instruction_manager_rresp,         //                                        .rresp
		output wire        intel_niosv_instruction_manager_rvalid,        //                                        .rvalid
		input  wire        intel_niosv_instruction_manager_rready,        //                                        .rready
		input  wire        intel_niosv_reset_reset_bridge_in_reset_reset, // intel_niosv_reset_reset_bridge_in_reset.reset,     Reset Input
		input  wire        clock_in_out_clk_clk                           //                        clock_in_out_clk.clk,       Clock Input
	);

	wire          rsp_mux_src_valid;                                            // rsp_mux:src_valid -> intel_niosv_instruction_manager_agent:write_rp_valid
	wire  [119:0] rsp_mux_src_data;                                             // rsp_mux:src_data -> intel_niosv_instruction_manager_agent:write_rp_data
	wire          rsp_mux_src_ready;                                            // intel_niosv_instruction_manager_agent:write_rp_ready -> rsp_mux:src_ready
	wire    [1:0] rsp_mux_src_channel;                                          // rsp_mux:src_channel -> intel_niosv_instruction_manager_agent:write_rp_channel
	wire          rsp_mux_src_startofpacket;                                    // rsp_mux:src_startofpacket -> intel_niosv_instruction_manager_agent:write_rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                      // rsp_mux:src_endofpacket -> intel_niosv_instruction_manager_agent:write_rp_endofpacket
	wire          rsp_mux_001_src_valid;                                        // rsp_mux_001:src_valid -> intel_niosv_instruction_manager_agent:read_rp_valid
	wire  [119:0] rsp_mux_001_src_data;                                         // rsp_mux_001:src_data -> intel_niosv_instruction_manager_agent:read_rp_data
	wire          rsp_mux_001_src_ready;                                        // intel_niosv_instruction_manager_agent:read_rp_ready -> rsp_mux_001:src_ready
	wire    [1:0] rsp_mux_001_src_channel;                                      // rsp_mux_001:src_channel -> intel_niosv_instruction_manager_agent:read_rp_channel
	wire          rsp_mux_001_src_startofpacket;                                // rsp_mux_001:src_startofpacket -> intel_niosv_instruction_manager_agent:read_rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                  // rsp_mux_001:src_endofpacket -> intel_niosv_instruction_manager_agent:read_rp_endofpacket
	wire   [31:0] imem_s1_agent_m0_readdata;                                    // imem_s1_translator:uav_readdata -> imem_s1_agent:m0_readdata
	wire          imem_s1_agent_m0_waitrequest;                                 // imem_s1_translator:uav_waitrequest -> imem_s1_agent:m0_waitrequest
	wire          imem_s1_agent_m0_debugaccess;                                 // imem_s1_agent:m0_debugaccess -> imem_s1_translator:uav_debugaccess
	wire   [31:0] imem_s1_agent_m0_address;                                     // imem_s1_agent:m0_address -> imem_s1_translator:uav_address
	wire    [3:0] imem_s1_agent_m0_byteenable;                                  // imem_s1_agent:m0_byteenable -> imem_s1_translator:uav_byteenable
	wire          imem_s1_agent_m0_read;                                        // imem_s1_agent:m0_read -> imem_s1_translator:uav_read
	wire          imem_s1_agent_m0_readdatavalid;                               // imem_s1_translator:uav_readdatavalid -> imem_s1_agent:m0_readdatavalid
	wire          imem_s1_agent_m0_lock;                                        // imem_s1_agent:m0_lock -> imem_s1_translator:uav_lock
	wire   [31:0] imem_s1_agent_m0_writedata;                                   // imem_s1_agent:m0_writedata -> imem_s1_translator:uav_writedata
	wire          imem_s1_agent_m0_write;                                       // imem_s1_agent:m0_write -> imem_s1_translator:uav_write
	wire    [2:0] imem_s1_agent_m0_burstcount;                                  // imem_s1_agent:m0_burstcount -> imem_s1_translator:uav_burstcount
	wire          imem_s1_agent_rf_source_valid;                                // imem_s1_agent:rf_source_valid -> imem_s1_agent_rsp_fifo:in_valid
	wire  [120:0] imem_s1_agent_rf_source_data;                                 // imem_s1_agent:rf_source_data -> imem_s1_agent_rsp_fifo:in_data
	wire          imem_s1_agent_rf_source_ready;                                // imem_s1_agent_rsp_fifo:in_ready -> imem_s1_agent:rf_source_ready
	wire          imem_s1_agent_rf_source_startofpacket;                        // imem_s1_agent:rf_source_startofpacket -> imem_s1_agent_rsp_fifo:in_startofpacket
	wire          imem_s1_agent_rf_source_endofpacket;                          // imem_s1_agent:rf_source_endofpacket -> imem_s1_agent_rsp_fifo:in_endofpacket
	wire          imem_s1_agent_rsp_fifo_out_valid;                             // imem_s1_agent_rsp_fifo:out_valid -> imem_s1_agent:rf_sink_valid
	wire  [120:0] imem_s1_agent_rsp_fifo_out_data;                              // imem_s1_agent_rsp_fifo:out_data -> imem_s1_agent:rf_sink_data
	wire          imem_s1_agent_rsp_fifo_out_ready;                             // imem_s1_agent:rf_sink_ready -> imem_s1_agent_rsp_fifo:out_ready
	wire          imem_s1_agent_rsp_fifo_out_startofpacket;                     // imem_s1_agent_rsp_fifo:out_startofpacket -> imem_s1_agent:rf_sink_startofpacket
	wire          imem_s1_agent_rsp_fifo_out_endofpacket;                       // imem_s1_agent_rsp_fifo:out_endofpacket -> imem_s1_agent:rf_sink_endofpacket
	wire          imem_s1_agent_rdata_fifo_src_valid;                           // imem_s1_agent:rdata_fifo_src_valid -> imem_s1_agent_rdata_fifo:in_valid
	wire   [33:0] imem_s1_agent_rdata_fifo_src_data;                            // imem_s1_agent:rdata_fifo_src_data -> imem_s1_agent_rdata_fifo:in_data
	wire          imem_s1_agent_rdata_fifo_src_ready;                           // imem_s1_agent_rdata_fifo:in_ready -> imem_s1_agent:rdata_fifo_src_ready
	wire          imem_s1_agent_rdata_fifo_out_valid;                           // imem_s1_agent_rdata_fifo:out_valid -> imem_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] imem_s1_agent_rdata_fifo_out_data;                            // imem_s1_agent_rdata_fifo:out_data -> imem_s1_agent:rdata_fifo_sink_data
	wire          imem_s1_agent_rdata_fifo_out_ready;                           // imem_s1_agent:rdata_fifo_sink_ready -> imem_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_src_valid;                                            // cmd_mux:src_valid -> imem_s1_agent:cp_valid
	wire  [119:0] cmd_mux_src_data;                                             // cmd_mux:src_data -> imem_s1_agent:cp_data
	wire          cmd_mux_src_ready;                                            // imem_s1_agent:cp_ready -> cmd_mux:src_ready
	wire    [1:0] cmd_mux_src_channel;                                          // cmd_mux:src_channel -> imem_s1_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                    // cmd_mux:src_startofpacket -> imem_s1_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                      // cmd_mux:src_endofpacket -> imem_s1_agent:cp_endofpacket
	wire          intel_niosv_instruction_manager_agent_write_cp_valid;         // intel_niosv_instruction_manager_agent:write_cp_valid -> router:sink_valid
	wire  [119:0] intel_niosv_instruction_manager_agent_write_cp_data;          // intel_niosv_instruction_manager_agent:write_cp_data -> router:sink_data
	wire          intel_niosv_instruction_manager_agent_write_cp_ready;         // router:sink_ready -> intel_niosv_instruction_manager_agent:write_cp_ready
	wire          intel_niosv_instruction_manager_agent_write_cp_startofpacket; // intel_niosv_instruction_manager_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          intel_niosv_instruction_manager_agent_write_cp_endofpacket;   // intel_niosv_instruction_manager_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                             // router:src_valid -> cmd_demux:sink_valid
	wire  [119:0] router_src_data;                                              // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                             // cmd_demux:sink_ready -> router:src_ready
	wire    [1:0] router_src_channel;                                           // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                     // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                       // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          intel_niosv_instruction_manager_agent_read_cp_valid;          // intel_niosv_instruction_manager_agent:read_cp_valid -> router_001:sink_valid
	wire  [119:0] intel_niosv_instruction_manager_agent_read_cp_data;           // intel_niosv_instruction_manager_agent:read_cp_data -> router_001:sink_data
	wire          intel_niosv_instruction_manager_agent_read_cp_ready;          // router_001:sink_ready -> intel_niosv_instruction_manager_agent:read_cp_ready
	wire          intel_niosv_instruction_manager_agent_read_cp_startofpacket;  // intel_niosv_instruction_manager_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          intel_niosv_instruction_manager_agent_read_cp_endofpacket;    // intel_niosv_instruction_manager_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                         // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [119:0] router_001_src_data;                                          // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                         // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [1:0] router_001_src_channel;                                       // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                 // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                   // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          imem_s1_agent_rp_valid;                                       // imem_s1_agent:rp_valid -> router_002:sink_valid
	wire  [119:0] imem_s1_agent_rp_data;                                        // imem_s1_agent:rp_data -> router_002:sink_data
	wire          imem_s1_agent_rp_ready;                                       // router_002:sink_ready -> imem_s1_agent:rp_ready
	wire          imem_s1_agent_rp_startofpacket;                               // imem_s1_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          imem_s1_agent_rp_endofpacket;                                 // imem_s1_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                         // router_002:src_valid -> rsp_demux:sink_valid
	wire  [119:0] router_002_src_data;                                          // router_002:src_data -> rsp_demux:sink_data
	wire          router_002_src_ready;                                         // rsp_demux:sink_ready -> router_002:src_ready
	wire    [1:0] router_002_src_channel;                                       // router_002:src_channel -> rsp_demux:sink_channel
	wire          router_002_src_startofpacket;                                 // router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_002_src_endofpacket;                                   // router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          cmd_demux_src0_valid;                                         // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [119:0] cmd_demux_src0_data;                                          // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                         // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [1:0] cmd_demux_src0_channel;                                       // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                 // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                   // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                     // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [119:0] cmd_demux_001_src0_data;                                      // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                     // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire    [1:0] cmd_demux_001_src0_channel;                                   // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                             // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                               // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                         // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [119:0] rsp_demux_src0_data;                                          // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                         // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [1:0] rsp_demux_src0_channel;                                       // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                 // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                   // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                         // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [119:0] rsp_demux_src1_data;                                          // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                         // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire    [1:0] rsp_demux_src1_channel;                                       // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                 // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                   // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (16),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) imem_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (imem_s1_agent_m0_address),                      //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (imem_s1_agent_m0_burstcount),                   //   input,   width = 3,                         .burstcount
		.uav_read               (imem_s1_agent_m0_read),                         //   input,   width = 1,                         .read
		.uav_write              (imem_s1_agent_m0_write),                        //   input,   width = 1,                         .write
		.uav_waitrequest        (imem_s1_agent_m0_waitrequest),                  //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (imem_s1_agent_m0_readdatavalid),                //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (imem_s1_agent_m0_byteenable),                   //   input,   width = 4,                         .byteenable
		.uav_readdata           (imem_s1_agent_m0_readdata),                     //  output,  width = 32,                         .readdata
		.uav_writedata          (imem_s1_agent_m0_writedata),                    //   input,  width = 32,                         .writedata
		.uav_lock               (imem_s1_agent_m0_lock),                         //   input,   width = 1,                         .lock
		.uav_debugaccess        (imem_s1_agent_m0_debugaccess),                  //   input,   width = 1,                         .debugaccess
		.av_address             (imem_s1_address),                               //  output,  width = 16,      avalon_anti_slave_0.address
		.av_write               (imem_s1_write),                                 //  output,   width = 1,                         .write
		.av_readdata            (imem_s1_readdata),                              //   input,  width = 32,                         .readdata
		.av_writedata           (imem_s1_writedata),                             //  output,  width = 32,                         .writedata
		.av_byteenable          (imem_s1_byteenable),                            //  output,   width = 4,                         .byteenable
		.av_chipselect          (imem_s1_chipselect),                            //  output,   width = 1,                         .chipselect
		.av_clken               (imem_s1_clken),                                 //  output,   width = 1,                         .clken
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_axi_master_ni_1980_4qd7sla #(
		.ID_WIDTH                  (1),
		.ADDR_WIDTH                (32),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.SAI_WIDTH                 (1),
		.ADDRCHK_WIDTH             (1),
		.USER_DATA_WIDTH           (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.AXI_VERSION               ("AXI4Lite"),
		.ACE_LITE_SUPPORT          (0),
		.ROLE_BASED_USER           (0),
		.WRITE_ISSUING_CAPABILITY  (1),
		.READ_ISSUING_CAPABILITY   (1),
		.PKT_BEGIN_BURST           (85),
		.PKT_CACHE_H               (96),
		.PKT_CACHE_L               (93),
		.PKT_ADDR_SIDEBAND_H       (83),
		.PKT_ADDR_SIDEBAND_L       (83),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_BURST_TYPE_H          (82),
		.PKT_BURST_TYPE_L          (81),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (88),
		.PKT_DEST_ID_L             (88),
		.PKT_THREAD_ID_H           (89),
		.PKT_THREAD_ID_L           (89),
		.PKT_QOS_L                 (86),
		.PKT_QOS_H                 (86),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_DATA_SIDEBAND_H       (84),
		.PKT_DATA_SIDEBAND_L       (84),
		.PKT_DOMAIN_H              (109),
		.PKT_DOMAIN_L              (108),
		.PKT_SNOOP_H               (107),
		.PKT_SNOOP_L               (104),
		.PKT_BARRIER_H             (103),
		.PKT_BARRIER_L             (102),
		.PKT_WUNIQUE               (110),
		.PKT_EOP_OOO               (117),
		.PKT_SOP_OOO               (118),
		.PKT_POISON_H              (111),
		.PKT_POISON_L              (111),
		.PKT_DATACHK_H             (112),
		.PKT_DATACHK_L             (112),
		.PKT_ADDRCHK_H             (115),
		.PKT_ADDRCHK_L             (114),
		.PKT_SAI_H                 (116),
		.PKT_SAI_L                 (116),
		.PKT_USER_DATA_H           (113),
		.PKT_USER_DATA_L           (113),
		.ST_DATA_W                 (120),
		.ST_CHANNEL_W              (2),
		.ID                        (0),
		.SYNC_RESET                (0)
	) intel_niosv_instruction_manager_agent (
		.aclk                   (clock_in_out_clk_clk),                                         //   input,    width = 1,              clk.clk
		.aresetn                (~intel_niosv_reset_reset_bridge_in_reset_reset),               //   input,    width = 1,        clk_reset.reset_n
		.write_cp_valid         (intel_niosv_instruction_manager_agent_write_cp_valid),         //  output,    width = 1,         write_cp.valid
		.write_cp_data          (intel_niosv_instruction_manager_agent_write_cp_data),          //  output,  width = 120,                 .data
		.write_cp_startofpacket (intel_niosv_instruction_manager_agent_write_cp_startofpacket), //  output,    width = 1,                 .startofpacket
		.write_cp_endofpacket   (intel_niosv_instruction_manager_agent_write_cp_endofpacket),   //  output,    width = 1,                 .endofpacket
		.write_cp_ready         (intel_niosv_instruction_manager_agent_write_cp_ready),         //   input,    width = 1,                 .ready
		.write_rp_valid         (rsp_mux_src_valid),                                            //   input,    width = 1,         write_rp.valid
		.write_rp_data          (rsp_mux_src_data),                                             //   input,  width = 120,                 .data
		.write_rp_channel       (rsp_mux_src_channel),                                          //   input,    width = 2,                 .channel
		.write_rp_startofpacket (rsp_mux_src_startofpacket),                                    //   input,    width = 1,                 .startofpacket
		.write_rp_endofpacket   (rsp_mux_src_endofpacket),                                      //   input,    width = 1,                 .endofpacket
		.write_rp_ready         (rsp_mux_src_ready),                                            //  output,    width = 1,                 .ready
		.read_cp_valid          (intel_niosv_instruction_manager_agent_read_cp_valid),          //  output,    width = 1,          read_cp.valid
		.read_cp_data           (intel_niosv_instruction_manager_agent_read_cp_data),           //  output,  width = 120,                 .data
		.read_cp_startofpacket  (intel_niosv_instruction_manager_agent_read_cp_startofpacket),  //  output,    width = 1,                 .startofpacket
		.read_cp_endofpacket    (intel_niosv_instruction_manager_agent_read_cp_endofpacket),    //  output,    width = 1,                 .endofpacket
		.read_cp_ready          (intel_niosv_instruction_manager_agent_read_cp_ready),          //   input,    width = 1,                 .ready
		.read_rp_valid          (rsp_mux_001_src_valid),                                        //   input,    width = 1,          read_rp.valid
		.read_rp_data           (rsp_mux_001_src_data),                                         //   input,  width = 120,                 .data
		.read_rp_channel        (rsp_mux_001_src_channel),                                      //   input,    width = 2,                 .channel
		.read_rp_startofpacket  (rsp_mux_001_src_startofpacket),                                //   input,    width = 1,                 .startofpacket
		.read_rp_endofpacket    (rsp_mux_001_src_endofpacket),                                  //   input,    width = 1,                 .endofpacket
		.read_rp_ready          (rsp_mux_001_src_ready),                                        //  output,    width = 1,                 .ready
		.awaddr                 (intel_niosv_instruction_manager_awaddr),                       //   input,   width = 32, altera_axi_slave.awaddr
		.awprot                 (intel_niosv_instruction_manager_awprot),                       //   input,    width = 3,                 .awprot
		.awvalid                (intel_niosv_instruction_manager_awvalid),                      //   input,    width = 1,                 .awvalid
		.awready                (intel_niosv_instruction_manager_awready),                      //  output,    width = 1,                 .awready
		.wdata                  (intel_niosv_instruction_manager_wdata),                        //   input,   width = 32,                 .wdata
		.wstrb                  (intel_niosv_instruction_manager_wstrb),                        //   input,    width = 4,                 .wstrb
		.wvalid                 (intel_niosv_instruction_manager_wvalid),                       //   input,    width = 1,                 .wvalid
		.wready                 (intel_niosv_instruction_manager_wready),                       //  output,    width = 1,                 .wready
		.bresp                  (intel_niosv_instruction_manager_bresp),                        //  output,    width = 2,                 .bresp
		.bvalid                 (intel_niosv_instruction_manager_bvalid),                       //  output,    width = 1,                 .bvalid
		.bready                 (intel_niosv_instruction_manager_bready),                       //   input,    width = 1,                 .bready
		.araddr                 (intel_niosv_instruction_manager_araddr),                       //   input,   width = 32,                 .araddr
		.arprot                 (intel_niosv_instruction_manager_arprot),                       //   input,    width = 3,                 .arprot
		.arvalid                (intel_niosv_instruction_manager_arvalid),                      //   input,    width = 1,                 .arvalid
		.arready                (intel_niosv_instruction_manager_arready),                      //  output,    width = 1,                 .arready
		.rdata                  (intel_niosv_instruction_manager_rdata),                        //  output,   width = 32,                 .rdata
		.rresp                  (intel_niosv_instruction_manager_rresp),                        //  output,    width = 2,                 .rresp
		.rvalid                 (intel_niosv_instruction_manager_rvalid),                       //  output,    width = 1,                 .rvalid
		.rready                 (intel_niosv_instruction_manager_rready),                       //   input,    width = 1,                 .rready
		.awuser_addrchk         (1'b0),                                                         // (terminated),                                
		.awuser_sai             (1'b0),                                                         // (terminated),                                
		.wuser_datachk          (4'b0000),                                                      // (terminated),                                
		.wuser_data             (1'b0),                                                         // (terminated),                                
		.wuser_poison           (1'b0),                                                         // (terminated),                                
		.aruser_addrchk         (1'b0),                                                         // (terminated),                                
		.aruser_sai             (1'b0),                                                         // (terminated),                                
		.ruser_datachk          (),                                                             // (terminated),                                
		.ruser_data             (),                                                             // (terminated),                                
		.ruser_poison           (),                                                             // (terminated),                                
		.awid                   (1'b0),                                                         // (terminated),                                
		.awlen                  (4'b0000),                                                      // (terminated),                                
		.awsize                 (3'b010),                                                       // (terminated),                                
		.awburst                (2'b01),                                                        // (terminated),                                
		.awlock                 (2'b00),                                                        // (terminated),                                
		.awcache                (4'b0000),                                                      // (terminated),                                
		.awqos                  (4'b0000),                                                      // (terminated),                                
		.awregion               (4'b0000),                                                      // (terminated),                                
		.awuser                 (1'b0),                                                         // (terminated),                                
		.arid                   (1'b0),                                                         // (terminated),                                
		.arlen                  (4'b0000),                                                      // (terminated),                                
		.arsize                 (3'b010),                                                       // (terminated),                                
		.arburst                (2'b01),                                                        // (terminated),                                
		.arlock                 (2'b00),                                                        // (terminated),                                
		.arcache                (4'b0000),                                                      // (terminated),                                
		.arqos                  (4'b0000),                                                      // (terminated),                                
		.arregion               (4'b0000),                                                      // (terminated),                                
		.aruser                 (1'b0),                                                         // (terminated),                                
		.wid                    (1'b0),                                                         // (terminated),                                
		.wlast                  (1'b1),                                                         // (terminated),                                
		.wuser                  (1'b0),                                                         // (terminated),                                
		.bid                    (),                                                             // (terminated),                                
		.buser                  (),                                                             // (terminated),                                
		.rid                    (),                                                             // (terminated),                                
		.rlast                  (),                                                             // (terminated),                                
		.ruser                  (),                                                             // (terminated),                                
		.arsnoop                (4'b0000),                                                      // (terminated),                                
		.ardomain               (2'b00),                                                        // (terminated),                                
		.arbar                  (2'b00),                                                        // (terminated),                                
		.awsnoop                (3'b000),                                                       // (terminated),                                
		.awdomain               (2'b00),                                                        // (terminated),                                
		.awbar                  (2'b00),                                                        // (terminated),                                
		.awunique               (1'b0)                                                          // (terminated),                                
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (88),
		.PKT_DEST_ID_L             (88),
		.PKT_POISON_H              (111),
		.PKT_POISON_L              (111),
		.PKT_DATACHK_H             (112),
		.PKT_DATACHK_L             (112),
		.PKT_SAI_H                 (116),
		.PKT_SAI_L                 (116),
		.PKT_ADDRCHK_H             (115),
		.PKT_ADDRCHK_L             (114),
		.PKT_USER_DATA_H           (113),
		.PKT_USER_DATA_L           (113),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (120),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) imem_s1_agent (
		.clk                     (clock_in_out_clk_clk),                          //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (imem_s1_agent_m0_address),                      //  output,   width = 32,              m0.address
		.m0_burstcount           (imem_s1_agent_m0_burstcount),                   //  output,    width = 3,                .burstcount
		.m0_byteenable           (imem_s1_agent_m0_byteenable),                   //  output,    width = 4,                .byteenable
		.m0_debugaccess          (imem_s1_agent_m0_debugaccess),                  //  output,    width = 1,                .debugaccess
		.m0_lock                 (imem_s1_agent_m0_lock),                         //  output,    width = 1,                .lock
		.m0_readdata             (imem_s1_agent_m0_readdata),                     //   input,   width = 32,                .readdata
		.m0_readdatavalid        (imem_s1_agent_m0_readdatavalid),                //   input,    width = 1,                .readdatavalid
		.m0_read                 (imem_s1_agent_m0_read),                         //  output,    width = 1,                .read
		.m0_waitrequest          (imem_s1_agent_m0_waitrequest),                  //   input,    width = 1,                .waitrequest
		.m0_writedata            (imem_s1_agent_m0_writedata),                    //  output,   width = 32,                .writedata
		.m0_write                (imem_s1_agent_m0_write),                        //  output,    width = 1,                .write
		.rp_endofpacket          (imem_s1_agent_rp_endofpacket),                  //  output,    width = 1,              rp.endofpacket
		.rp_ready                (imem_s1_agent_rp_ready),                        //   input,    width = 1,                .ready
		.rp_valid                (imem_s1_agent_rp_valid),                        //  output,    width = 1,                .valid
		.rp_data                 (imem_s1_agent_rp_data),                         //  output,  width = 120,                .data
		.rp_startofpacket        (imem_s1_agent_rp_startofpacket),                //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                             //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_src_valid),                             //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_src_data),                              //   input,  width = 120,                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                     //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                       //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                           //   input,    width = 2,                .channel
		.rf_sink_ready           (imem_s1_agent_rsp_fifo_out_ready),              //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (imem_s1_agent_rsp_fifo_out_valid),              //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (imem_s1_agent_rsp_fifo_out_startofpacket),      //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (imem_s1_agent_rsp_fifo_out_endofpacket),        //   input,    width = 1,                .endofpacket
		.rf_sink_data            (imem_s1_agent_rsp_fifo_out_data),               //   input,  width = 121,                .data
		.rf_source_ready         (imem_s1_agent_rf_source_ready),                 //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (imem_s1_agent_rf_source_valid),                 //  output,    width = 1,                .valid
		.rf_source_startofpacket (imem_s1_agent_rf_source_startofpacket),         //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (imem_s1_agent_rf_source_endofpacket),           //  output,    width = 1,                .endofpacket
		.rf_source_data          (imem_s1_agent_rf_source_data),                  //  output,  width = 121,                .data
		.rdata_fifo_sink_ready   (imem_s1_agent_rdata_fifo_out_ready),            //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (imem_s1_agent_rdata_fifo_out_valid),            //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (imem_s1_agent_rdata_fifo_out_data),             //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (imem_s1_agent_rdata_fifo_src_ready),            //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (imem_s1_agent_rdata_fifo_src_valid),            //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (imem_s1_agent_rdata_fifo_src_data),             //  output,   width = 34,                .data
		.m0_response             (2'b00),                                         // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                          // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                           // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (121),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) imem_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (imem_s1_agent_rf_source_data),                  //   input,  width = 121,        in.data
		.in_valid          (imem_s1_agent_rf_source_valid),                 //   input,    width = 1,          .valid
		.in_ready          (imem_s1_agent_rf_source_ready),                 //  output,    width = 1,          .ready
		.in_startofpacket  (imem_s1_agent_rf_source_startofpacket),         //   input,    width = 1,          .startofpacket
		.in_endofpacket    (imem_s1_agent_rf_source_endofpacket),           //   input,    width = 1,          .endofpacket
		.out_data          (imem_s1_agent_rsp_fifo_out_data),               //  output,  width = 121,       out.data
		.out_valid         (imem_s1_agent_rsp_fifo_out_valid),              //  output,    width = 1,          .valid
		.out_ready         (imem_s1_agent_rsp_fifo_out_ready),              //   input,    width = 1,          .ready
		.out_startofpacket (imem_s1_agent_rsp_fifo_out_startofpacket),      //  output,    width = 1,          .startofpacket
		.out_endofpacket   (imem_s1_agent_rsp_fifo_out_endofpacket),        //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                         // (terminated),                         
		.csr_read          (1'b0),                                          // (terminated),                         
		.csr_write         (1'b0),                                          // (terminated),                         
		.csr_readdata      (),                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                         
		.almost_full_data  (),                                              // (terminated),                         
		.almost_empty_data (),                                              // (terminated),                         
		.in_empty          (1'b0),                                          // (terminated),                         
		.out_empty         (),                                              // (terminated),                         
		.in_error          (1'b0),                                          // (terminated),                         
		.out_error         (),                                              // (terminated),                         
		.in_channel        (1'b0),                                          // (terminated),                         
		.out_channel       ()                                               // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) imem_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (imem_s1_agent_rdata_fifo_src_data),             //   input,  width = 34,        in.data
		.in_valid          (imem_s1_agent_rdata_fifo_src_valid),            //   input,   width = 1,          .valid
		.in_ready          (imem_s1_agent_rdata_fifo_src_ready),            //  output,   width = 1,          .ready
		.out_data          (imem_s1_agent_rdata_fifo_out_data),             //  output,  width = 34,       out.data
		.out_valid         (imem_s1_agent_rdata_fifo_out_valid),            //  output,   width = 1,          .valid
		.out_ready         (imem_s1_agent_rdata_fifo_out_ready),            //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                         // (terminated),                        
		.csr_read          (1'b0),                                          // (terminated),                        
		.csr_write         (1'b0),                                          // (terminated),                        
		.csr_readdata      (),                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                        
		.almost_full_data  (),                                              // (terminated),                        
		.almost_empty_data (),                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                          // (terminated),                        
		.out_startofpacket (),                                              // (terminated),                        
		.out_endofpacket   (),                                              // (terminated),                        
		.in_empty          (1'b0),                                          // (terminated),                        
		.out_empty         (),                                              // (terminated),                        
		.in_error          (1'b0),                                          // (terminated),                        
		.out_error         (),                                              // (terminated),                        
		.in_channel        (1'b0),                                          // (terminated),                        
		.out_channel       ()                                               // (terminated),                        
	);

	hssi_ss_1_altera_merlin_router_1921_hndzk6a router (
		.sink_ready         (intel_niosv_instruction_manager_agent_write_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (intel_niosv_instruction_manager_agent_write_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (intel_niosv_instruction_manager_agent_write_cp_data),          //   input,  width = 120,          .data
		.sink_startofpacket (intel_niosv_instruction_manager_agent_write_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (intel_niosv_instruction_manager_agent_write_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),                //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                             //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                             //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                              //  output,  width = 120,          .data
		.src_channel        (router_src_channel),                                           //  output,    width = 2,          .channel
		.src_startofpacket  (router_src_startofpacket),                                     //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                        //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_hndzk6a router_001 (
		.sink_ready         (intel_niosv_instruction_manager_agent_read_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (intel_niosv_instruction_manager_agent_read_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (intel_niosv_instruction_manager_agent_read_cp_data),          //   input,  width = 120,          .data
		.sink_startofpacket (intel_niosv_instruction_manager_agent_read_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (intel_niosv_instruction_manager_agent_read_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                        //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),               //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                        //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                        //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                         //  output,  width = 120,          .data
		.src_channel        (router_001_src_channel),                                      //  output,    width = 2,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                   //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_3n2tzki router_002 (
		.sink_ready         (imem_s1_agent_rp_ready),                        //  output,    width = 1,      sink.ready
		.sink_valid         (imem_s1_agent_rp_valid),                        //   input,    width = 1,          .valid
		.sink_data          (imem_s1_agent_rp_data),                         //   input,  width = 120,          .data
		.sink_startofpacket (imem_s1_agent_rp_startofpacket),                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (imem_s1_agent_rp_endofpacket),                  //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                           //  output,  width = 120,          .data
		.src_channel        (router_002_src_channel),                        //  output,    width = 2,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_jss6m2a cmd_demux (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_src_ready),                              //  output,    width = 1,      sink.ready
		.sink_channel       (router_src_channel),                            //   input,    width = 2,          .channel
		.sink_data          (router_src_data),                               //   input,  width = 120,          .data
		.sink_startofpacket (router_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.sink_valid         (router_src_valid),                              //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_src0_ready),                          //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                          //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_src0_data),                           //  output,  width = 120,          .data
		.src0_channel       (cmd_demux_src0_channel),                        //  output,    width = 2,          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_jss6m2a cmd_demux_001 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                        //   input,    width = 2,          .channel
		.sink_data          (router_001_src_data),                           //   input,  width = 120,          .data
		.sink_startofpacket (router_001_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_001_src0_data),                       //  output,  width = 120,          .data
		.src0_channel       (cmd_demux_001_src0_channel),                    //  output,    width = 2,          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_7iafo2q cmd_mux (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                             //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                             //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                              //  output,  width = 120,          .data
		.src_channel         (cmd_mux_src_channel),                           //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                     //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                       //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                        //   input,    width = 2,          .channel
		.sink0_data          (cmd_demux_src0_data),                           //   input,  width = 120,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                    //   input,    width = 2,          .channel
		.sink1_data          (cmd_demux_001_src0_data),                       //   input,  width = 120,          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_ueozcoi rsp_demux (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                        //   input,    width = 2,          .channel
		.sink_data          (router_002_src_data),                           //   input,  width = 120,          .data
		.sink_startofpacket (router_002_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                          //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                          //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                           //  output,  width = 120,          .data
		.src0_channel       (rsp_demux_src0_channel),                        //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                          //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                          //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_src1_data),                           //  output,  width = 120,          .data
		.src1_channel       (rsp_demux_src1_channel),                        //  output,    width = 2,          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_eelqbsq rsp_mux (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                             //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                             //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                              //  output,  width = 120,          .data
		.src_channel         (rsp_mux_src_channel),                           //  output,    width = 2,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                     //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                       //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                        //   input,    width = 2,          .channel
		.sink0_data          (rsp_demux_src0_data),                           //   input,  width = 120,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket)                     //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_eelqbsq rsp_mux_001 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_001_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (rsp_mux_001_src_data),                          //  output,  width = 120,          .data
		.src_channel         (rsp_mux_001_src_channel),                       //  output,    width = 2,          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src1_channel),                        //   input,    width = 2,          .channel
		.sink0_data          (rsp_demux_src1_data),                           //   input,  width = 120,          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket)                     //   input,    width = 1,          .endofpacket
	);

endmodule
