// Seed: 2207732031
module module_0;
  logic id_1;
  ;
  supply0 id_2 = -1 - 1;
  localparam id_3 = 1;
  assign module_2.id_12 = 0;
  assign id_1 = id_2 == id_3;
  parameter id_4 = id_3;
  assign id_1 = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1
);
  logic [7:0][1  <  -1 'b0 : 1  +  1] id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = id_3[1 : 1];
endmodule
module module_2 (
    input uwire id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wire id_3,
    input supply0 id_4
    , id_11,
    input supply0 id_5,
    output wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input uwire id_9
);
  supply1 id_12 = -1;
  module_0 modCall_1 ();
endmodule
