Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Mar 23 17:50:51 2024
| Host              : audacity running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -file ./Impl/TopDown/top-post-opt-timing-summary.txt
| Design            : mkPcieTop
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.26 12-04-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.437      -26.626                    136                50322       -0.459     -832.691                  18959                50322        0.000        0.000                       0                 21351  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                     ------------           ----------      --------------
pci_refclk                                {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                      {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1                    {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]                   {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1                 {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]                         {0.000 1.000}          2.000           500.000         
    host_pcieHostTop_ep7_CLK_epPcieClock  {0.000 2.000}          4.000           250.000         
    mcap_clk                              {0.000 4.000}          8.000           125.000         
    pipe_clk                              {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pci_refclk                                      8.902        0.000                      0                  175       -0.062       -3.582                    163                  175        3.200        0.000                       0                   230  
  txoutclk_out[3]                               0.169        0.000                      0                 1172       -0.292     -100.213                    991                 1172        0.000        0.000                       0                    37  
    host_pcieHostTop_ep7_CLK_epPcieClock       -0.437      -26.626                    136                44300       -0.313     -456.835                  15997                44300        0.000        0.000                       0                 18997  
    mcap_clk                                                                                                                                                                                0.000        0.000                       0                     1  
    pipe_clk                                    2.256        0.000                      0                 3618       -0.459     -272.062                   1808                 3618        0.000        0.000                       0                  2086  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
host_pcieHostTop_ep7_CLK_epPcieClock  pipe_clk                                    2.725        0.000                      0                  974        0.314        0.000                      0                  974  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     host_pcieHostTop_ep7_CLK_epPcieClock  host_pcieHostTop_ep7_CLK_epPcieClock        2.642        0.000                      0                   58        0.018        0.000                      0                   58  
**async_default**                     pci_refclk                            pci_refclk                                  9.532        0.000                      0                   25        0.042        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.902ns,  Total Violation        0.000ns
Hold  :          163  Failing Endpoints,  Worst Slack       -0.062ns,  Total Violation       -3.582ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pci_refclk rise@10.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.417ns (35.520%)  route 0.757ns (64.480%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 13.918 - 10.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.082     0.445    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=237, unplaced)       3.525     4.286    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115     4.401 f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/Q
                         net (fo=3, unplaced)         0.247     4.648    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[5]
                         LUT4 (Prop_LUT4_I0_O)        0.131     4.779 f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm[1]_i_3/O
                         net (fo=1, unplaced)         0.253     5.032    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm_reg[0]
                         LUT4 (Prop_LUT4_I0_O)        0.131     5.163 f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, unplaced)         0.234     5.397    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/fsm25_out
                         LUT2 (Prop_LUT2_I1_O)        0.040     5.437 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.023     5.460    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_gtpowergood_n_0
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.046    10.254    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=237, unplaced)       3.380    13.918    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.420    14.338    
                         clock uncertainty           -0.035    14.302    
                         FDPE (Setup_FDPE_C_D)        0.059    14.361    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  8.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pci_refclk rise@0.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.170%)  route 0.154ns (75.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.018     0.183    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=237, unplaced)       1.725     2.008    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.049     2.057 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_reg/Q
                         net (fo=1, unplaced)         0.154     2.211    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset__0
                         SRL16E                                       r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.035     0.288    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=237, unplaced)       1.870     2.288    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         SRL16E                                       r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
                         clock pessimism             -0.135     2.153    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     2.273    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                 -0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_pci_sys_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y4  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y6  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
Hold  :          991  Failing Endpoints,  Worst Slack       -0.292ns,  Total Violation     -100.213ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.336ns (42.424%)  route 0.456ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 5.577 - 2.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
                         net (fo=33, unplaced)        3.609     4.006    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADADDRESSAL[0])
                                                      0.336     4.342 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADADDRESSAL[0]
                         net (fo=2, estimated)        0.456     4.798    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_raddr0_i[0]
    RAMB18_X16Y9         RAMB18E2                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     2.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
                         net (fo=33, unplaced)        3.248     5.577    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y9         RAMB18E2                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.068     5.645    
                         clock uncertainty           -0.035     5.610    
    RAMB18_X16Y9         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.643     4.967    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          4.967    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.292ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[23]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.293ns (47.346%)  route 0.326ns (52.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.999ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     0.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
                         net (fo=33, unplaced)        3.248     3.577    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y9         RAMB18E2                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y9         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.293     3.870 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[5]
                         net (fo=1, estimated)        0.326     4.196    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[23]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
                         net (fo=33, unplaced)        3.602     3.999    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.068     3.931    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[23])
                                                      0.557     4.488    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                 -0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK    n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a               0.980         1.000       0.020      RAMB18_X16Y8   host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a               0.980         1.000       0.020      RAMB18_X16Y8   host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Max Skew          Fast    PCIE_3_1/CORECLK    PCIE_3_1/PIPECLK  0.374         0.298       0.076      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  host_pcieHostTop_ep7_CLK_epPcieClock
  To Clock:  host_pcieHostTop_ep7_CLK_epPcieClock

Setup :          136  Failing Endpoints,  Worst Slack       -0.437ns,  Total Violation      -26.626ns
Hold  :        15997  Failing Endpoints,  Worst Slack       -0.313ns,  Total Violation     -456.835ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.437ns  (required time - arrival time)
  Source:                 tile_0/lEcho_p_rv_core_dInst_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by host_pcieHostTop_ep7_CLK_epPcieClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by host_pcieHostTop_ep7_CLK_epPcieClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             host_pcieHostTop_ep7_CLK_epPcieClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (host_pcieHostTop_ep7_CLK_epPcieClock rise@4.000ns - host_pcieHostTop_ep7_CLK_epPcieClock rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 1.048ns (27.507%)  route 2.762ns (72.493%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 7.791 - 4.000 ) 
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPcieClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=18997, unplaced)     3.607     4.004    tile_0/CLK_epPcieClock
                         FDRE                                         r  tile_0/lEcho_p_rv_core_dInst_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     4.119 r  tile_0/lEcho_p_rv_core_dInst_reg[34]/Q
                         net (fo=46, unplaced)        0.305     4.424    tile_0/lEcho_p_rv_core_dInst_reg_n_0_[34]
                         LUT3 (Prop_LUT3_I0_O)        0.115     4.539 r  tile_0/lEcho_p_rv_core_rvd[11]_i_15/O
                         net (fo=1, unplaced)         0.234     4.773    tile_0/lEcho_p_rv_core_rvd[11]_i_15_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     4.813 r  tile_0/lEcho_p_rv_core_rvd[11]_i_8/O
                         net (fo=4, unplaced)         0.246     5.059    tile_0/lEcho_p_rv_core_rvd[11]_i_8_n_0
                         LUT2 (Prop_LUT2_I1_O)        0.041     5.100 r  tile_0/lEcho_p_rv_core_toDmem_rv[44]_i_6/O
                         net (fo=1, unplaced)         0.000     5.100    tile_0/lEcho_p_rv_core_toDmem_rv[44]_i_6_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.333     5.433 r  tile_0/lEcho_p_rv_core_toDmem_rv_reg[44]_i_1/CO[7]
                         net (fo=1, unplaced)         0.000     5.433    tile_0/lEcho_p_rv_core_toDmem_rv_reg[44]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.031     5.464 r  tile_0/lEcho_p_rv_core_pc_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     5.464    tile_0/lEcho_p_rv_core_pc_reg[23]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.133     5.597 r  tile_0/lEcho_p_rv_core_pc_reg[31]_i_5/O[1]
                         net (fo=2, unplaced)         0.271     5.868    tile_0/lEcho_p_bram_memory/lEcho_p_rv_core_rvd[31]_i_13_0[1]
                         LUT4 (Prop_LUT4_I1_O)        0.040     5.908 r  tile_0/lEcho_p_bram_memory/data1_reg[15]_i_5__0/O
                         net (fo=3, unplaced)         0.240     6.148    tile_0/lEcho_p_bram_memory/lEcho_p_rv_core_rv1_reg[30]
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.188 r  tile_0/lEcho_p_bram_memory/lEcho_p_rv_core_rvd[31]_i_13/O
                         net (fo=1, unplaced)         0.234     6.422    tile_0/lEcho_p_bram_memory/lEcho_p_rv_core_rvd[31]_i_13_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.040     6.462 f  tile_0/lEcho_p_bram_memory/lEcho_p_rv_core_rvd[31]_i_7/O
                         net (fo=1, unplaced)         0.234     6.696    tile_0/lEcho_p_bram_memory/lEcho_p_rv_core_rvd[31]_i_7_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.736 f  tile_0/lEcho_p_bram_memory/lEcho_p_rv_core_rvd[31]_i_3/O
                         net (fo=3, unplaced)         0.240     6.976    tile_0/lEcho_p_bram_memory/lEcho_p_rv_core_dInst_reg[6]
                         LUT6 (Prop_LUT6_I5_O)        0.040     7.016 r  tile_0/lEcho_p_bram_memory/lEcho_p_rv_core_toDmem_rv[66]_i_2/O
                         net (fo=103, unplaced)       0.320     7.336    tile_0/lEcho_p_bram_memory/lEcho_p_rv_core_state_reg[1]
                         LUT5 (Prop_LUT5_I3_O)        0.040     7.376 r  tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_0_i_1/O
                         net (fo=5, unplaced)         0.438     7.814    tile_0/lEcho_p_bram_memory/p_77_in
                         RAMB36E2                                     r  tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPcieClock rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=18997, unplaced)     3.462     7.791    tile_0/lEcho_p_bram_memory/CLK_epPcieClock
                         RAMB36E2                                     r  tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_0/CLKARDCLK
                         clock pessimism              0.083     7.874    
                         clock uncertainty           -0.035     7.839    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ENARDEN)
                                                     -0.462     7.377    tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_0
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 -0.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.313ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/intrFifo/data0_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by host_pcieHostTop_ep7_CLK_epPcieClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIXDATA[20]
                            (rising edge-triggered cell PCIE_3_1 clocked by host_pcieHostTop_ep7_CLK_epPcieClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             host_pcieHostTop_ep7_CLK_epPcieClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_pcieHostTop_ep7_CLK_epPcieClock rise@0.000ns - host_pcieHostTop_ep7_CLK_epPcieClock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.104ns (37.688%)  route 0.172ns (62.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPcieClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     0.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=18997, unplaced)     3.462     3.791    host_pcieHostTop_ep7/intrFifo/user_clk
                         FDRE                                         r  host_pcieHostTop_ep7/intrFifo/data0_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104     3.895 r  host_pcieHostTop_ep7/intrFifo/data0_reg_reg[20]/Q
                         net (fo=2, unplaced)         0.172     4.067    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_interrupt_msix_data[20]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPcieClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=18997, unplaced)     3.607     4.004    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism             -0.083     3.921    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_USERCLK_CFGINTERRUPTMSIXDATA[20])
                                                      0.459     4.380    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -4.380    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                 -0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         host_pcieHostTop_ep7_CLK_epPcieClock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020                     host_pcieHostTop_pciehost/csr/changeFifo_memory/RAM_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020                     host_pcieHostTop_pciehost/csr/changeFifo_memory/RAM_reg/CLKARDCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.302       0.072      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.256ns,  Total Violation        0.000ns
Hold  :         1808  Failing Endpoints,  Worst Slack       -0.459ns,  Total Violation     -272.062ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_valid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 1.224ns (70.998%)  route 0.500ns (29.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 7.713 - 4.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2086, unplaced)      3.617     4.014    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXVALID)
                                                      1.224     5.238 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXVALID
                         net (fo=1, unplaced)         0.500     5.738    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/gt_rxvalid[0]
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_valid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2086, unplaced)      3.384     7.713    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_valid_q_reg/C
                         clock pessimism              0.258     7.971    
                         clock uncertainty           -0.035     7.935    
                         FDRE (Setup_FDRE_C_D)        0.059     7.994    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_valid_q_reg
  -------------------------------------------------------------------
                         required time                          7.994    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  2.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.459ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX2EQCOEFF[14]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.421%)  route 0.112ns (69.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2086, unplaced)      1.727     1.845    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.894 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/Q
                         net (fo=1, unplaced)         0.112     2.006    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_err_cor_out_1[13]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX2EQCOEFF[14]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2086, unplaced)      1.915     2.080    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.047     2.033    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPETX2EQCOEFF[14])
                                                      0.432     2.465    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                 -0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                 Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK        n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X0Y6  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X0Y5  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    PCIE_3_1/PIPECLK        PCIE_3_1/USERCLK  0.374         0.294       0.080      PCIE_3_1_X0Y0       host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  host_pcieHostTop_ep7_CLK_epPcieClock
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by host_pcieHostTop_ep7_CLK_epPcieClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - host_pcieHostTop_ep7_CLK_epPcieClock rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.251ns (22.592%)  route 0.860ns (77.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 7.713 - 4.000 ) 
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPcieClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=18997, unplaced)     3.607     4.004    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115     4.119 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, unplaced)         0.266     4.385    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.136     4.521 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, unplaced)       0.594     5.115    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2086, unplaced)      3.384     7.713    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                         clock pessimism              0.247     7.960    
                         clock uncertainty           -0.035     7.924    
                         FDRE (Setup_FDRE_C_R)       -0.084     7.840    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  2.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by host_pcieHostTop_ep7_CLK_epPcieClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - host_pcieHostTop_ep7_CLK_epPcieClock rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.087ns (18.855%)  route 0.374ns (81.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPcieClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=18997, unplaced)     1.777     1.895    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.049     1.944 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, unplaced)         0.080     2.024    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.062 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, unplaced)       0.295     2.356    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2086, unplaced)      1.872     2.037    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                         clock pessimism              0.000     2.037    
                         FDRE (Hold_FDRE_C_R)         0.005     2.042    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  host_pcieHostTop_ep7_CLK_epPcieClock
  To Clock:  host_pcieHostTop_ep7_CLK_epPcieClock

Setup :            0  Failing Endpoints,  Worst Slack        2.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by host_pcieHostTop_ep7_CLK_epPcieClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock host_pcieHostTop_ep7_CLK_epPcieClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (host_pcieHostTop_ep7_CLK_epPcieClock rise@4.000ns - host_pcieHostTop_ep7_CLK_epPcieClock rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.251ns (22.592%)  route 0.860ns (77.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 7.791 - 4.000 ) 
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPcieClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=18997, unplaced)     3.607     4.004    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115     4.119 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, unplaced)         0.266     4.385    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.136     4.521 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, unplaced)       0.594     5.115    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
                         FDCE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPcieClock rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=18997, unplaced)     3.462     7.791    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.083     7.874    
                         clock uncertainty           -0.035     7.839    
                         FDCE (Recov_FDCE_C_CLR)     -0.082     7.757    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  2.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by host_pcieHostTop_ep7_CLK_epPcieClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock host_pcieHostTop_ep7_CLK_epPcieClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_pcieHostTop_ep7_CLK_epPcieClock rise@0.000ns - host_pcieHostTop_ep7_CLK_epPcieClock rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.250%)  route 0.119ns (70.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPcieClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=18997, unplaced)     1.777     1.895    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
                         FDSE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.049     1.944 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, unplaced)         0.119     2.063    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
                         FDCE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPcieClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=18997, unplaced)     1.922     2.087    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.047     2.040    
                         FDCE (Remov_FDCE_C_CLR)      0.005     2.045    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.018    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (recovery check against rising-edge clock pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pci_refclk rise@10.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.115ns (28.536%)  route 0.288ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 13.918 - 10.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.082     0.445    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=237, unplaced)       3.525     4.286    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115     4.401 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, unplaced)        0.288     4.689    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/phy_rrst_n
                         FDPE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.046    10.254    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=237, unplaced)       3.380    13.918    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.420    14.338    
                         clock uncertainty           -0.035    14.302    
                         FDPE (Recov_FDPE_C_PRE)     -0.082    14.220    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                          -4.689    
  -------------------------------------------------------------------
                         slack                                  9.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (removal check against rising-edge clock pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pci_refclk rise@0.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.545%)  route 0.143ns (74.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.018     0.183    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=237, unplaced)       1.725     2.008    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.049     2.057 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, unplaced)        0.143     2.200    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/phy_rrst_n
                         FDPE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.035     0.288    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=237, unplaced)       1.870     2.288    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism             -0.135     2.153    
                         FDPE (Remov_FDPE_C_PRE)      0.005     2.158    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.042    





