INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/step_into_mips-lab_4/lab_4/rtl/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/step_into_mips-lab_4/lab_4/rtl/mmu/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:64]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:79]
WARNING: [VRFC 10-2938] 'rtD' is already implicitly declared on line 62 [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:105]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 79 [D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/mycpu.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/read_data_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/write_data_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
