#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct 22 19:37:00 2020
# Process ID: 32749
# Current directory: /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_redpitaya_converters_0_0_synth_1
# Command line: vivado -log double_dds_redpitaya_converters_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_dds_redpitaya_converters_0_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_redpitaya_converters_0_0_synth_1/double_dds_redpitaya_converters_0_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_redpitaya_converters_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source double_dds_redpitaya_converters_0_0.tcl -notrace
