Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sat Sep  6 15:38:19 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_lab2_impl_1.twr e155_lab2_impl_1.udb -gui -msgset C:/Users/ekendrick/my_designs/e155_lab2/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 75.1295%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s2[0]                                   |                     input
s2[1]                                   |                     input
s2[2]                                   |                     input
s2[3]                                   |                     input
s1[0]                                   |                     input
s1[1]                                   |                     input
s1[2]                                   |                     input
s1[3]                                   |                     input
led[0]                                  |                    output
led[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{counter_21__i23/SR   counter_21__i24/SR}|   26.322 ns 
sel/D                                    |   26.943 ns 
{counter_21__i7/SR   counter_21__i8/SR}  |   28.027 ns 
{counter_21__i9/SR   counter_21__i10/SR} |   28.027 ns 
{counter_21__i11/SR   counter_21__i12/SR}|   28.027 ns 
{counter_21__i13/SR   counter_21__i14/SR}|   28.027 ns 
{counter_21__i15/SR   counter_21__i16/SR}|   28.027 ns 
{counter_21__i17/SR   counter_21__i18/SR}|   28.027 ns 
{counter_21__i19/SR   counter_21__i20/SR}|   28.027 ns 
{counter_21__i21/SR   counter_21__i22/SR}|   28.027 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : {counter_21__i23/SR   counter_21__i24/SR}  (SLICE_R12C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.321 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[21]                                                  NET DELAY           2.141                  9.028  2       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R13C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
n19                                                          NET DELAY           3.146                 12.623  1       
i8_4_lut_adj_2/B->i8_4_lut_adj_2/Z        SLICE_R11C4B       A0_TO_F0_DELAY      0.476                 13.099  1       
n23                                                          NET DELAY           0.304                 13.403  1       
i5_4_lut/B->i5_4_lut/Z                    SLICE_R11C4B       C1_TO_F1_DELAY      0.449                 13.852  1       
n14                                                          NET DELAY           2.168                 16.020  1       
i8_4_lut_adj_3/C->i8_4_lut_adj_3/Z        SLICE_R11C4C       D1_TO_F1_DELAY      0.449                 16.469  14      
n289                                                         NET DELAY           3.846                 20.315  14      
{counter_21__i23/SR   counter_21__i24/SR}
                                                             ENDPOINT            0.000                 20.315  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
clk                                                          NET DELAY           5.499                 47.165  15      
{counter_21__i23/CK   counter_21__i24/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(20.314)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.321  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : sel/D  (SLICE_R11C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.942 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[21]                                                  NET DELAY           2.141                  9.028  2       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R13C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
n19                                                          NET DELAY           3.146                 12.623  1       
i8_4_lut_adj_2/B->i8_4_lut_adj_2/Z        SLICE_R11C4B       A0_TO_F0_DELAY      0.476                 13.099  1       
n23                                                          NET DELAY           0.304                 13.403  1       
i5_4_lut/B->i5_4_lut/Z                    SLICE_R11C4B       C1_TO_F1_DELAY      0.449                 13.852  1       
n14                                                          NET DELAY           2.168                 16.020  1       
i8_4_lut_adj_3/C->i8_4_lut_adj_3/Z        SLICE_R11C4C       D1_TO_F1_DELAY      0.449                 16.469  14      
n289                                                         NET DELAY           3.080                 19.549  14      
i1_2_lut/B->i1_2_lut/Z                    SLICE_R11C2A       B1_TO_F1_DELAY      0.476                 20.025  1       
n285                                                         NET DELAY           0.000                 20.025  1       
sel/D                                                        ENDPOINT            0.000                 20.025  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
clk                                                          NET DELAY           5.499                 47.165  15      
sel/CK                                                       CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(20.024)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.942  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : {counter_21__i7/SR   counter_21__i8/SR}  (SLICE_R12C4A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.026 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[21]                                                  NET DELAY           2.141                  9.028  2       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R13C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
n19                                                          NET DELAY           3.146                 12.623  1       
i8_4_lut_adj_2/B->i8_4_lut_adj_2/Z        SLICE_R11C4B       A0_TO_F0_DELAY      0.476                 13.099  1       
n23                                                          NET DELAY           0.304                 13.403  1       
i5_4_lut/B->i5_4_lut/Z                    SLICE_R11C4B       C1_TO_F1_DELAY      0.449                 13.852  1       
n14                                                          NET DELAY           2.168                 16.020  1       
i8_4_lut_adj_3/C->i8_4_lut_adj_3/Z        SLICE_R11C4C       D1_TO_F1_DELAY      0.449                 16.469  14      
n289                                                         NET DELAY           2.141                 18.610  14      
{counter_21__i7/SR   counter_21__i8/SR}                      ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
clk                                                          NET DELAY           5.499                 47.165  15      
{counter_21__i7/CK   counter_21__i8/CK}                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.026  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : {counter_21__i9/SR   counter_21__i10/SR}  (SLICE_R12C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.026 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[21]                                                  NET DELAY           2.141                  9.028  2       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R13C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
n19                                                          NET DELAY           3.146                 12.623  1       
i8_4_lut_adj_2/B->i8_4_lut_adj_2/Z        SLICE_R11C4B       A0_TO_F0_DELAY      0.476                 13.099  1       
n23                                                          NET DELAY           0.304                 13.403  1       
i5_4_lut/B->i5_4_lut/Z                    SLICE_R11C4B       C1_TO_F1_DELAY      0.449                 13.852  1       
n14                                                          NET DELAY           2.168                 16.020  1       
i8_4_lut_adj_3/C->i8_4_lut_adj_3/Z        SLICE_R11C4C       D1_TO_F1_DELAY      0.449                 16.469  14      
n289                                                         NET DELAY           2.141                 18.610  14      
{counter_21__i9/SR   counter_21__i10/SR}                     ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
clk                                                          NET DELAY           5.499                 47.165  15      
{counter_21__i9/CK   counter_21__i10/CK}                     CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.026  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : {counter_21__i11/SR   counter_21__i12/SR}  (SLICE_R12C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.026 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[21]                                                  NET DELAY           2.141                  9.028  2       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R13C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
n19                                                          NET DELAY           3.146                 12.623  1       
i8_4_lut_adj_2/B->i8_4_lut_adj_2/Z        SLICE_R11C4B       A0_TO_F0_DELAY      0.476                 13.099  1       
n23                                                          NET DELAY           0.304                 13.403  1       
i5_4_lut/B->i5_4_lut/Z                    SLICE_R11C4B       C1_TO_F1_DELAY      0.449                 13.852  1       
n14                                                          NET DELAY           2.168                 16.020  1       
i8_4_lut_adj_3/C->i8_4_lut_adj_3/Z        SLICE_R11C4C       D1_TO_F1_DELAY      0.449                 16.469  14      
n289                                                         NET DELAY           2.141                 18.610  14      
{counter_21__i11/SR   counter_21__i12/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
clk                                                          NET DELAY           5.499                 47.165  15      
{counter_21__i11/CK   counter_21__i12/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.026  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : {counter_21__i13/SR   counter_21__i14/SR}  (SLICE_R12C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.026 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[21]                                                  NET DELAY           2.141                  9.028  2       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R13C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
n19                                                          NET DELAY           3.146                 12.623  1       
i8_4_lut_adj_2/B->i8_4_lut_adj_2/Z        SLICE_R11C4B       A0_TO_F0_DELAY      0.476                 13.099  1       
n23                                                          NET DELAY           0.304                 13.403  1       
i5_4_lut/B->i5_4_lut/Z                    SLICE_R11C4B       C1_TO_F1_DELAY      0.449                 13.852  1       
n14                                                          NET DELAY           2.168                 16.020  1       
i8_4_lut_adj_3/C->i8_4_lut_adj_3/Z        SLICE_R11C4C       D1_TO_F1_DELAY      0.449                 16.469  14      
n289                                                         NET DELAY           2.141                 18.610  14      
{counter_21__i13/SR   counter_21__i14/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
clk                                                          NET DELAY           5.499                 47.165  15      
{counter_21__i13/CK   counter_21__i14/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.026  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : {counter_21__i15/SR   counter_21__i16/SR}  (SLICE_R12C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.026 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[21]                                                  NET DELAY           2.141                  9.028  2       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R13C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
n19                                                          NET DELAY           3.146                 12.623  1       
i8_4_lut_adj_2/B->i8_4_lut_adj_2/Z        SLICE_R11C4B       A0_TO_F0_DELAY      0.476                 13.099  1       
n23                                                          NET DELAY           0.304                 13.403  1       
i5_4_lut/B->i5_4_lut/Z                    SLICE_R11C4B       C1_TO_F1_DELAY      0.449                 13.852  1       
n14                                                          NET DELAY           2.168                 16.020  1       
i8_4_lut_adj_3/C->i8_4_lut_adj_3/Z        SLICE_R11C4C       D1_TO_F1_DELAY      0.449                 16.469  14      
n289                                                         NET DELAY           2.141                 18.610  14      
{counter_21__i15/SR   counter_21__i16/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
clk                                                          NET DELAY           5.499                 47.165  15      
{counter_21__i15/CK   counter_21__i16/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.026  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : {counter_21__i17/SR   counter_21__i18/SR}  (SLICE_R12C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.026 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[21]                                                  NET DELAY           2.141                  9.028  2       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R13C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
n19                                                          NET DELAY           3.146                 12.623  1       
i8_4_lut_adj_2/B->i8_4_lut_adj_2/Z        SLICE_R11C4B       A0_TO_F0_DELAY      0.476                 13.099  1       
n23                                                          NET DELAY           0.304                 13.403  1       
i5_4_lut/B->i5_4_lut/Z                    SLICE_R11C4B       C1_TO_F1_DELAY      0.449                 13.852  1       
n14                                                          NET DELAY           2.168                 16.020  1       
i8_4_lut_adj_3/C->i8_4_lut_adj_3/Z        SLICE_R11C4C       D1_TO_F1_DELAY      0.449                 16.469  14      
n289                                                         NET DELAY           2.141                 18.610  14      
{counter_21__i17/SR   counter_21__i18/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
clk                                                          NET DELAY           5.499                 47.165  15      
{counter_21__i17/CK   counter_21__i18/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.026  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : {counter_21__i19/SR   counter_21__i20/SR}  (SLICE_R12C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.026 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[21]                                                  NET DELAY           2.141                  9.028  2       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R13C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
n19                                                          NET DELAY           3.146                 12.623  1       
i8_4_lut_adj_2/B->i8_4_lut_adj_2/Z        SLICE_R11C4B       A0_TO_F0_DELAY      0.476                 13.099  1       
n23                                                          NET DELAY           0.304                 13.403  1       
i5_4_lut/B->i5_4_lut/Z                    SLICE_R11C4B       C1_TO_F1_DELAY      0.449                 13.852  1       
n14                                                          NET DELAY           2.168                 16.020  1       
i8_4_lut_adj_3/C->i8_4_lut_adj_3/Z        SLICE_R11C4C       D1_TO_F1_DELAY      0.449                 16.469  14      
n289                                                         NET DELAY           2.141                 18.610  14      
{counter_21__i19/SR   counter_21__i20/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
clk                                                          NET DELAY           5.499                 47.165  15      
{counter_21__i19/CK   counter_21__i20/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.026  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : {counter_21__i21/SR   counter_21__i22/SR}  (SLICE_R12C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.026 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[21]                                                  NET DELAY           2.141                  9.028  2       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R13C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
n19                                                          NET DELAY           3.146                 12.623  1       
i8_4_lut_adj_2/B->i8_4_lut_adj_2/Z        SLICE_R11C4B       A0_TO_F0_DELAY      0.476                 13.099  1       
n23                                                          NET DELAY           0.304                 13.403  1       
i5_4_lut/B->i5_4_lut/Z                    SLICE_R11C4B       C1_TO_F1_DELAY      0.449                 13.852  1       
n14                                                          NET DELAY           2.168                 16.020  1       
i8_4_lut_adj_3/C->i8_4_lut_adj_3/Z        SLICE_R11C4C       D1_TO_F1_DELAY      0.449                 16.469  14      
n289                                                         NET DELAY           2.141                 18.610  14      
{counter_21__i21/SR   counter_21__i22/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
clk                                                          NET DELAY           5.499                 47.165  15      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.026  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sel/D                                    |    1.743 ns 
counter_21__i16/D                        |    1.913 ns 
counter_21__i17/D                        |    1.913 ns 
counter_21__i18/D                        |    1.913 ns 
counter_21__i19/D                        |    1.913 ns 
counter_21__i20/D                        |    1.913 ns 
counter_21__i21/D                        |    1.913 ns 
counter_21__i22/D                        |    1.913 ns 
counter_21__i23/D                        |    1.913 ns 
counter_21__i24/D                        |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sel/Q  (SLICE_R11C2A)
Path End         : sel/D  (SLICE_R11C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
sel/CK                                                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sel/CK->sel/Q                             SLICE_R11C2A       CLK_TO_Q1_DELAY  0.779                  3.863  4       
mux1/seg_power_c                                             NET DELAY        0.712                  4.575  4       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R11C2A       D1_TO_F1_DELAY   0.252                  4.827  1       
n285                                                         NET DELAY        0.000                  4.827  1       
sel/D                                                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
sel/CK                                                       CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i16/Q  (SLICE_R12C5A)
Path End         : counter_21__i16/D  (SLICE_R12C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i15/CK   counter_21__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_21__i16/CK->counter_21__i16/Q     SLICE_R12C5A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[16]                                                  NET DELAY        0.882                  4.745  2       
counter_21_add_4_17/C1->counter_21_add_4_17/S1
                                          SLICE_R12C5A       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[16]                                                     NET DELAY        0.000                  4.997  1       
counter_21__i16/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i15/CK   counter_21__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i17/Q  (SLICE_R12C5B)
Path End         : counter_21__i17/D  (SLICE_R12C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i17/CK   counter_21__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_21__i17/CK->counter_21__i17/Q     SLICE_R12C5B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[17]                                                  NET DELAY        0.882                  4.745  2       
counter_21_add_4_19/C0->counter_21_add_4_19/S0
                                          SLICE_R12C5B       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[17]                                                     NET DELAY        0.000                  4.997  1       
counter_21__i17/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i17/CK   counter_21__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i18/Q  (SLICE_R12C5B)
Path End         : counter_21__i18/D  (SLICE_R12C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i17/CK   counter_21__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_21__i18/CK->counter_21__i18/Q     SLICE_R12C5B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[18]                                                  NET DELAY        0.882                  4.745  2       
counter_21_add_4_19/C1->counter_21_add_4_19/S1
                                          SLICE_R12C5B       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[18]                                                     NET DELAY        0.000                  4.997  1       
counter_21__i18/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i17/CK   counter_21__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i19/Q  (SLICE_R12C5C)
Path End         : counter_21__i19/D  (SLICE_R12C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i19/CK   counter_21__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_21__i19/CK->counter_21__i19/Q     SLICE_R12C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[19]                                                  NET DELAY        0.882                  4.745  2       
counter_21_add_4_21/C0->counter_21_add_4_21/S0
                                          SLICE_R12C5C       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[19]                                                     NET DELAY        0.000                  4.997  1       
counter_21__i19/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i19/CK   counter_21__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i20/Q  (SLICE_R12C5C)
Path End         : counter_21__i20/D  (SLICE_R12C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i19/CK   counter_21__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_21__i20/CK->counter_21__i20/Q     SLICE_R12C5C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[20]                                                  NET DELAY        0.882                  4.745  2       
counter_21_add_4_21/C1->counter_21_add_4_21/S1
                                          SLICE_R12C5C       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[20]                                                     NET DELAY        0.000                  4.997  1       
counter_21__i20/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i19/CK   counter_21__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i21/Q  (SLICE_R12C5D)
Path End         : counter_21__i21/D  (SLICE_R12C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_21__i21/CK->counter_21__i21/Q     SLICE_R12C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[21]                                                  NET DELAY        0.882                  4.745  2       
counter_21_add_4_23/C0->counter_21_add_4_23/S0
                                          SLICE_R12C5D       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[21]                                                     NET DELAY        0.000                  4.997  1       
counter_21__i21/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i22/Q  (SLICE_R12C5D)
Path End         : counter_21__i22/D  (SLICE_R12C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_21__i22/CK->counter_21__i22/Q     SLICE_R12C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[22]                                                  NET DELAY        0.882                  4.745  2       
counter_21_add_4_23/C1->counter_21_add_4_23/S1
                                          SLICE_R12C5D       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[22]                                                     NET DELAY        0.000                  4.997  1       
counter_21__i22/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i21/CK   counter_21__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i23/Q  (SLICE_R12C6A)
Path End         : counter_21__i23/D  (SLICE_R12C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i23/CK   counter_21__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_21__i23/CK->counter_21__i23/Q     SLICE_R12C6A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[23]                                                  NET DELAY        0.882                  4.745  2       
counter_21_add_4_25/C0->counter_21_add_4_25/S0
                                          SLICE_R12C6A       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[23]                                                     NET DELAY        0.000                  4.997  1       
counter_21__i23/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i23/CK   counter_21__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21__i24/Q  (SLICE_R12C6A)
Path End         : counter_21__i24/D  (SLICE_R12C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i23/CK   counter_21__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_21__i24/CK->counter_21__i24/Q     SLICE_R12C6A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[24]                                                  NET DELAY        0.882                  4.745  2       
counter_21_add_4_25/C1->counter_21_add_4_25/S1
                                          SLICE_R12C6A       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[24]                                                     NET DELAY        0.000                  4.997  1       
counter_21__i24/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_21__i23/CK   counter_21__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



