
Insole_data_acquisition_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ebe8  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  0800ee20  0800ee20  0000fe20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800f0e0  0800f0e0  000100e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800f0e4  0800f0e4  000100e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000365  20000000  0800f0e8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000ab4  20000368  0800f44d  00011368  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000e1c  0800f44d  00011e1c  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00011365  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002ca47  00000000  00000000  0001139b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00004d6b  00000000  00000000  0003dde2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00002200  00000000  00000000  00042b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001a45  00000000  00000000  00044d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00039a6a  00000000  00000000  00046795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00029cc5  00000000  00000000  000801ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00160b22  00000000  00000000  000a9ec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0020a9e6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00009340  00000000  00000000  0020aa2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000077  00000000  00000000  00213d6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000368 	.word	0x20000368
 8000254:	00000000 	.word	0x00000000
 8000258:	0800ee08 	.word	0x0800ee08

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	2000036c 	.word	0x2000036c
 8000274:	0800ee08 	.word	0x0800ee08

08000278 <MX_BlueNRG_2_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_2_Init(uint8_t TxPower)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b084      	sub	sp, #16
 800027c:	af00      	add	r7, sp, #0
 800027e:	4603      	mov	r3, r0
 8000280:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END BlueNRG_2_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  uint8_t ret;

  hci_init(APP_UserEvtRx, NULL);
 8000282:	2100      	movs	r1, #0
 8000284:	4808      	ldr	r0, [pc, #32]	@ (80002a8 <MX_BlueNRG_2_Init+0x30>)
 8000286:	f00e f959 	bl	800e53c <hci_init>
  PRINT_DBG("\033[H");  /* serial console cursor to home */
  PRINT_DBG("BlueNRG-2 ResCap_BLESensor-App Application\r\n");


  /* Init Sensor Device */
  ret = Sensor_DeviceInit(TxPower);
 800028a:	79fb      	ldrb	r3, [r7, #7]
 800028c:	4618      	mov	r0, r3
 800028e:	f000 f821 	bl	80002d4 <Sensor_DeviceInit>
 8000292:	4603      	mov	r3, r0
 8000294:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS)
 8000296:	7bfb      	ldrb	r3, [r7, #15]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d001      	beq.n	80002a0 <MX_BlueNRG_2_Init+0x28>
  {
    PRINT_DBG("SensorDeviceInit()--> Failed 0x%02x\r\n", ret);
    while(1);
 800029c:	bf00      	nop
 800029e:	e7fd      	b.n	800029c <MX_BlueNRG_2_Init+0x24>
  PRINT_DBG("BLE Stack Initialized & Device Configured\r\n");

  /* USER CODE BEGIN BlueNRG_2_Init_PostTreatment */

  /* USER CODE END BlueNRG_2_Init_PostTreatment */
}
 80002a0:	bf00      	nop
 80002a2:	3710      	adds	r7, #16
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	080012c9 	.word	0x080012c9

080002ac <MX_BlueNRG_2_UpdateData>:
 *  @param  Dataselect Selector of data to be updated
 *
 *  @retval None
 */
void MX_BlueNRG_2_UpdateData(uint16_t Resistive[], uint32_t Capacitive[], uint8_t Dataselect)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	60f8      	str	r0, [r7, #12]
 80002b4:	60b9      	str	r1, [r7, #8]
 80002b6:	4613      	mov	r3, r2
 80002b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN BlueNRG_2_Process_PreTreatment */

  /* USER CODE END BlueNRG_2_Process_PreTreatment */

  hci_user_evt_proc();
 80002ba:	f00e fab9 	bl	800e830 <hci_user_evt_proc>
  Update_Data(Resistive, Capacitive, Dataselect);
 80002be:	79fb      	ldrb	r3, [r7, #7]
 80002c0:	461a      	mov	r2, r3
 80002c2:	68b9      	ldr	r1, [r7, #8]
 80002c4:	68f8      	ldr	r0, [r7, #12]
 80002c6:	f000 f8a5 	bl	8000414 <Update_Data>

  /* USER CODE BEGIN BlueNRG_2_Process_PostTreatment */

  /* USER CODE END BlueNRG_2_Process_PostTreatment */
}
 80002ca:	bf00      	nop
 80002cc:	3710      	adds	r7, #16
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
	...

080002d4 <Sensor_DeviceInit>:
 *
 * @param  TxPower	Transmit power --> 0:-15dBm, 1:-12dBm, 2:-8dBm, 3:-5dBm, 4:-2dBm, 5:+1dBm, 6:+5dBm, 7:+8dBm
 * @retval BLE Status
 */
uint8_t Sensor_DeviceInit(uint8_t TxPower)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b08e      	sub	sp, #56	@ 0x38
 80002d8:	af06      	add	r7, sp, #24
 80002da:	4603      	mov	r3, r0
 80002dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret;
  uint16_t service_handle, dev_name_char_handle, appearance_char_handle;
  uint8_t device_name[] = {SENSOR_DEMO_NAME};
 80002de:	4a4a      	ldr	r2, [pc, #296]	@ (8000408 <Sensor_DeviceInit+0x134>)
 80002e0:	f107 0310 	add.w	r3, r7, #16
 80002e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002e8:	6018      	str	r0, [r3, #0]
 80002ea:	3304      	adds	r3, #4
 80002ec:	8019      	strh	r1, [r3, #0]
 80002ee:	3302      	adds	r3, #2
 80002f0:	0c0a      	lsrs	r2, r1, #16
 80002f2:	701a      	strb	r2, [r3, #0]
  uint8_t  hwVersion;
  uint16_t fwVersion;
  uint8_t  bdaddr_len_out;
  uint8_t  config_data_stored_static_random_address = 0x80; /* Offset of the static random address stored in NVM */
 80002f4:	2380      	movs	r3, #128	@ 0x80
 80002f6:	77fb      	strb	r3, [r7, #31]

  /* Sw reset of the device */
  hci_reset();
 80002f8:	f00c feb3 	bl	800d062 <hci_reset>
  /**
   *  To support both the BlueNRG-2 and the BlueNRG-2N a minimum delay of 2000ms is required at device boot
   */
  HAL_Delay(2000);
 80002fc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000300:	f002 fdbe 	bl	8002e80 <HAL_Delay>


  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000304:	f107 020c 	add.w	r2, r7, #12
 8000308:	f107 030f 	add.w	r3, r7, #15
 800030c:	4611      	mov	r1, r2
 800030e:	4618      	mov	r0, r3
 8000310:	f000 f91a 	bl	8000548 <getBlueNRGVersion>

  PRINT_DBG("HWver %d\nFWver %d\r\n", hwVersion, fwVersion);

  ret = aci_hal_read_config_data(config_data_stored_static_random_address,
 8000314:	f107 010b 	add.w	r1, r7, #11
 8000318:	7ffb      	ldrb	r3, [r7, #31]
 800031a:	4a3c      	ldr	r2, [pc, #240]	@ (800040c <Sensor_DeviceInit+0x138>)
 800031c:	4618      	mov	r0, r3
 800031e:	f00d ff7c 	bl	800e21a <aci_hal_read_config_data>
 8000322:	4603      	mov	r3, r0
 8000324:	77bb      	strb	r3, [r7, #30]

  if (ret) {
    PRINT_DBG("Read Static Random address failed.\r\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000326:	4b39      	ldr	r3, [pc, #228]	@ (800040c <Sensor_DeviceInit+0x138>)
 8000328:	795b      	ldrb	r3, [r3, #5]
 800032a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800032e:	2bc0      	cmp	r3, #192	@ 0xc0
 8000330:	d001      	beq.n	8000336 <Sensor_DeviceInit+0x62>
    PRINT_DBG("Static Random address not well formed.\r\n");
    while(1);
 8000332:	bf00      	nop
 8000334:	e7fd      	b.n	8000332 <Sensor_DeviceInit+0x5e>
  }


  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8000336:	7afb      	ldrb	r3, [r7, #11]
 8000338:	4a34      	ldr	r2, [pc, #208]	@ (800040c <Sensor_DeviceInit+0x138>)
 800033a:	4619      	mov	r1, r3
 800033c:	2000      	movs	r0, #0
 800033e:	f00d fede 	bl	800e0fe <aci_hal_write_config_data>
 8000342:	4603      	mov	r3, r0
 8000344:	77bb      	strb	r3, [r7, #30]
  }

  /* Set the TX power to TxPower */
  //EN_HIGH_POWER Always ON
  //TxPower --> 0:-15dBm, 1:-12dBm, 2:-8dBm, 3:-5dBm, 4:-2dBm, 5:+1dBm, 6:+5dBm, 7:+8dBm
  ret = aci_hal_set_tx_power_level(1, TxPower);
 8000346:	79fb      	ldrb	r3, [r7, #7]
 8000348:	4619      	mov	r1, r3
 800034a:	2001      	movs	r0, #1
 800034c:	f00d ffe9 	bl	800e322 <aci_hal_set_tx_power_level>
 8000350:	4603      	mov	r3, r0
 8000352:	77bb      	strb	r3, [r7, #30]
  else {
    PRINT_DBG("aci_hal_set_tx_power_level --> SUCCESS\r\n");
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000354:	f00d fbbb 	bl	800dace <aci_gatt_init>
 8000358:	4603      	mov	r3, r0
 800035a:	77bb      	strb	r3, [r7, #30]
  if (ret != BLE_STATUS_SUCCESS) {
 800035c:	7fbb      	ldrb	r3, [r7, #30]
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <Sensor_DeviceInit+0x92>
    PRINT_DBG("aci_gatt_init() failed: 0x%02x\r\n", ret);
    return ret;
 8000362:	7fbb      	ldrb	r3, [r7, #30]
 8000364:	e04c      	b.n	8000400 <Sensor_DeviceInit+0x12c>
  else {
    PRINT_DBG("aci_gatt_init() --> SUCCESS\r\n");
  }

  /* GAP Init */
  ret = aci_gap_init(GAP_PERIPHERAL_ROLE, 0x00, 0x07, &service_handle, &dev_name_char_handle,
 8000366:	f107 021c 	add.w	r2, r7, #28
 800036a:	f107 0318 	add.w	r3, r7, #24
 800036e:	9301      	str	r3, [sp, #4]
 8000370:	f107 031a 	add.w	r3, r7, #26
 8000374:	9300      	str	r3, [sp, #0]
 8000376:	4613      	mov	r3, r2
 8000378:	2207      	movs	r2, #7
 800037a:	2100      	movs	r1, #0
 800037c:	2001      	movs	r0, #1
 800037e:	f00d f9f5 	bl	800d76c <aci_gap_init>
 8000382:	4603      	mov	r3, r0
 8000384:	77bb      	strb	r3, [r7, #30]
                     &appearance_char_handle);
  if (ret != BLE_STATUS_SUCCESS) {
 8000386:	7fbb      	ldrb	r3, [r7, #30]
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <Sensor_DeviceInit+0xbc>
    PRINT_DBG("aci_gap_init() failed: 0x%02x\r\n", ret);
    return ret;
 800038c:	7fbb      	ldrb	r3, [r7, #30]
 800038e:	e037      	b.n	8000400 <Sensor_DeviceInit+0x12c>
  else {
    PRINT_DBG("aci_gap_init() --> SUCCESS\r\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0, sizeof(device_name),
 8000390:	8bb8      	ldrh	r0, [r7, #28]
 8000392:	8b79      	ldrh	r1, [r7, #26]
 8000394:	f107 0310 	add.w	r3, r7, #16
 8000398:	9300      	str	r3, [sp, #0]
 800039a:	2307      	movs	r3, #7
 800039c:	2200      	movs	r2, #0
 800039e:	f00d fd9e 	bl	800dede <aci_gatt_update_char_value>
 80003a2:	4603      	mov	r3, r0
 80003a4:	77bb      	strb	r3, [r7, #30]
                                   device_name);
  if (ret != BLE_STATUS_SUCCESS) {
 80003a6:	7fbb      	ldrb	r3, [r7, #30]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <Sensor_DeviceInit+0xdc>
    PRINT_DBG("aci_gatt_update_char_value() failed: 0x%02x\r\n", ret);
    return ret;
 80003ac:	7fbb      	ldrb	r3, [r7, #30]
 80003ae:	e027      	b.n	8000400 <Sensor_DeviceInit+0x12c>

  /*
   * Clear security database: this implies that each time the application is executed
   * the full bonding process is executed (with PassKey generation and setting).
   */
  ret = aci_gap_clear_security_db();
 80003b0:	f00d fb64 	bl	800da7c <aci_gap_clear_security_db>
 80003b4:	4603      	mov	r3, r0
 80003b6:	77bb      	strb	r3, [r7, #30]

  /*
   * Set the I/O capability otherwise the Central device (e.g. the smartphone) will
   * propose a PIN that will be accepted without any control.
   */
  if (aci_gap_set_io_capability(IO_CAP_DISPLAY_ONLY)==BLE_STATUS_SUCCESS) {
 80003b8:	2000      	movs	r0, #0
 80003ba:	f00d f83d 	bl	800d438 <aci_gap_set_io_capability>
  } else {
    PRINT_DBG("Error Setting I/O Capability\r\n");
  }

  /* BLE Security v4.2 is supported: BLE stack FW version >= 2.x (new API prototype) */
  ret = aci_gap_set_authentication_requirement(BONDING,
 80003be:	2300      	movs	r3, #0
 80003c0:	9304      	str	r3, [sp, #16]
 80003c2:	4b13      	ldr	r3, [pc, #76]	@ (8000410 <Sensor_DeviceInit+0x13c>)
 80003c4:	9303      	str	r3, [sp, #12]
 80003c6:	2301      	movs	r3, #1
 80003c8:	9302      	str	r3, [sp, #8]
 80003ca:	2310      	movs	r3, #16
 80003cc:	9301      	str	r3, [sp, #4]
 80003ce:	2307      	movs	r3, #7
 80003d0:	9300      	str	r3, [sp, #0]
 80003d2:	2300      	movs	r3, #0
 80003d4:	2201      	movs	r2, #1
 80003d6:	2101      	movs	r1, #1
 80003d8:	2001      	movs	r0, #1
 80003da:	f00d f88a 	bl	800d4f2 <aci_gap_set_authentication_requirement>
 80003de:	4603      	mov	r3, r0
 80003e0:	77bb      	strb	r3, [r7, #30]
                                               16,
                                               DONOT_USE_FIXED_PIN_FOR_PAIRING,
                                               PERIPHERAL_PASS_KEY,
                                               0x00); /* - 0x00: Public Identity Address
                                                         - 0x01: Random (static) Identity Address */
  if (ret != BLE_STATUS_SUCCESS) {
 80003e2:	7fbb      	ldrb	r3, [r7, #30]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <Sensor_DeviceInit+0x118>
    PRINT_DBG("aci_gap_set_authentication_requirement()failed: 0x%02x\r\n", ret);
    return ret;
 80003e8:	7fbb      	ldrb	r3, [r7, #30]
 80003ea:	e009      	b.n	8000400 <Sensor_DeviceInit+0x12c>
    PRINT_DBG("aci_gap_set_authentication_requirement() --> SUCCESS\r\n");
  }

  PRINT_DBG("BLE Stack Initialized with SUCCESS\r\n");

  ret = Add_HWServW2ST_Service();
 80003ec:	f000 f99a 	bl	8000724 <Add_HWServW2ST_Service>
 80003f0:	4603      	mov	r3, r0
 80003f2:	77bb      	strb	r3, [r7, #30]
  if (ret == BLE_STATUS_SUCCESS) {
 80003f4:	7fbb      	ldrb	r3, [r7, #30]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <Sensor_DeviceInit+0x12a>
    PRINT_DBG("BlueNRG2 HW service added successfully.\r\n");
  }
  else {
    PRINT_DBG("Error while adding BlueNRG2 HW service: 0x%02x\r\n", ret);
    while(1);
 80003fa:	bf00      	nop
 80003fc:	e7fd      	b.n	80003fa <Sensor_DeviceInit+0x126>
  }
  return BLE_STATUS_SUCCESS;
 80003fe:	2300      	movs	r3, #0
}
 8000400:	4618      	mov	r0, r3
 8000402:	3720      	adds	r7, #32
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	0800ee20 	.word	0x0800ee20
 800040c:	20000384 	.word	0x20000384
 8000410:	0001e240 	.word	0x0001e240

08000414 <Update_Data>:
 *
 * @param  None
 * @retval None
 */
static void Update_Data(uint16_t Resistive[], uint32_t Capacitive[], uint8_t Dataselect)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b086      	sub	sp, #24
 8000418:	af00      	add	r7, sp, #0
 800041a:	60f8      	str	r0, [r7, #12]
 800041c:	60b9      	str	r1, [r7, #8]
 800041e:	4613      	mov	r3, r2
 8000420:	71fb      	strb	r3, [r7, #7]
  uint8_t ret;

  /* Make the device discoverable */
  if(set_connectable)
 8000422:	4b3e      	ldr	r3, [pc, #248]	@ (800051c <Update_Data+0x108>)
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	b2db      	uxtb	r3, r3
 8000428:	2b00      	cmp	r3, #0
 800042a:	d004      	beq.n	8000436 <Update_Data+0x22>
  {
    Set_DeviceConnectable();
 800042c:	f000 fed8 	bl	80011e0 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8000430:	4b3a      	ldr	r3, [pc, #232]	@ (800051c <Update_Data+0x108>)
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]
  }

  if ((connected) && (!pairing))
 8000436:	4b3a      	ldr	r3, [pc, #232]	@ (8000520 <Update_Data+0x10c>)
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	b2db      	uxtb	r3, r3
 800043c:	2b00      	cmp	r3, #0
 800043e:	d00f      	beq.n	8000460 <Update_Data+0x4c>
 8000440:	4b38      	ldr	r3, [pc, #224]	@ (8000524 <Update_Data+0x110>)
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	b2db      	uxtb	r3, r3
 8000446:	2b00      	cmp	r3, #0
 8000448:	d10a      	bne.n	8000460 <Update_Data+0x4c>
  {
    ret = aci_gap_slave_security_req(connection_handle);
 800044a:	4b37      	ldr	r3, [pc, #220]	@ (8000528 <Update_Data+0x114>)
 800044c:	881b      	ldrh	r3, [r3, #0]
 800044e:	b29b      	uxth	r3, r3
 8000450:	4618      	mov	r0, r3
 8000452:	f00d fa38 	bl	800d8c6 <aci_gap_slave_security_req>
 8000456:	4603      	mov	r3, r0
 8000458:	75fb      	strb	r3, [r7, #23]
      PRINT_DBG("aci_gap_slave_security_req() failed:0x%02x\r\n", ret);
    }
    else {
      PRINT_DBG("aci_gap_slave_security_req --> SUCCESS\r\n");
    }
    pairing = TRUE;
 800045a:	4b32      	ldr	r3, [pc, #200]	@ (8000524 <Update_Data+0x110>)
 800045c:	2201      	movs	r2, #1
 800045e:	701a      	strb	r2, [r3, #0]
  }

    if (paired)
 8000460:	4b32      	ldr	r3, [pc, #200]	@ (800052c <Update_Data+0x118>)
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	b2db      	uxtb	r3, r3
 8000466:	2b00      	cmp	r3, #0
 8000468:	d053      	beq.n	8000512 <Update_Data+0xfe>
    {
      if ((send_res1) && ((Dataselect == 0) || (Dataselect == 1))) {
 800046a:	4b31      	ldr	r3, [pc, #196]	@ (8000530 <Update_Data+0x11c>)
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	b2db      	uxtb	r3, r3
 8000470:	2b00      	cmp	r3, #0
 8000472:	d008      	beq.n	8000486 <Update_Data+0x72>
 8000474:	79fb      	ldrb	r3, [r7, #7]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d002      	beq.n	8000480 <Update_Data+0x6c>
 800047a:	79fb      	ldrb	r3, [r7, #7]
 800047c:	2b01      	cmp	r3, #1
 800047e:	d102      	bne.n	8000486 <Update_Data+0x72>
        /* Update Resistive data */
        Res1_Update(Resistive);
 8000480:	68f8      	ldr	r0, [r7, #12]
 8000482:	f000 fb2d 	bl	8000ae0 <Res1_Update>
      }
      if ((send_res2) && ((Dataselect == 0) || (Dataselect == 1))) {
 8000486:	4b2b      	ldr	r3, [pc, #172]	@ (8000534 <Update_Data+0x120>)
 8000488:	781b      	ldrb	r3, [r3, #0]
 800048a:	b2db      	uxtb	r3, r3
 800048c:	2b00      	cmp	r3, #0
 800048e:	d008      	beq.n	80004a2 <Update_Data+0x8e>
 8000490:	79fb      	ldrb	r3, [r7, #7]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d002      	beq.n	800049c <Update_Data+0x88>
 8000496:	79fb      	ldrb	r3, [r7, #7]
 8000498:	2b01      	cmp	r3, #1
 800049a:	d102      	bne.n	80004a2 <Update_Data+0x8e>
	    /* Update Resistive data */
	    Res2_Update(Resistive);
 800049c:	68f8      	ldr	r0, [r7, #12]
 800049e:	f000 fb73 	bl	8000b88 <Res2_Update>
	  }

      if ((send_cap1) && ((Dataselect == 0) || (Dataselect == 2))) {
 80004a2:	4b25      	ldr	r3, [pc, #148]	@ (8000538 <Update_Data+0x124>)
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	b2db      	uxtb	r3, r3
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d008      	beq.n	80004be <Update_Data+0xaa>
 80004ac:	79fb      	ldrb	r3, [r7, #7]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d002      	beq.n	80004b8 <Update_Data+0xa4>
 80004b2:	79fb      	ldrb	r3, [r7, #7]
 80004b4:	2b02      	cmp	r3, #2
 80004b6:	d102      	bne.n	80004be <Update_Data+0xaa>
        /* Update Capacitive data */
    	Cap1_Update(Capacitive);
 80004b8:	68b8      	ldr	r0, [r7, #8]
 80004ba:	f000 fbb9 	bl	8000c30 <Cap1_Update>
      }
      if ((send_cap2) && ((Dataselect == 0) || (Dataselect == 2))) {
 80004be:	4b1f      	ldr	r3, [pc, #124]	@ (800053c <Update_Data+0x128>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	b2db      	uxtb	r3, r3
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d008      	beq.n	80004da <Update_Data+0xc6>
 80004c8:	79fb      	ldrb	r3, [r7, #7]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d002      	beq.n	80004d4 <Update_Data+0xc0>
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	2b02      	cmp	r3, #2
 80004d2:	d102      	bne.n	80004da <Update_Data+0xc6>
    	/* Update Capacitive data */
    	Cap2_Update(Capacitive);
 80004d4:	68b8      	ldr	r0, [r7, #8]
 80004d6:	f000 fc19 	bl	8000d0c <Cap2_Update>
      }
      if ((send_cap3) && ((Dataselect == 0) || (Dataselect == 2))) {
 80004da:	4b19      	ldr	r3, [pc, #100]	@ (8000540 <Update_Data+0x12c>)
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	b2db      	uxtb	r3, r3
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d008      	beq.n	80004f6 <Update_Data+0xe2>
 80004e4:	79fb      	ldrb	r3, [r7, #7]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d002      	beq.n	80004f0 <Update_Data+0xdc>
 80004ea:	79fb      	ldrb	r3, [r7, #7]
 80004ec:	2b02      	cmp	r3, #2
 80004ee:	d102      	bne.n	80004f6 <Update_Data+0xe2>
		/* Update Capacitive data */
		Cap3_Update(Capacitive);
 80004f0:	68b8      	ldr	r0, [r7, #8]
 80004f2:	f000 fc7d 	bl	8000df0 <Cap3_Update>
      }
      if ((send_cap4) && ((Dataselect == 0) || (Dataselect == 2))) {
 80004f6:	4b13      	ldr	r3, [pc, #76]	@ (8000544 <Update_Data+0x130>)
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d008      	beq.n	8000512 <Update_Data+0xfe>
 8000500:	79fb      	ldrb	r3, [r7, #7]
 8000502:	2b00      	cmp	r3, #0
 8000504:	d002      	beq.n	800050c <Update_Data+0xf8>
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	2b02      	cmp	r3, #2
 800050a:	d102      	bne.n	8000512 <Update_Data+0xfe>
		/* Update Capacitive data */
		Cap4_Update(Capacitive);
 800050c:	68b8      	ldr	r0, [r7, #8]
 800050e:	f000 fce1 	bl	8000ed4 <Cap4_Update>
      }
    }
}
 8000512:	bf00      	nop
 8000514:	3718      	adds	r7, #24
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000000 	.word	0x20000000
 8000520:	200003c0 	.word	0x200003c0
 8000524:	200003c1 	.word	0x200003c1
 8000528:	200003be 	.word	0x200003be
 800052c:	200003c2 	.word	0x200003c2
 8000530:	200003b8 	.word	0x200003b8
 8000534:	200003b9 	.word	0x200003b9
 8000538:	200003ba 	.word	0x200003ba
 800053c:	200003bb 	.word	0x200003bb
 8000540:	200003bc 	.word	0x200003bc
 8000544:	200003bd 	.word	0x200003bd

08000548 <getBlueNRGVersion>:
 * @param  Hardware version
 * @param  Firmware version
 * @retval Status
 */
uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8000548:	b590      	push	{r4, r7, lr}
 800054a:	b089      	sub	sp, #36	@ 0x24
 800054c:	af02      	add	r7, sp, #8
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_read_local_version_information(&hci_version, &hci_revision, &lmp_pal_version,
 8000552:	f107 0410 	add.w	r4, r7, #16
 8000556:	f107 0215 	add.w	r2, r7, #21
 800055a:	f107 0112 	add.w	r1, r7, #18
 800055e:	f107 0016 	add.w	r0, r7, #22
 8000562:	f107 030e 	add.w	r3, r7, #14
 8000566:	9300      	str	r3, [sp, #0]
 8000568:	4623      	mov	r3, r4
 800056a:	f00c fda3 	bl	800d0b4 <hci_read_local_version_information>
 800056e:	4603      	mov	r3, r0
 8000570:	75fb      	strb	r3, [r7, #23]
                                              &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8000572:	7dfb      	ldrb	r3, [r7, #23]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d124      	bne.n	80005c2 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 8000578:	8a7b      	ldrh	r3, [r7, #18]
 800057a:	0a1b      	lsrs	r3, r3, #8
 800057c:	b29b      	uxth	r3, r3
 800057e:	b2da      	uxtb	r2, r3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8000584:	8a7b      	ldrh	r3, [r7, #18]
 8000586:	021b      	lsls	r3, r3, #8
 8000588:	b29a      	uxth	r2, r3
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	881b      	ldrh	r3, [r3, #0]
 8000592:	b21a      	sxth	r2, r3
 8000594:	89fb      	ldrh	r3, [r7, #14]
 8000596:	b21b      	sxth	r3, r3
 8000598:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800059c:	b21b      	sxth	r3, r3
 800059e:	4313      	orrs	r3, r2
 80005a0:	b21b      	sxth	r3, r3
 80005a2:	b29a      	uxth	r2, r3
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	881b      	ldrh	r3, [r3, #0]
 80005ac:	b21a      	sxth	r2, r3
 80005ae:	89fb      	ldrh	r3, [r7, #14]
 80005b0:	b21b      	sxth	r3, r3
 80005b2:	f003 030f 	and.w	r3, r3, #15
 80005b6:	b21b      	sxth	r3, r3
 80005b8:	4313      	orrs	r3, r2
 80005ba:	b21b      	sxth	r3, r3
 80005bc:	b29a      	uxth	r2, r3
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	801a      	strh	r2, [r3, #0]
  }
  return status;
 80005c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	371c      	adds	r7, #28
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd90      	pop	{r4, r7, pc}

080005cc <hci_le_connection_complete_event>:
                                      uint8_t Peer_Address[6],
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)
{
 80005cc:	b490      	push	{r4, r7}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4604      	mov	r4, r0
 80005d4:	4608      	mov	r0, r1
 80005d6:	4611      	mov	r1, r2
 80005d8:	461a      	mov	r2, r3
 80005da:	4623      	mov	r3, r4
 80005dc:	71fb      	strb	r3, [r7, #7]
 80005de:	4603      	mov	r3, r0
 80005e0:	80bb      	strh	r3, [r7, #4]
 80005e2:	460b      	mov	r3, r1
 80005e4:	71bb      	strb	r3, [r7, #6]
 80005e6:	4613      	mov	r3, r2
 80005e8:	70fb      	strb	r3, [r7, #3]
  connected = TRUE;
 80005ea:	4b08      	ldr	r3, [pc, #32]	@ (800060c <hci_le_connection_complete_event+0x40>)
 80005ec:	2201      	movs	r2, #1
 80005ee:	701a      	strb	r2, [r3, #0]
#if (!SECURE_PAIRING)
  pairing = TRUE;
 80005f0:	4b07      	ldr	r3, [pc, #28]	@ (8000610 <hci_le_connection_complete_event+0x44>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	701a      	strb	r2, [r3, #0]
  paired = TRUE;
 80005f6:	4b07      	ldr	r3, [pc, #28]	@ (8000614 <hci_le_connection_complete_event+0x48>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	701a      	strb	r2, [r3, #0]
#endif
  connection_handle = Connection_Handle;
 80005fc:	4a06      	ldr	r2, [pc, #24]	@ (8000618 <hci_le_connection_complete_event+0x4c>)
 80005fe:	88bb      	ldrh	r3, [r7, #4]
 8000600:	8013      	strh	r3, [r2, #0]

  PRINT_DBG("Connected (%02x %02x %02x %02x %02x %02x)\r\n", Peer_Address[5], Peer_Address[4], Peer_Address[3],
                                                             Peer_Address[2], Peer_Address[1], Peer_Address[0]);

}
 8000602:	bf00      	nop
 8000604:	3708      	adds	r7, #8
 8000606:	46bd      	mov	sp, r7
 8000608:	bc90      	pop	{r4, r7}
 800060a:	4770      	bx	lr
 800060c:	200003c0 	.word	0x200003c0
 8000610:	200003c1 	.word	0x200003c1
 8000614:	200003c2 	.word	0x200003c2
 8000618:	200003be 	.word	0x200003be

0800061c <hci_disconnection_complete_event>:
 * @retval See file bluenrg1_events.h
 */
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	71fb      	strb	r3, [r7, #7]
 8000626:	460b      	mov	r3, r1
 8000628:	80bb      	strh	r3, [r7, #4]
 800062a:	4613      	mov	r3, r2
 800062c:	71bb      	strb	r3, [r7, #6]
  connected = FALSE;
 800062e:	4b0a      	ldr	r3, [pc, #40]	@ (8000658 <hci_disconnection_complete_event+0x3c>)
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]
  pairing = FALSE;
 8000634:	4b09      	ldr	r3, [pc, #36]	@ (800065c <hci_disconnection_complete_event+0x40>)
 8000636:	2200      	movs	r2, #0
 8000638:	701a      	strb	r2, [r3, #0]
  paired = FALSE;
 800063a:	4b09      	ldr	r3, [pc, #36]	@ (8000660 <hci_disconnection_complete_event+0x44>)
 800063c:	2200      	movs	r2, #0
 800063e:	701a      	strb	r2, [r3, #0]

  /* Make the device connectable again */
  set_connectable = TRUE;
 8000640:	4b08      	ldr	r3, [pc, #32]	@ (8000664 <hci_disconnection_complete_event+0x48>)
 8000642:	2201      	movs	r2, #1
 8000644:	701a      	strb	r2, [r3, #0]
  connection_handle = 0;
 8000646:	4b08      	ldr	r3, [pc, #32]	@ (8000668 <hci_disconnection_complete_event+0x4c>)
 8000648:	2200      	movs	r2, #0
 800064a:	801a      	strh	r2, [r3, #0]
  PRINT_DBG("Disconnected (0x%02x)\r\n", Reason);

}
 800064c:	bf00      	nop
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	200003c0 	.word	0x200003c0
 800065c:	200003c1 	.word	0x200003c1
 8000660:	200003c2 	.word	0x200003c2
 8000664:	20000000 	.word	0x20000000
 8000668:	200003be 	.word	0x200003be

0800066c <aci_gatt_read_permit_req_event>:
 * @retval See file bluenrg1_events.h
 */
void aci_gatt_read_permit_req_event(uint16_t Connection_Handle,
                                    uint16_t Attribute_Handle,
                                    uint16_t Offset)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	80fb      	strh	r3, [r7, #6]
 8000676:	460b      	mov	r3, r1
 8000678:	80bb      	strh	r3, [r7, #4]
 800067a:	4613      	mov	r3, r2
 800067c:	807b      	strh	r3, [r7, #2]
  Read_Request_CB(Attribute_Handle);
 800067e:	88bb      	ldrh	r3, [r7, #4]
 8000680:	4618      	mov	r0, r3
 8000682:	f000 fc99 	bl	8000fb8 <Read_Request_CB>
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}

0800068e <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attribute_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 800068e:	b590      	push	{r4, r7, lr}
 8000690:	b085      	sub	sp, #20
 8000692:	af02      	add	r7, sp, #8
 8000694:	4604      	mov	r4, r0
 8000696:	4608      	mov	r0, r1
 8000698:	4611      	mov	r1, r2
 800069a:	461a      	mov	r2, r3
 800069c:	4623      	mov	r3, r4
 800069e:	80fb      	strh	r3, [r7, #6]
 80006a0:	4603      	mov	r3, r0
 80006a2:	80bb      	strh	r3, [r7, #4]
 80006a4:	460b      	mov	r3, r1
 80006a6:	807b      	strh	r3, [r7, #2]
 80006a8:	4613      	mov	r3, r2
 80006aa:	803b      	strh	r3, [r7, #0]
  Attribute_Modified_Request_CB(Connection_Handle, Attribute_Handle, Offset, Attr_Data_Length, Attr_Data);
 80006ac:	883b      	ldrh	r3, [r7, #0]
 80006ae:	b2dc      	uxtb	r4, r3
 80006b0:	887a      	ldrh	r2, [r7, #2]
 80006b2:	88b9      	ldrh	r1, [r7, #4]
 80006b4:	88f8      	ldrh	r0, [r7, #6]
 80006b6:	69bb      	ldr	r3, [r7, #24]
 80006b8:	9300      	str	r3, [sp, #0]
 80006ba:	4623      	mov	r3, r4
 80006bc:	f000 fce0 	bl	8001080 <Attribute_Modified_Request_CB>
}
 80006c0:	bf00      	nop
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd90      	pop	{r4, r7, pc}

080006c8 <aci_gap_pass_key_req_event>:
 *         aci_gap_pass_key_resp command.
 * @param  See file bluenrg1_events.h
 * @retval See file bluenrg1_events.h
 */
void aci_gap_pass_key_req_event(uint16_t Connection_Handle)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	80fb      	strh	r3, [r7, #6]
  uint8_t ret;

  ret = aci_gap_pass_key_resp(connection_handle, PERIPHERAL_PASS_KEY);
 80006d2:	4b06      	ldr	r3, [pc, #24]	@ (80006ec <aci_gap_pass_key_req_event+0x24>)
 80006d4:	881b      	ldrh	r3, [r3, #0]
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	4905      	ldr	r1, [pc, #20]	@ (80006f0 <aci_gap_pass_key_req_event+0x28>)
 80006da:	4618      	mov	r0, r3
 80006dc:	f00c ffd6 	bl	800d68c <aci_gap_pass_key_resp>
 80006e0:	4603      	mov	r3, r0
 80006e2:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINT_DBG("aci_gap_pass_key_resp failed:0x%02x\r\n", ret);
  } else {
    PRINT_DBG("aci_gap_pass_key_resp OK\r\n");
  }
}
 80006e4:	bf00      	nop
 80006e6:	3710      	adds	r7, #16
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	200003be 	.word	0x200003be
 80006f0:	0001e240 	.word	0x0001e240

080006f4 <aci_gap_pairing_complete_event>:
 *         timeout has occurred so that the upper layer can decide to disconnect the link.
 * @param  See file bluenrg1_events.h
 * @retval See file bluenrg1_events.h
 */
void aci_gap_pairing_complete_event(uint16_t connection_handle, uint8_t status, uint8_t reason)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	80fb      	strh	r3, [r7, #6]
 80006fe:	460b      	mov	r3, r1
 8000700:	717b      	strb	r3, [r7, #5]
 8000702:	4613      	mov	r3, r2
 8000704:	713b      	strb	r3, [r7, #4]
  if (status == 0x02) { /* Pairing Failed */
 8000706:	797b      	ldrb	r3, [r7, #5]
 8000708:	2b02      	cmp	r3, #2
 800070a:	d002      	beq.n	8000712 <aci_gap_pairing_complete_event+0x1e>
    PRINT_DBG("aci_gap_pairing_complete_event failed:0x%02x with reason 0x%02x\r\n", status, reason);
  }
  else {
    paired = TRUE;
 800070c:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <aci_gap_pairing_complete_event+0x2c>)
 800070e:	2201      	movs	r2, #1
 8000710:	701a      	strb	r2, [r3, #0]
    PRINT_DBG("aci_gap_pairing_complete_event with status 0x%02x\r\n", status);
  }
}
 8000712:	bf00      	nop
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	200003c2 	.word	0x200003c2

08000724 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Resistive and Capacitive characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 8000724:	b590      	push	{r4, r7, lr}
 8000726:	b08d      	sub	sp, #52	@ 0x34
 8000728:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];
  /* num of characteristics of this service */
  uint8_t char_number = 6;
 800072a:	2306      	movs	r3, #6
 800072c:	75fb      	strb	r3, [r7, #23]
  /* number of attribute records that can be added to this service */
  uint8_t max_attribute_records = 1+(3*char_number);
 800072e:	7dfb      	ldrb	r3, [r7, #23]
 8000730:	461a      	mov	r2, r3
 8000732:	0052      	lsls	r2, r2, #1
 8000734:	4413      	add	r3, r2
 8000736:	b2db      	uxtb	r3, r3
 8000738:	3301      	adds	r3, #1
 800073a:	75bb      	strb	r3, [r7, #22]

  /* add HW_SENS_W2ST service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 800073c:	231b      	movs	r3, #27
 800073e:	713b      	strb	r3, [r7, #4]
 8000740:	23c5      	movs	r3, #197	@ 0xc5
 8000742:	717b      	strb	r3, [r7, #5]
 8000744:	23d5      	movs	r3, #213	@ 0xd5
 8000746:	71bb      	strb	r3, [r7, #6]
 8000748:	23a5      	movs	r3, #165	@ 0xa5
 800074a:	71fb      	strb	r3, [r7, #7]
 800074c:	2302      	movs	r3, #2
 800074e:	723b      	strb	r3, [r7, #8]
 8000750:	2300      	movs	r3, #0
 8000752:	727b      	strb	r3, [r7, #9]
 8000754:	23b4      	movs	r3, #180	@ 0xb4
 8000756:	72bb      	strb	r3, [r7, #10]
 8000758:	239a      	movs	r3, #154	@ 0x9a
 800075a:	72fb      	strb	r3, [r7, #11]
 800075c:	23e1      	movs	r3, #225	@ 0xe1
 800075e:	733b      	strb	r3, [r7, #12]
 8000760:	2311      	movs	r3, #17
 8000762:	737b      	strb	r3, [r7, #13]
 8000764:	2301      	movs	r3, #1
 8000766:	73bb      	strb	r3, [r7, #14]
 8000768:	2300      	movs	r3, #0
 800076a:	73fb      	strb	r3, [r7, #15]
 800076c:	2300      	movs	r3, #0
 800076e:	743b      	strb	r3, [r7, #16]
 8000770:	2300      	movs	r3, #0
 8000772:	747b      	strb	r3, [r7, #17]
 8000774:	2300      	movs	r3, #0
 8000776:	74bb      	strb	r3, [r7, #18]
 8000778:	2300      	movs	r3, #0
 800077a:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800077c:	4baa      	ldr	r3, [pc, #680]	@ (8000a28 <Add_HWServW2ST_Service+0x304>)
 800077e:	461c      	mov	r4, r3
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000784:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_service(UUID_TYPE_128, &service_uuid, PRIMARY_SERVICE,
 8000788:	7dbb      	ldrb	r3, [r7, #22]
 800078a:	4aa8      	ldr	r2, [pc, #672]	@ (8000a2c <Add_HWServW2ST_Service+0x308>)
 800078c:	9200      	str	r2, [sp, #0]
 800078e:	2201      	movs	r2, #1
 8000790:	49a5      	ldr	r1, [pc, #660]	@ (8000a28 <Add_HWServW2ST_Service+0x304>)
 8000792:	2002      	movs	r0, #2
 8000794:	f00d f9c5 	bl	800db22 <aci_gatt_add_service>
 8000798:	4603      	mov	r3, r0
 800079a:	757b      	strb	r3, [r7, #21]
                             max_attribute_records, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800079c:	7d7b      	ldrb	r3, [r7, #21]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <Add_HWServW2ST_Service+0x82>
    return BLE_STATUS_ERROR;
 80007a2:	2347      	movs	r3, #71	@ 0x47
 80007a4:	e191      	b.n	8000aca <Add_HWServW2ST_Service+0x3a6>

  /* Fill the Resistive1 BLE Characteristc */
  COPY_RES1_W2ST_CHAR_UUID(uuid);
 80007a6:	231b      	movs	r3, #27
 80007a8:	713b      	strb	r3, [r7, #4]
 80007aa:	23c5      	movs	r3, #197	@ 0xc5
 80007ac:	717b      	strb	r3, [r7, #5]
 80007ae:	23d5      	movs	r3, #213	@ 0xd5
 80007b0:	71bb      	strb	r3, [r7, #6]
 80007b2:	23a5      	movs	r3, #165	@ 0xa5
 80007b4:	71fb      	strb	r3, [r7, #7]
 80007b6:	2302      	movs	r3, #2
 80007b8:	723b      	strb	r3, [r7, #8]
 80007ba:	2300      	movs	r3, #0
 80007bc:	727b      	strb	r3, [r7, #9]
 80007be:	2336      	movs	r3, #54	@ 0x36
 80007c0:	72bb      	strb	r3, [r7, #10]
 80007c2:	23ac      	movs	r3, #172	@ 0xac
 80007c4:	72fb      	strb	r3, [r7, #11]
 80007c6:	23e1      	movs	r3, #225	@ 0xe1
 80007c8:	733b      	strb	r3, [r7, #12]
 80007ca:	2311      	movs	r3, #17
 80007cc:	737b      	strb	r3, [r7, #13]
 80007ce:	2301      	movs	r3, #1
 80007d0:	73bb      	strb	r3, [r7, #14]
 80007d2:	2300      	movs	r3, #0
 80007d4:	73fb      	strb	r3, [r7, #15]
 80007d6:	2300      	movs	r3, #0
 80007d8:	743b      	strb	r3, [r7, #16]
 80007da:	2300      	movs	r3, #0
 80007dc:	747b      	strb	r3, [r7, #17]
 80007de:	2300      	movs	r3, #0
 80007e0:	74bb      	strb	r3, [r7, #18]
 80007e2:	2300      	movs	r3, #0
 80007e4:	74fb      	strb	r3, [r7, #19]
  //uuid[14] |= 0x04; /* One Temperature value*/ /*Check these parameters for sending 15 resistive values*/
  //uuid[14] |= 0x10; /* Pressure value*/	//Possibly remove this line
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80007e6:	4b92      	ldr	r3, [pc, #584]	@ (8000a30 <Add_HWServW2ST_Service+0x30c>)
 80007e8:	461c      	mov	r4, r3
 80007ea:	1d3b      	adds	r3, r7, #4
 80007ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  //Char_Value_Length set to 2 time bytes + 2bytes*7 first channels resistive values (each byte is 8 bits)
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 80007f2:	4b8e      	ldr	r3, [pc, #568]	@ (8000a2c <Add_HWServW2ST_Service+0x308>)
 80007f4:	8818      	ldrh	r0, [r3, #0]
 80007f6:	4b8f      	ldr	r3, [pc, #572]	@ (8000a34 <Add_HWServW2ST_Service+0x310>)
 80007f8:	9305      	str	r3, [sp, #20]
 80007fa:	2300      	movs	r3, #0
 80007fc:	9304      	str	r3, [sp, #16]
 80007fe:	2310      	movs	r3, #16
 8000800:	9303      	str	r3, [sp, #12]
 8000802:	2304      	movs	r3, #4
 8000804:	9302      	str	r3, [sp, #8]
 8000806:	2300      	movs	r3, #0
 8000808:	9301      	str	r3, [sp, #4]
 800080a:	2312      	movs	r3, #18
 800080c:	9300      	str	r3, [sp, #0]
 800080e:	2310      	movs	r3, #16
 8000810:	4a87      	ldr	r2, [pc, #540]	@ (8000a30 <Add_HWServW2ST_Service+0x30c>)
 8000812:	2102      	movs	r1, #2
 8000814:	f00d fa5b 	bl	800dcce <aci_gatt_add_char>
 8000818:	4603      	mov	r3, r0
 800081a:	757b      	strb	r3, [r7, #21]
                           2+2*7,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &Res1CharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800081c:	7d7b      	ldrb	r3, [r7, #21]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <Add_HWServW2ST_Service+0x102>
    return BLE_STATUS_ERROR;
 8000822:	2347      	movs	r3, #71	@ 0x47
 8000824:	e151      	b.n	8000aca <Add_HWServW2ST_Service+0x3a6>

  /* Fill the Resistive2 BLE Characteristc */
    COPY_RES2_W2ST_CHAR_UUID(uuid);
 8000826:	231b      	movs	r3, #27
 8000828:	713b      	strb	r3, [r7, #4]
 800082a:	23c5      	movs	r3, #197	@ 0xc5
 800082c:	717b      	strb	r3, [r7, #5]
 800082e:	23d5      	movs	r3, #213	@ 0xd5
 8000830:	71bb      	strb	r3, [r7, #6]
 8000832:	23a5      	movs	r3, #165	@ 0xa5
 8000834:	71fb      	strb	r3, [r7, #7]
 8000836:	2302      	movs	r3, #2
 8000838:	723b      	strb	r3, [r7, #8]
 800083a:	2300      	movs	r3, #0
 800083c:	727b      	strb	r3, [r7, #9]
 800083e:	2336      	movs	r3, #54	@ 0x36
 8000840:	72bb      	strb	r3, [r7, #10]
 8000842:	23ac      	movs	r3, #172	@ 0xac
 8000844:	72fb      	strb	r3, [r7, #11]
 8000846:	23e1      	movs	r3, #225	@ 0xe1
 8000848:	733b      	strb	r3, [r7, #12]
 800084a:	2311      	movs	r3, #17
 800084c:	737b      	strb	r3, [r7, #13]
 800084e:	2301      	movs	r3, #1
 8000850:	73bb      	strb	r3, [r7, #14]
 8000852:	2300      	movs	r3, #0
 8000854:	73fb      	strb	r3, [r7, #15]
 8000856:	2300      	movs	r3, #0
 8000858:	743b      	strb	r3, [r7, #16]
 800085a:	2300      	movs	r3, #0
 800085c:	747b      	strb	r3, [r7, #17]
 800085e:	23e0      	movs	r3, #224	@ 0xe0
 8000860:	74bb      	strb	r3, [r7, #18]
 8000862:	2300      	movs	r3, #0
 8000864:	74fb      	strb	r3, [r7, #19]
    //uuid[14] |= 0x04; /* One Temperature value*/ /*Check these parameters for sending 15 resistive values*/
    //uuid[14] |= 0x10; /* Pressure value*/	//Possibly remove this line
    BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000866:	4b72      	ldr	r3, [pc, #456]	@ (8000a30 <Add_HWServW2ST_Service+0x30c>)
 8000868:	461c      	mov	r4, r3
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800086e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    //Char_Value_Length set to 2 time bytes + 2bytes*8 second channels resistive values (each byte is 8 bits)
    ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 8000872:	4b6e      	ldr	r3, [pc, #440]	@ (8000a2c <Add_HWServW2ST_Service+0x308>)
 8000874:	8818      	ldrh	r0, [r3, #0]
 8000876:	4b70      	ldr	r3, [pc, #448]	@ (8000a38 <Add_HWServW2ST_Service+0x314>)
 8000878:	9305      	str	r3, [sp, #20]
 800087a:	2300      	movs	r3, #0
 800087c:	9304      	str	r3, [sp, #16]
 800087e:	2310      	movs	r3, #16
 8000880:	9303      	str	r3, [sp, #12]
 8000882:	2304      	movs	r3, #4
 8000884:	9302      	str	r3, [sp, #8]
 8000886:	2300      	movs	r3, #0
 8000888:	9301      	str	r3, [sp, #4]
 800088a:	2312      	movs	r3, #18
 800088c:	9300      	str	r3, [sp, #0]
 800088e:	2312      	movs	r3, #18
 8000890:	4a67      	ldr	r2, [pc, #412]	@ (8000a30 <Add_HWServW2ST_Service+0x30c>)
 8000892:	2102      	movs	r1, #2
 8000894:	f00d fa1b 	bl	800dcce <aci_gatt_add_char>
 8000898:	4603      	mov	r3, r0
 800089a:	757b      	strb	r3, [r7, #21]
                             2+2*8,
                             CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                             ATTR_PERMISSION_NONE,
                             GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                             16, 0, &Res2CharHandle);
    if (ret != BLE_STATUS_SUCCESS)
 800089c:	7d7b      	ldrb	r3, [r7, #21]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <Add_HWServW2ST_Service+0x182>
      return BLE_STATUS_ERROR;
 80008a2:	2347      	movs	r3, #71	@ 0x47
 80008a4:	e111      	b.n	8000aca <Add_HWServW2ST_Service+0x3a6>

  /* Fill the Capacitive1 BLE Characteristic */
  COPY_CAP1_W2ST_CHAR_UUID(uuid);
 80008a6:	231b      	movs	r3, #27
 80008a8:	713b      	strb	r3, [r7, #4]
 80008aa:	23c5      	movs	r3, #197	@ 0xc5
 80008ac:	717b      	strb	r3, [r7, #5]
 80008ae:	23d5      	movs	r3, #213	@ 0xd5
 80008b0:	71bb      	strb	r3, [r7, #6]
 80008b2:	23a5      	movs	r3, #165	@ 0xa5
 80008b4:	71fb      	strb	r3, [r7, #7]
 80008b6:	2302      	movs	r3, #2
 80008b8:	723b      	strb	r3, [r7, #8]
 80008ba:	2300      	movs	r3, #0
 80008bc:	727b      	strb	r3, [r7, #9]
 80008be:	2336      	movs	r3, #54	@ 0x36
 80008c0:	72bb      	strb	r3, [r7, #10]
 80008c2:	23ac      	movs	r3, #172	@ 0xac
 80008c4:	72fb      	strb	r3, [r7, #11]
 80008c6:	23e1      	movs	r3, #225	@ 0xe1
 80008c8:	733b      	strb	r3, [r7, #12]
 80008ca:	2311      	movs	r3, #17
 80008cc:	737b      	strb	r3, [r7, #13]
 80008ce:	2301      	movs	r3, #1
 80008d0:	73bb      	strb	r3, [r7, #14]
 80008d2:	2300      	movs	r3, #0
 80008d4:	73fb      	strb	r3, [r7, #15]
 80008d6:	2300      	movs	r3, #0
 80008d8:	743b      	strb	r3, [r7, #16]
 80008da:	2300      	movs	r3, #0
 80008dc:	747b      	strb	r3, [r7, #17]
 80008de:	23c0      	movs	r3, #192	@ 0xc0
 80008e0:	74bb      	strb	r3, [r7, #18]
 80008e2:	2301      	movs	r3, #1
 80008e4:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80008e6:	4b52      	ldr	r3, [pc, #328]	@ (8000a30 <Add_HWServW2ST_Service+0x30c>)
 80008e8:	461c      	mov	r4, r3
 80008ea:	1d3b      	adds	r3, r7, #4
 80008ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  //Char_Value_Length set to 2 time bytes + 4bytes*4 first channels capacitive values (each byte is 8 bits)
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 80008f2:	4b4e      	ldr	r3, [pc, #312]	@ (8000a2c <Add_HWServW2ST_Service+0x308>)
 80008f4:	8818      	ldrh	r0, [r3, #0]
 80008f6:	4b51      	ldr	r3, [pc, #324]	@ (8000a3c <Add_HWServW2ST_Service+0x318>)
 80008f8:	9305      	str	r3, [sp, #20]
 80008fa:	2300      	movs	r3, #0
 80008fc:	9304      	str	r3, [sp, #16]
 80008fe:	2310      	movs	r3, #16
 8000900:	9303      	str	r3, [sp, #12]
 8000902:	2304      	movs	r3, #4
 8000904:	9302      	str	r3, [sp, #8]
 8000906:	2300      	movs	r3, #0
 8000908:	9301      	str	r3, [sp, #4]
 800090a:	2312      	movs	r3, #18
 800090c:	9300      	str	r3, [sp, #0]
 800090e:	2312      	movs	r3, #18
 8000910:	4a47      	ldr	r2, [pc, #284]	@ (8000a30 <Add_HWServW2ST_Service+0x30c>)
 8000912:	2102      	movs	r1, #2
 8000914:	f00d f9db 	bl	800dcce <aci_gatt_add_char>
 8000918:	4603      	mov	r3, r0
 800091a:	757b      	strb	r3, [r7, #21]
                           2+4*4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &Cap1CharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800091c:	7d7b      	ldrb	r3, [r7, #21]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <Add_HWServW2ST_Service+0x202>
    return BLE_STATUS_ERROR;
 8000922:	2347      	movs	r3, #71	@ 0x47
 8000924:	e0d1      	b.n	8000aca <Add_HWServW2ST_Service+0x3a6>

  /* Fill the Capacitive2 BLE Characteristic */
    COPY_CAP2_W2ST_CHAR_UUID(uuid);
 8000926:	231b      	movs	r3, #27
 8000928:	713b      	strb	r3, [r7, #4]
 800092a:	23c5      	movs	r3, #197	@ 0xc5
 800092c:	717b      	strb	r3, [r7, #5]
 800092e:	23d5      	movs	r3, #213	@ 0xd5
 8000930:	71bb      	strb	r3, [r7, #6]
 8000932:	23a5      	movs	r3, #165	@ 0xa5
 8000934:	71fb      	strb	r3, [r7, #7]
 8000936:	2302      	movs	r3, #2
 8000938:	723b      	strb	r3, [r7, #8]
 800093a:	2300      	movs	r3, #0
 800093c:	727b      	strb	r3, [r7, #9]
 800093e:	2336      	movs	r3, #54	@ 0x36
 8000940:	72bb      	strb	r3, [r7, #10]
 8000942:	23ac      	movs	r3, #172	@ 0xac
 8000944:	72fb      	strb	r3, [r7, #11]
 8000946:	23e1      	movs	r3, #225	@ 0xe1
 8000948:	733b      	strb	r3, [r7, #12]
 800094a:	2311      	movs	r3, #17
 800094c:	737b      	strb	r3, [r7, #13]
 800094e:	2301      	movs	r3, #1
 8000950:	73bb      	strb	r3, [r7, #14]
 8000952:	2300      	movs	r3, #0
 8000954:	73fb      	strb	r3, [r7, #15]
 8000956:	2300      	movs	r3, #0
 8000958:	743b      	strb	r3, [r7, #16]
 800095a:	2300      	movs	r3, #0
 800095c:	747b      	strb	r3, [r7, #17]
 800095e:	23a0      	movs	r3, #160	@ 0xa0
 8000960:	74bb      	strb	r3, [r7, #18]
 8000962:	2302      	movs	r3, #2
 8000964:	74fb      	strb	r3, [r7, #19]
    BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000966:	4b32      	ldr	r3, [pc, #200]	@ (8000a30 <Add_HWServW2ST_Service+0x30c>)
 8000968:	461c      	mov	r4, r3
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800096e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    //Char_Value_Length set to 2 time bytes + 4bytes*4 second channels capacitive values (each byte is 8 bits)
    ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 8000972:	4b2e      	ldr	r3, [pc, #184]	@ (8000a2c <Add_HWServW2ST_Service+0x308>)
 8000974:	8818      	ldrh	r0, [r3, #0]
 8000976:	4b32      	ldr	r3, [pc, #200]	@ (8000a40 <Add_HWServW2ST_Service+0x31c>)
 8000978:	9305      	str	r3, [sp, #20]
 800097a:	2300      	movs	r3, #0
 800097c:	9304      	str	r3, [sp, #16]
 800097e:	2310      	movs	r3, #16
 8000980:	9303      	str	r3, [sp, #12]
 8000982:	2304      	movs	r3, #4
 8000984:	9302      	str	r3, [sp, #8]
 8000986:	2300      	movs	r3, #0
 8000988:	9301      	str	r3, [sp, #4]
 800098a:	2312      	movs	r3, #18
 800098c:	9300      	str	r3, [sp, #0]
 800098e:	2312      	movs	r3, #18
 8000990:	4a27      	ldr	r2, [pc, #156]	@ (8000a30 <Add_HWServW2ST_Service+0x30c>)
 8000992:	2102      	movs	r1, #2
 8000994:	f00d f99b 	bl	800dcce <aci_gatt_add_char>
 8000998:	4603      	mov	r3, r0
 800099a:	757b      	strb	r3, [r7, #21]
                             2+4*4,
                             CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                             ATTR_PERMISSION_NONE,
                             GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                             16, 0, &Cap2CharHandle);
    if (ret != BLE_STATUS_SUCCESS)
 800099c:	7d7b      	ldrb	r3, [r7, #21]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <Add_HWServW2ST_Service+0x282>
      return BLE_STATUS_ERROR;
 80009a2:	2347      	movs	r3, #71	@ 0x47
 80009a4:	e091      	b.n	8000aca <Add_HWServW2ST_Service+0x3a6>

    /* Fill the Capacitive3 BLE Characteristic */
	COPY_CAP3_W2ST_CHAR_UUID(uuid);
 80009a6:	231b      	movs	r3, #27
 80009a8:	713b      	strb	r3, [r7, #4]
 80009aa:	23c5      	movs	r3, #197	@ 0xc5
 80009ac:	717b      	strb	r3, [r7, #5]
 80009ae:	23d5      	movs	r3, #213	@ 0xd5
 80009b0:	71bb      	strb	r3, [r7, #6]
 80009b2:	23a5      	movs	r3, #165	@ 0xa5
 80009b4:	71fb      	strb	r3, [r7, #7]
 80009b6:	2302      	movs	r3, #2
 80009b8:	723b      	strb	r3, [r7, #8]
 80009ba:	2300      	movs	r3, #0
 80009bc:	727b      	strb	r3, [r7, #9]
 80009be:	2336      	movs	r3, #54	@ 0x36
 80009c0:	72bb      	strb	r3, [r7, #10]
 80009c2:	23ac      	movs	r3, #172	@ 0xac
 80009c4:	72fb      	strb	r3, [r7, #11]
 80009c6:	23e1      	movs	r3, #225	@ 0xe1
 80009c8:	733b      	strb	r3, [r7, #12]
 80009ca:	2311      	movs	r3, #17
 80009cc:	737b      	strb	r3, [r7, #13]
 80009ce:	2301      	movs	r3, #1
 80009d0:	73bb      	strb	r3, [r7, #14]
 80009d2:	2300      	movs	r3, #0
 80009d4:	73fb      	strb	r3, [r7, #15]
 80009d6:	2300      	movs	r3, #0
 80009d8:	743b      	strb	r3, [r7, #16]
 80009da:	2300      	movs	r3, #0
 80009dc:	747b      	strb	r3, [r7, #17]
 80009de:	2380      	movs	r3, #128	@ 0x80
 80009e0:	74bb      	strb	r3, [r7, #18]
 80009e2:	2303      	movs	r3, #3
 80009e4:	74fb      	strb	r3, [r7, #19]
	BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80009e6:	4b12      	ldr	r3, [pc, #72]	@ (8000a30 <Add_HWServW2ST_Service+0x30c>)
 80009e8:	461c      	mov	r4, r3
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//Char_Value_Length set to 2 time bytes + 4bytes*4 third channels capacitive values (each byte is 8 bits)
	ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 80009f2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <Add_HWServW2ST_Service+0x308>)
 80009f4:	8818      	ldrh	r0, [r3, #0]
 80009f6:	4b13      	ldr	r3, [pc, #76]	@ (8000a44 <Add_HWServW2ST_Service+0x320>)
 80009f8:	9305      	str	r3, [sp, #20]
 80009fa:	2300      	movs	r3, #0
 80009fc:	9304      	str	r3, [sp, #16]
 80009fe:	2310      	movs	r3, #16
 8000a00:	9303      	str	r3, [sp, #12]
 8000a02:	2304      	movs	r3, #4
 8000a04:	9302      	str	r3, [sp, #8]
 8000a06:	2300      	movs	r3, #0
 8000a08:	9301      	str	r3, [sp, #4]
 8000a0a:	2312      	movs	r3, #18
 8000a0c:	9300      	str	r3, [sp, #0]
 8000a0e:	2312      	movs	r3, #18
 8000a10:	4a07      	ldr	r2, [pc, #28]	@ (8000a30 <Add_HWServW2ST_Service+0x30c>)
 8000a12:	2102      	movs	r1, #2
 8000a14:	f00d f95b 	bl	800dcce <aci_gatt_add_char>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	757b      	strb	r3, [r7, #21]
							 2+4*4,
							 CHAR_PROP_NOTIFY|CHAR_PROP_READ,
							 ATTR_PERMISSION_NONE,
							 GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
							 16, 0, &Cap3CharHandle);
	if (ret != BLE_STATUS_SUCCESS)
 8000a1c:	7d7b      	ldrb	r3, [r7, #21]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d012      	beq.n	8000a48 <Add_HWServW2ST_Service+0x324>
	  return BLE_STATUS_ERROR;
 8000a22:	2347      	movs	r3, #71	@ 0x47
 8000a24:	e051      	b.n	8000aca <Add_HWServW2ST_Service+0x3a6>
 8000a26:	bf00      	nop
 8000a28:	20000398 	.word	0x20000398
 8000a2c:	2000038a 	.word	0x2000038a
 8000a30:	200003a8 	.word	0x200003a8
 8000a34:	2000038c 	.word	0x2000038c
 8000a38:	2000038e 	.word	0x2000038e
 8000a3c:	20000390 	.word	0x20000390
 8000a40:	20000392 	.word	0x20000392
 8000a44:	20000394 	.word	0x20000394

	/* Fill the Capacitive4 BLE Characteristic */
	    COPY_CAP4_W2ST_CHAR_UUID(uuid);
 8000a48:	231b      	movs	r3, #27
 8000a4a:	713b      	strb	r3, [r7, #4]
 8000a4c:	23c5      	movs	r3, #197	@ 0xc5
 8000a4e:	717b      	strb	r3, [r7, #5]
 8000a50:	23d5      	movs	r3, #213	@ 0xd5
 8000a52:	71bb      	strb	r3, [r7, #6]
 8000a54:	23a5      	movs	r3, #165	@ 0xa5
 8000a56:	71fb      	strb	r3, [r7, #7]
 8000a58:	2302      	movs	r3, #2
 8000a5a:	723b      	strb	r3, [r7, #8]
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	727b      	strb	r3, [r7, #9]
 8000a60:	2336      	movs	r3, #54	@ 0x36
 8000a62:	72bb      	strb	r3, [r7, #10]
 8000a64:	23ac      	movs	r3, #172	@ 0xac
 8000a66:	72fb      	strb	r3, [r7, #11]
 8000a68:	23e1      	movs	r3, #225	@ 0xe1
 8000a6a:	733b      	strb	r3, [r7, #12]
 8000a6c:	2311      	movs	r3, #17
 8000a6e:	737b      	strb	r3, [r7, #13]
 8000a70:	2301      	movs	r3, #1
 8000a72:	73bb      	strb	r3, [r7, #14]
 8000a74:	2300      	movs	r3, #0
 8000a76:	73fb      	strb	r3, [r7, #15]
 8000a78:	2300      	movs	r3, #0
 8000a7a:	743b      	strb	r3, [r7, #16]
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	747b      	strb	r3, [r7, #17]
 8000a80:	2360      	movs	r3, #96	@ 0x60
 8000a82:	74bb      	strb	r3, [r7, #18]
 8000a84:	2304      	movs	r3, #4
 8000a86:	74fb      	strb	r3, [r7, #19]
	    BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000a88:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <Add_HWServW2ST_Service+0x3b0>)
 8000a8a:	461c      	mov	r4, r3
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	    //Char_Value_Length set to 2 time bytes + 4bytes*3 fourth channels capacitive values (each byte is 8 bits)
	    ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 8000a94:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <Add_HWServW2ST_Service+0x3b4>)
 8000a96:	8818      	ldrh	r0, [r3, #0]
 8000a98:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <Add_HWServW2ST_Service+0x3b8>)
 8000a9a:	9305      	str	r3, [sp, #20]
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	9304      	str	r3, [sp, #16]
 8000aa0:	2310      	movs	r3, #16
 8000aa2:	9303      	str	r3, [sp, #12]
 8000aa4:	2304      	movs	r3, #4
 8000aa6:	9302      	str	r3, [sp, #8]
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	9301      	str	r3, [sp, #4]
 8000aac:	2312      	movs	r3, #18
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	230e      	movs	r3, #14
 8000ab2:	4a08      	ldr	r2, [pc, #32]	@ (8000ad4 <Add_HWServW2ST_Service+0x3b0>)
 8000ab4:	2102      	movs	r1, #2
 8000ab6:	f00d f90a 	bl	800dcce <aci_gatt_add_char>
 8000aba:	4603      	mov	r3, r0
 8000abc:	757b      	strb	r3, [r7, #21]
	                             2+4*3,
	                             CHAR_PROP_NOTIFY|CHAR_PROP_READ,
	                             ATTR_PERMISSION_NONE,
	                             GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
	                             16, 0, &Cap4CharHandle);
	    if (ret != BLE_STATUS_SUCCESS)
 8000abe:	7d7b      	ldrb	r3, [r7, #21]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <Add_HWServW2ST_Service+0x3a4>
	      return BLE_STATUS_ERROR;
 8000ac4:	2347      	movs	r3, #71	@ 0x47
 8000ac6:	e000      	b.n	8000aca <Add_HWServW2ST_Service+0x3a6>

  return BLE_STATUS_SUCCESS;
 8000ac8:	2300      	movs	r3, #0
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	371c      	adds	r7, #28
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd90      	pop	{r4, r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	200003a8 	.word	0x200003a8
 8000ad8:	2000038a 	.word	0x2000038a
 8000adc:	20000396 	.word	0x20000396

08000ae0 <Res1_Update>:
 * @brief  Update 7 first Resistive values of characteristic
 * @param  uint16_t Array of 15 Resistive readings
 * @retval tBleStatus Status
 */
tBleStatus Res1_Update(uint16_t resistive[])
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	@ 0x28
 8000ae4:	af02      	add	r7, sp, #8
 8000ae6:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+2*7];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 8000ae8:	f002 f9be 	bl	8002e68 <HAL_GetTick>
 8000aec:	4603      	mov	r3, r0
 8000aee:	08db      	lsrs	r3, r3, #3
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	733b      	strb	r3, [r7, #12]
 8000af4:	f002 f9b8 	bl	8002e68 <HAL_GetTick>
 8000af8:	4603      	mov	r3, r0
 8000afa:	0adb      	lsrs	r3, r3, #11
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	737b      	strb	r3, [r7, #13]
  uint8_t i = 0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	77fb      	strb	r3, [r7, #31]

  for(i=0; i < 7;i++)
 8000b04:	2300      	movs	r3, #0
 8000b06:	77fb      	strb	r3, [r7, #31]
 8000b08:	e020      	b.n	8000b4c <Res1_Update+0x6c>
  {
	  HOST_TO_LE_16(buff + 2*(i+1), resistive[i]);
 8000b0a:	7ffb      	ldrb	r3, [r7, #31]
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	881a      	ldrh	r2, [r3, #0]
 8000b14:	7ffb      	ldrb	r3, [r7, #31]
 8000b16:	3301      	adds	r3, #1
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	f107 030c 	add.w	r3, r7, #12
 8000b20:	440b      	add	r3, r1
 8000b22:	b2d2      	uxtb	r2, r2
 8000b24:	701a      	strb	r2, [r3, #0]
 8000b26:	7ffb      	ldrb	r3, [r7, #31]
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	687a      	ldr	r2, [r7, #4]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	881b      	ldrh	r3, [r3, #0]
 8000b30:	0a1b      	lsrs	r3, r3, #8
 8000b32:	b299      	uxth	r1, r3
 8000b34:	7ffb      	ldrb	r3, [r7, #31]
 8000b36:	3301      	adds	r3, #1
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	f107 020c 	add.w	r2, r7, #12
 8000b40:	4413      	add	r3, r2
 8000b42:	b2ca      	uxtb	r2, r1
 8000b44:	701a      	strb	r2, [r3, #0]
  for(i=0; i < 7;i++)
 8000b46:	7ffb      	ldrb	r3, [r7, #31]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	77fb      	strb	r3, [r7, #31]
 8000b4c:	7ffb      	ldrb	r3, [r7, #31]
 8000b4e:	2b06      	cmp	r3, #6
 8000b50:	d9db      	bls.n	8000b0a <Res1_Update+0x2a>
  }

  ret = aci_gatt_update_char_value(HWServW2STHandle, Res1CharHandle,
 8000b52:	4b0b      	ldr	r3, [pc, #44]	@ (8000b80 <Res1_Update+0xa0>)
 8000b54:	8818      	ldrh	r0, [r3, #0]
 8000b56:	4b0b      	ldr	r3, [pc, #44]	@ (8000b84 <Res1_Update+0xa4>)
 8000b58:	8819      	ldrh	r1, [r3, #0]
 8000b5a:	f107 030c 	add.w	r3, r7, #12
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	2310      	movs	r3, #16
 8000b62:	2200      	movs	r2, #0
 8000b64:	f00d f9bb 	bl	800dede <aci_gatt_update_char_value>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	77bb      	strb	r3, [r7, #30]
                                   0, 2+2*7, buff);

  if (ret != BLE_STATUS_SUCCESS){
 8000b6c:	7fbb      	ldrb	r3, [r7, #30]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <Res1_Update+0x96>
    PRINT_DBG("Error while updating RES1 characteristic: 0x%04X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8000b72:	2347      	movs	r3, #71	@ 0x47
 8000b74:	e000      	b.n	8000b78 <Res1_Update+0x98>
  }

  return BLE_STATUS_SUCCESS;
 8000b76:	2300      	movs	r3, #0
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3720      	adds	r7, #32
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	2000038a 	.word	0x2000038a
 8000b84:	2000038c 	.word	0x2000038c

08000b88 <Res2_Update>:
 * @brief  Update 8 second Resistive values of characteristic
 * @param  uint16_t Array of 15 Resistive readings
 * @retval tBleStatus Status
 */
tBleStatus Res2_Update(uint16_t resistive[])
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b08a      	sub	sp, #40	@ 0x28
 8000b8c:	af02      	add	r7, sp, #8
 8000b8e:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+2*8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 8000b90:	f002 f96a 	bl	8002e68 <HAL_GetTick>
 8000b94:	4603      	mov	r3, r0
 8000b96:	08db      	lsrs	r3, r3, #3
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	733b      	strb	r3, [r7, #12]
 8000b9c:	f002 f964 	bl	8002e68 <HAL_GetTick>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	0adb      	lsrs	r3, r3, #11
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	737b      	strb	r3, [r7, #13]
  uint8_t i = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	77fb      	strb	r3, [r7, #31]

  for(i=7; i < 15;i++)
 8000bac:	2307      	movs	r3, #7
 8000bae:	77fb      	strb	r3, [r7, #31]
 8000bb0:	e020      	b.n	8000bf4 <Res2_Update+0x6c>
  {
	  HOST_TO_LE_16(buff + 2*(i-6), resistive[i]);
 8000bb2:	7ffb      	ldrb	r3, [r7, #31]
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	4413      	add	r3, r2
 8000bba:	881a      	ldrh	r2, [r3, #0]
 8000bbc:	7ffb      	ldrb	r3, [r7, #31]
 8000bbe:	3b06      	subs	r3, #6
 8000bc0:	005b      	lsls	r3, r3, #1
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	f107 030c 	add.w	r3, r7, #12
 8000bc8:	440b      	add	r3, r1
 8000bca:	b2d2      	uxtb	r2, r2
 8000bcc:	701a      	strb	r2, [r3, #0]
 8000bce:	7ffb      	ldrb	r3, [r7, #31]
 8000bd0:	005b      	lsls	r3, r3, #1
 8000bd2:	687a      	ldr	r2, [r7, #4]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	881b      	ldrh	r3, [r3, #0]
 8000bd8:	0a1b      	lsrs	r3, r3, #8
 8000bda:	b299      	uxth	r1, r3
 8000bdc:	7ffb      	ldrb	r3, [r7, #31]
 8000bde:	3b06      	subs	r3, #6
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	3301      	adds	r3, #1
 8000be4:	f107 020c 	add.w	r2, r7, #12
 8000be8:	4413      	add	r3, r2
 8000bea:	b2ca      	uxtb	r2, r1
 8000bec:	701a      	strb	r2, [r3, #0]
  for(i=7; i < 15;i++)
 8000bee:	7ffb      	ldrb	r3, [r7, #31]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	77fb      	strb	r3, [r7, #31]
 8000bf4:	7ffb      	ldrb	r3, [r7, #31]
 8000bf6:	2b0e      	cmp	r3, #14
 8000bf8:	d9db      	bls.n	8000bb2 <Res2_Update+0x2a>
  }

  ret = aci_gatt_update_char_value(HWServW2STHandle, Res2CharHandle,
 8000bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000c28 <Res2_Update+0xa0>)
 8000bfc:	8818      	ldrh	r0, [r3, #0]
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000c2c <Res2_Update+0xa4>)
 8000c00:	8819      	ldrh	r1, [r3, #0]
 8000c02:	f107 030c 	add.w	r3, r7, #12
 8000c06:	9300      	str	r3, [sp, #0]
 8000c08:	2312      	movs	r3, #18
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f00d f967 	bl	800dede <aci_gatt_update_char_value>
 8000c10:	4603      	mov	r3, r0
 8000c12:	77bb      	strb	r3, [r7, #30]
                                   0, 2+2*8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 8000c14:	7fbb      	ldrb	r3, [r7, #30]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <Res2_Update+0x96>
    PRINT_DBG("Error while updating RES2 characteristic: 0x%04X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8000c1a:	2347      	movs	r3, #71	@ 0x47
 8000c1c:	e000      	b.n	8000c20 <Res2_Update+0x98>
  }

  return BLE_STATUS_SUCCESS;
 8000c1e:	2300      	movs	r3, #0
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3720      	adds	r7, #32
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	2000038a 	.word	0x2000038a
 8000c2c:	2000038e 	.word	0x2000038e

08000c30 <Cap1_Update>:
 * @brief  Update first 4 Capacitive characteristic values
 * @param  uint32_t Array of 15 Capacitive readings
 * @retval tBleStatus Status
 */
tBleStatus Cap1_Update(uint32_t capacitive[])
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	@ 0x28
 8000c34:	af02      	add	r7, sp, #8
 8000c36:	6078      	str	r0, [r7, #4]
  uint8_t buff[2+4*4];
  tBleStatus ret;
  uint8_t i = 0;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	77fb      	strb	r3, [r7, #31]

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8000c3c:	f002 f914 	bl	8002e68 <HAL_GetTick>
 8000c40:	4603      	mov	r3, r0
 8000c42:	08db      	lsrs	r3, r3, #3
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	733b      	strb	r3, [r7, #12]
 8000c48:	f002 f90e 	bl	8002e68 <HAL_GetTick>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	0adb      	lsrs	r3, r3, #11
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	737b      	strb	r3, [r7, #13]

  for(i=0; i < 4;i++)
 8000c54:	2300      	movs	r3, #0
 8000c56:	77fb      	strb	r3, [r7, #31]
 8000c58:	e039      	b.n	8000cce <Cap1_Update+0x9e>
  {
	  HOST_TO_LE_32(buff + 2 + 4*i, capacitive[i]);
 8000c5a:	7ffb      	ldrb	r3, [r7, #31]
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	4413      	add	r3, r2
 8000c62:	6819      	ldr	r1, [r3, #0]
 8000c64:	7ffb      	ldrb	r3, [r7, #31]
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	3302      	adds	r3, #2
 8000c6a:	f107 020c 	add.w	r2, r7, #12
 8000c6e:	4413      	add	r3, r2
 8000c70:	b2ca      	uxtb	r2, r1
 8000c72:	701a      	strb	r2, [r3, #0]
 8000c74:	7ffb      	ldrb	r3, [r7, #31]
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	687a      	ldr	r2, [r7, #4]
 8000c7a:	4413      	add	r3, r2
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	0a19      	lsrs	r1, r3, #8
 8000c80:	7ffb      	ldrb	r3, [r7, #31]
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	3303      	adds	r3, #3
 8000c86:	f107 020c 	add.w	r2, r7, #12
 8000c8a:	4413      	add	r3, r2
 8000c8c:	b2ca      	uxtb	r2, r1
 8000c8e:	701a      	strb	r2, [r3, #0]
 8000c90:	7ffb      	ldrb	r3, [r7, #31]
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	687a      	ldr	r2, [r7, #4]
 8000c96:	4413      	add	r3, r2
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	0c19      	lsrs	r1, r3, #16
 8000c9c:	7ffb      	ldrb	r3, [r7, #31]
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	3304      	adds	r3, #4
 8000ca2:	f107 020c 	add.w	r2, r7, #12
 8000ca6:	4413      	add	r3, r2
 8000ca8:	b2ca      	uxtb	r2, r1
 8000caa:	701a      	strb	r2, [r3, #0]
 8000cac:	7ffb      	ldrb	r3, [r7, #31]
 8000cae:	009b      	lsls	r3, r3, #2
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	0e19      	lsrs	r1, r3, #24
 8000cb8:	7ffb      	ldrb	r3, [r7, #31]
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	3305      	adds	r3, #5
 8000cbe:	f107 020c 	add.w	r2, r7, #12
 8000cc2:	4413      	add	r3, r2
 8000cc4:	b2ca      	uxtb	r2, r1
 8000cc6:	701a      	strb	r2, [r3, #0]
  for(i=0; i < 4;i++)
 8000cc8:	7ffb      	ldrb	r3, [r7, #31]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	77fb      	strb	r3, [r7, #31]
 8000cce:	7ffb      	ldrb	r3, [r7, #31]
 8000cd0:	2b03      	cmp	r3, #3
 8000cd2:	d9c2      	bls.n	8000c5a <Cap1_Update+0x2a>
  }

  ret = aci_gatt_update_char_value(HWServW2STHandle, Cap1CharHandle,
 8000cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <Cap1_Update+0xd4>)
 8000cd6:	8818      	ldrh	r0, [r3, #0]
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <Cap1_Update+0xd8>)
 8000cda:	8819      	ldrh	r1, [r3, #0]
 8000cdc:	f107 030c 	add.w	r3, r7, #12
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	2312      	movs	r3, #18
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	f00d f8fa 	bl	800dede <aci_gatt_update_char_value>
 8000cea:	4603      	mov	r3, r0
 8000cec:	77bb      	strb	r3, [r7, #30]
				   0, 2+4*4, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8000cee:	7fbb      	ldrb	r3, [r7, #30]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <Cap1_Update+0xc8>
    PRINT_DBG("Error while updating CAP1 characteristic: 0x%02X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8000cf4:	2347      	movs	r3, #71	@ 0x47
 8000cf6:	e000      	b.n	8000cfa <Cap1_Update+0xca>
  }

  return BLE_STATUS_SUCCESS;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3720      	adds	r7, #32
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	2000038a 	.word	0x2000038a
 8000d08:	20000390 	.word	0x20000390

08000d0c <Cap2_Update>:
 * @brief  Update second 4 Capacitive characteristic values
 * @param  uint32_t Array of 15 Capacitive readings
 * @retval tBleStatus Status
 */
tBleStatus Cap2_Update(uint32_t capacitive[])
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08a      	sub	sp, #40	@ 0x28
 8000d10:	af02      	add	r7, sp, #8
 8000d12:	6078      	str	r0, [r7, #4]
  uint8_t buff[2+4*4];
  tBleStatus ret;
  uint8_t i = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	77fb      	strb	r3, [r7, #31]

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8000d18:	f002 f8a6 	bl	8002e68 <HAL_GetTick>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	08db      	lsrs	r3, r3, #3
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	733b      	strb	r3, [r7, #12]
 8000d24:	f002 f8a0 	bl	8002e68 <HAL_GetTick>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	0adb      	lsrs	r3, r3, #11
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	737b      	strb	r3, [r7, #13]

  for(i=4; i < 8;i++)
 8000d30:	2304      	movs	r3, #4
 8000d32:	77fb      	strb	r3, [r7, #31]
 8000d34:	e03d      	b.n	8000db2 <Cap2_Update+0xa6>
  {
	  HOST_TO_LE_32(buff + 2 + 4*(i-4), capacitive[i]);
 8000d36:	7ffb      	ldrb	r3, [r7, #31]
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	687a      	ldr	r2, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	6819      	ldr	r1, [r3, #0]
 8000d40:	7ffb      	ldrb	r3, [r7, #31]
 8000d42:	3b04      	subs	r3, #4
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	3302      	adds	r3, #2
 8000d48:	f107 020c 	add.w	r2, r7, #12
 8000d4c:	4413      	add	r3, r2
 8000d4e:	b2ca      	uxtb	r2, r1
 8000d50:	701a      	strb	r2, [r3, #0]
 8000d52:	7ffb      	ldrb	r3, [r7, #31]
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	4413      	add	r3, r2
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	0a19      	lsrs	r1, r3, #8
 8000d5e:	7ffb      	ldrb	r3, [r7, #31]
 8000d60:	3b04      	subs	r3, #4
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	3303      	adds	r3, #3
 8000d66:	f107 020c 	add.w	r2, r7, #12
 8000d6a:	4413      	add	r3, r2
 8000d6c:	b2ca      	uxtb	r2, r1
 8000d6e:	701a      	strb	r2, [r3, #0]
 8000d70:	7ffb      	ldrb	r3, [r7, #31]
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	4413      	add	r3, r2
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	0c19      	lsrs	r1, r3, #16
 8000d7c:	7ffb      	ldrb	r3, [r7, #31]
 8000d7e:	3b04      	subs	r3, #4
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	3304      	adds	r3, #4
 8000d84:	f107 020c 	add.w	r2, r7, #12
 8000d88:	4413      	add	r3, r2
 8000d8a:	b2ca      	uxtb	r2, r1
 8000d8c:	701a      	strb	r2, [r3, #0]
 8000d8e:	7ffb      	ldrb	r3, [r7, #31]
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	0e19      	lsrs	r1, r3, #24
 8000d9a:	7ffb      	ldrb	r3, [r7, #31]
 8000d9c:	3b04      	subs	r3, #4
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	3305      	adds	r3, #5
 8000da2:	f107 020c 	add.w	r2, r7, #12
 8000da6:	4413      	add	r3, r2
 8000da8:	b2ca      	uxtb	r2, r1
 8000daa:	701a      	strb	r2, [r3, #0]
  for(i=4; i < 8;i++)
 8000dac:	7ffb      	ldrb	r3, [r7, #31]
 8000dae:	3301      	adds	r3, #1
 8000db0:	77fb      	strb	r3, [r7, #31]
 8000db2:	7ffb      	ldrb	r3, [r7, #31]
 8000db4:	2b07      	cmp	r3, #7
 8000db6:	d9be      	bls.n	8000d36 <Cap2_Update+0x2a>
  }

  ret = aci_gatt_update_char_value(HWServW2STHandle, Cap2CharHandle,
 8000db8:	4b0b      	ldr	r3, [pc, #44]	@ (8000de8 <Cap2_Update+0xdc>)
 8000dba:	8818      	ldrh	r0, [r3, #0]
 8000dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8000dec <Cap2_Update+0xe0>)
 8000dbe:	8819      	ldrh	r1, [r3, #0]
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	2312      	movs	r3, #18
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f00d f888 	bl	800dede <aci_gatt_update_char_value>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	77bb      	strb	r3, [r7, #30]
				   0, 2+4*4, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8000dd2:	7fbb      	ldrb	r3, [r7, #30]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <Cap2_Update+0xd0>
    PRINT_DBG("Error while updating CAP2 characteristic: 0x%02X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8000dd8:	2347      	movs	r3, #71	@ 0x47
 8000dda:	e000      	b.n	8000dde <Cap2_Update+0xd2>
  }

  return BLE_STATUS_SUCCESS;
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3720      	adds	r7, #32
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	2000038a 	.word	0x2000038a
 8000dec:	20000392 	.word	0x20000392

08000df0 <Cap3_Update>:
 * @brief  Update third 4 Capacitive characteristic values
 * @param  uint32_t Array of 15 Capacitive readings
 * @retval tBleStatus Status
 */
tBleStatus Cap3_Update(uint32_t capacitive[])
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08a      	sub	sp, #40	@ 0x28
 8000df4:	af02      	add	r7, sp, #8
 8000df6:	6078      	str	r0, [r7, #4]
  uint8_t buff[2+4*4];
  tBleStatus ret;
  uint8_t i = 0;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	77fb      	strb	r3, [r7, #31]

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8000dfc:	f002 f834 	bl	8002e68 <HAL_GetTick>
 8000e00:	4603      	mov	r3, r0
 8000e02:	08db      	lsrs	r3, r3, #3
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	733b      	strb	r3, [r7, #12]
 8000e08:	f002 f82e 	bl	8002e68 <HAL_GetTick>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	0adb      	lsrs	r3, r3, #11
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	737b      	strb	r3, [r7, #13]

  for(i=8; i < 12;i++)
 8000e14:	2308      	movs	r3, #8
 8000e16:	77fb      	strb	r3, [r7, #31]
 8000e18:	e03d      	b.n	8000e96 <Cap3_Update+0xa6>
  {
	  HOST_TO_LE_32(buff + 2 + 4*(i-8), capacitive[i]);
 8000e1a:	7ffb      	ldrb	r3, [r7, #31]
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	4413      	add	r3, r2
 8000e22:	6819      	ldr	r1, [r3, #0]
 8000e24:	7ffb      	ldrb	r3, [r7, #31]
 8000e26:	3b08      	subs	r3, #8
 8000e28:	009b      	lsls	r3, r3, #2
 8000e2a:	3302      	adds	r3, #2
 8000e2c:	f107 020c 	add.w	r2, r7, #12
 8000e30:	4413      	add	r3, r2
 8000e32:	b2ca      	uxtb	r2, r1
 8000e34:	701a      	strb	r2, [r3, #0]
 8000e36:	7ffb      	ldrb	r3, [r7, #31]
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	687a      	ldr	r2, [r7, #4]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	0a19      	lsrs	r1, r3, #8
 8000e42:	7ffb      	ldrb	r3, [r7, #31]
 8000e44:	3b08      	subs	r3, #8
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	3303      	adds	r3, #3
 8000e4a:	f107 020c 	add.w	r2, r7, #12
 8000e4e:	4413      	add	r3, r2
 8000e50:	b2ca      	uxtb	r2, r1
 8000e52:	701a      	strb	r2, [r3, #0]
 8000e54:	7ffb      	ldrb	r3, [r7, #31]
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	0c19      	lsrs	r1, r3, #16
 8000e60:	7ffb      	ldrb	r3, [r7, #31]
 8000e62:	3b08      	subs	r3, #8
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	3304      	adds	r3, #4
 8000e68:	f107 020c 	add.w	r2, r7, #12
 8000e6c:	4413      	add	r3, r2
 8000e6e:	b2ca      	uxtb	r2, r1
 8000e70:	701a      	strb	r2, [r3, #0]
 8000e72:	7ffb      	ldrb	r3, [r7, #31]
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	4413      	add	r3, r2
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	0e19      	lsrs	r1, r3, #24
 8000e7e:	7ffb      	ldrb	r3, [r7, #31]
 8000e80:	3b08      	subs	r3, #8
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	3305      	adds	r3, #5
 8000e86:	f107 020c 	add.w	r2, r7, #12
 8000e8a:	4413      	add	r3, r2
 8000e8c:	b2ca      	uxtb	r2, r1
 8000e8e:	701a      	strb	r2, [r3, #0]
  for(i=8; i < 12;i++)
 8000e90:	7ffb      	ldrb	r3, [r7, #31]
 8000e92:	3301      	adds	r3, #1
 8000e94:	77fb      	strb	r3, [r7, #31]
 8000e96:	7ffb      	ldrb	r3, [r7, #31]
 8000e98:	2b0b      	cmp	r3, #11
 8000e9a:	d9be      	bls.n	8000e1a <Cap3_Update+0x2a>
  }

  ret = aci_gatt_update_char_value(HWServW2STHandle, Cap3CharHandle,
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000ecc <Cap3_Update+0xdc>)
 8000e9e:	8818      	ldrh	r0, [r3, #0]
 8000ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed0 <Cap3_Update+0xe0>)
 8000ea2:	8819      	ldrh	r1, [r3, #0]
 8000ea4:	f107 030c 	add.w	r3, r7, #12
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	2312      	movs	r3, #18
 8000eac:	2200      	movs	r2, #0
 8000eae:	f00d f816 	bl	800dede <aci_gatt_update_char_value>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	77bb      	strb	r3, [r7, #30]
				   0, 2+4*4, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8000eb6:	7fbb      	ldrb	r3, [r7, #30]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <Cap3_Update+0xd0>
    PRINT_DBG("Error while updating CAP3 characteristic: 0x%02X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8000ebc:	2347      	movs	r3, #71	@ 0x47
 8000ebe:	e000      	b.n	8000ec2 <Cap3_Update+0xd2>
  }

  return BLE_STATUS_SUCCESS;
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3720      	adds	r7, #32
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	2000038a 	.word	0x2000038a
 8000ed0:	20000394 	.word	0x20000394

08000ed4 <Cap4_Update>:
 * @brief  Update fourth 3 Capacitive characteristic values
 * @param  uint32_t Array of 15 Capacitive readings
 * @retval tBleStatus Status
 */
tBleStatus Cap4_Update(uint32_t capacitive[])
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b088      	sub	sp, #32
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	6078      	str	r0, [r7, #4]
  uint8_t buff[2+4*3];
  tBleStatus ret;
  uint8_t i = 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8000ee0:	f001 ffc2 	bl	8002e68 <HAL_GetTick>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	08db      	lsrs	r3, r3, #3
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	723b      	strb	r3, [r7, #8]
 8000eec:	f001 ffbc 	bl	8002e68 <HAL_GetTick>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	0adb      	lsrs	r3, r3, #11
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	727b      	strb	r3, [r7, #9]

  for(i=12; i < 15;i++)
 8000ef8:	230c      	movs	r3, #12
 8000efa:	75fb      	strb	r3, [r7, #23]
 8000efc:	e03d      	b.n	8000f7a <Cap4_Update+0xa6>
  {
	  HOST_TO_LE_32(buff + 2 + 4*(i-12), capacitive[i]);
 8000efe:	7dfb      	ldrb	r3, [r7, #23]
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	4413      	add	r3, r2
 8000f06:	6819      	ldr	r1, [r3, #0]
 8000f08:	7dfb      	ldrb	r3, [r7, #23]
 8000f0a:	3b0c      	subs	r3, #12
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	3302      	adds	r3, #2
 8000f10:	f107 0208 	add.w	r2, r7, #8
 8000f14:	4413      	add	r3, r2
 8000f16:	b2ca      	uxtb	r2, r1
 8000f18:	701a      	strb	r2, [r3, #0]
 8000f1a:	7dfb      	ldrb	r3, [r7, #23]
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	0a19      	lsrs	r1, r3, #8
 8000f26:	7dfb      	ldrb	r3, [r7, #23]
 8000f28:	3b0c      	subs	r3, #12
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	3303      	adds	r3, #3
 8000f2e:	f107 0208 	add.w	r2, r7, #8
 8000f32:	4413      	add	r3, r2
 8000f34:	b2ca      	uxtb	r2, r1
 8000f36:	701a      	strb	r2, [r3, #0]
 8000f38:	7dfb      	ldrb	r3, [r7, #23]
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	687a      	ldr	r2, [r7, #4]
 8000f3e:	4413      	add	r3, r2
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	0c19      	lsrs	r1, r3, #16
 8000f44:	7dfb      	ldrb	r3, [r7, #23]
 8000f46:	3b0c      	subs	r3, #12
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	3304      	adds	r3, #4
 8000f4c:	f107 0208 	add.w	r2, r7, #8
 8000f50:	4413      	add	r3, r2
 8000f52:	b2ca      	uxtb	r2, r1
 8000f54:	701a      	strb	r2, [r3, #0]
 8000f56:	7dfb      	ldrb	r3, [r7, #23]
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	0e19      	lsrs	r1, r3, #24
 8000f62:	7dfb      	ldrb	r3, [r7, #23]
 8000f64:	3b0c      	subs	r3, #12
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	3305      	adds	r3, #5
 8000f6a:	f107 0208 	add.w	r2, r7, #8
 8000f6e:	4413      	add	r3, r2
 8000f70:	b2ca      	uxtb	r2, r1
 8000f72:	701a      	strb	r2, [r3, #0]
  for(i=12; i < 15;i++)
 8000f74:	7dfb      	ldrb	r3, [r7, #23]
 8000f76:	3301      	adds	r3, #1
 8000f78:	75fb      	strb	r3, [r7, #23]
 8000f7a:	7dfb      	ldrb	r3, [r7, #23]
 8000f7c:	2b0e      	cmp	r3, #14
 8000f7e:	d9be      	bls.n	8000efe <Cap4_Update+0x2a>
  }

  ret = aci_gatt_update_char_value(HWServW2STHandle, Cap4CharHandle,
 8000f80:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb0 <Cap4_Update+0xdc>)
 8000f82:	8818      	ldrh	r0, [r3, #0]
 8000f84:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <Cap4_Update+0xe0>)
 8000f86:	8819      	ldrh	r1, [r3, #0]
 8000f88:	f107 0308 	add.w	r3, r7, #8
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	230e      	movs	r3, #14
 8000f90:	2200      	movs	r2, #0
 8000f92:	f00c ffa4 	bl	800dede <aci_gatt_update_char_value>
 8000f96:	4603      	mov	r3, r0
 8000f98:	75bb      	strb	r3, [r7, #22]
				   0, 2+4*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8000f9a:	7dbb      	ldrb	r3, [r7, #22]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <Cap4_Update+0xd0>
    PRINT_DBG("Error while updating CAP4 characteristic: 0x%02X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8000fa0:	2347      	movs	r3, #71	@ 0x47
 8000fa2:	e000      	b.n	8000fa6 <Cap4_Update+0xd2>
  }

  return BLE_STATUS_SUCCESS;
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	2000038a 	.word	0x2000038a
 8000fb4:	20000396 	.word	0x20000396

08000fb8 <Read_Request_CB>:
 *
 * @param  Handle of the characteristic to update
 * @retval None
 */
void Read_Request_CB(uint16_t handle)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	80fb      	strh	r3, [r7, #6]
  tBleStatus ret;

  if(handle == Cap1CharHandle + 1)
 8000fc2:	88fa      	ldrh	r2, [r7, #6]
 8000fc4:	4b25      	ldr	r3, [pc, #148]	@ (800105c <Read_Request_CB+0xa4>)
 8000fc6:	881b      	ldrh	r3, [r3, #0]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d103      	bne.n	8000fd6 <Read_Request_CB+0x1e>
  {
    Cap1_Update(CapMeasurements);
 8000fce:	4824      	ldr	r0, [pc, #144]	@ (8001060 <Read_Request_CB+0xa8>)
 8000fd0:	f7ff fe2e 	bl	8000c30 <Cap1_Update>
 8000fd4:	e030      	b.n	8001038 <Read_Request_CB+0x80>
  }
  else if (handle == Cap2CharHandle + 1)
 8000fd6:	88fa      	ldrh	r2, [r7, #6]
 8000fd8:	4b22      	ldr	r3, [pc, #136]	@ (8001064 <Read_Request_CB+0xac>)
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d103      	bne.n	8000fea <Read_Request_CB+0x32>
  {
	Cap2_Update(CapMeasurements);
 8000fe2:	481f      	ldr	r0, [pc, #124]	@ (8001060 <Read_Request_CB+0xa8>)
 8000fe4:	f7ff fe92 	bl	8000d0c <Cap2_Update>
 8000fe8:	e026      	b.n	8001038 <Read_Request_CB+0x80>
  }
  else if (handle == Cap3CharHandle + 1)
 8000fea:	88fa      	ldrh	r2, [r7, #6]
 8000fec:	4b1e      	ldr	r3, [pc, #120]	@ (8001068 <Read_Request_CB+0xb0>)
 8000fee:	881b      	ldrh	r3, [r3, #0]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d103      	bne.n	8000ffe <Read_Request_CB+0x46>
  {
  	Cap3_Update(CapMeasurements);
 8000ff6:	481a      	ldr	r0, [pc, #104]	@ (8001060 <Read_Request_CB+0xa8>)
 8000ff8:	f7ff fefa 	bl	8000df0 <Cap3_Update>
 8000ffc:	e01c      	b.n	8001038 <Read_Request_CB+0x80>
  }
  else if (handle == Cap4CharHandle + 1)
 8000ffe:	88fa      	ldrh	r2, [r7, #6]
 8001000:	4b1a      	ldr	r3, [pc, #104]	@ (800106c <Read_Request_CB+0xb4>)
 8001002:	881b      	ldrh	r3, [r3, #0]
 8001004:	3301      	adds	r3, #1
 8001006:	429a      	cmp	r2, r3
 8001008:	d103      	bne.n	8001012 <Read_Request_CB+0x5a>
  {
	Cap4_Update(CapMeasurements);
 800100a:	4815      	ldr	r0, [pc, #84]	@ (8001060 <Read_Request_CB+0xa8>)
 800100c:	f7ff ff62 	bl	8000ed4 <Cap4_Update>
 8001010:	e012      	b.n	8001038 <Read_Request_CB+0x80>
  }
  else if (handle == Res1CharHandle + 1)
 8001012:	88fa      	ldrh	r2, [r7, #6]
 8001014:	4b16      	ldr	r3, [pc, #88]	@ (8001070 <Read_Request_CB+0xb8>)
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	3301      	adds	r3, #1
 800101a:	429a      	cmp	r2, r3
 800101c:	d103      	bne.n	8001026 <Read_Request_CB+0x6e>
  {
    Res1_Update(ResMeasurements);
 800101e:	4815      	ldr	r0, [pc, #84]	@ (8001074 <Read_Request_CB+0xbc>)
 8001020:	f7ff fd5e 	bl	8000ae0 <Res1_Update>
 8001024:	e008      	b.n	8001038 <Read_Request_CB+0x80>
  }
  else if (handle == Res2CharHandle + 1)
 8001026:	88fa      	ldrh	r2, [r7, #6]
 8001028:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <Read_Request_CB+0xc0>)
 800102a:	881b      	ldrh	r3, [r3, #0]
 800102c:	3301      	adds	r3, #1
 800102e:	429a      	cmp	r2, r3
 8001030:	d102      	bne.n	8001038 <Read_Request_CB+0x80>
  {
	Res2_Update(ResMeasurements);
 8001032:	4810      	ldr	r0, [pc, #64]	@ (8001074 <Read_Request_CB+0xbc>)
 8001034:	f7ff fda8 	bl	8000b88 <Res2_Update>
  }

  if(connection_handle !=0)
 8001038:	4b10      	ldr	r3, [pc, #64]	@ (800107c <Read_Request_CB+0xc4>)
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	b29b      	uxth	r3, r3
 800103e:	2b00      	cmp	r3, #0
 8001040:	d007      	beq.n	8001052 <Read_Request_CB+0x9a>
  {
    ret = aci_gatt_allow_read(connection_handle);
 8001042:	4b0e      	ldr	r3, [pc, #56]	@ (800107c <Read_Request_CB+0xc4>)
 8001044:	881b      	ldrh	r3, [r3, #0]
 8001046:	b29b      	uxth	r3, r3
 8001048:	4618      	mov	r0, r3
 800104a:	f00c fffa 	bl	800e042 <aci_gatt_allow_read>
 800104e:	4603      	mov	r3, r0
 8001050:	73fb      	strb	r3, [r7, #15]
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINT_DBG("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 8001052:	bf00      	nop
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000390 	.word	0x20000390
 8001060:	200003e4 	.word	0x200003e4
 8001064:	20000392 	.word	0x20000392
 8001068:	20000394 	.word	0x20000394
 800106c:	20000396 	.word	0x20000396
 8001070:	2000038c 	.word	0x2000038c
 8001074:	200003c4 	.word	0x200003c4
 8001078:	2000038e 	.word	0x2000038e
 800107c:	200003be 	.word	0x200003be

08001080 <Attribute_Modified_Request_CB>:
 * @param  uint8_t  *att_data attribute data
 * @param  uint8_t  data_length length of the data
 * @retval None
 */
void Attribute_Modified_Request_CB(uint16_t Connection_Handle, uint16_t attr_handle, uint16_t Offset, uint8_t data_length, uint8_t *att_data)
{
 8001080:	b490      	push	{r4, r7}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	4604      	mov	r4, r0
 8001088:	4608      	mov	r0, r1
 800108a:	4611      	mov	r1, r2
 800108c:	461a      	mov	r2, r3
 800108e:	4623      	mov	r3, r4
 8001090:	80fb      	strh	r3, [r7, #6]
 8001092:	4603      	mov	r3, r0
 8001094:	80bb      	strh	r3, [r7, #4]
 8001096:	460b      	mov	r3, r1
 8001098:	807b      	strh	r3, [r7, #2]
 800109a:	4613      	mov	r3, r2
 800109c:	707b      	strb	r3, [r7, #1]
  if(attr_handle == Res1CharHandle + 2) {
 800109e:	88ba      	ldrh	r2, [r7, #4]
 80010a0:	4b43      	ldr	r3, [pc, #268]	@ (80011b0 <Attribute_Modified_Request_CB+0x130>)
 80010a2:	881b      	ldrh	r3, [r3, #0]
 80010a4:	3302      	adds	r3, #2
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d10f      	bne.n	80010ca <Attribute_Modified_Request_CB+0x4a>
    if (att_data[0] == 1) {
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d103      	bne.n	80010ba <Attribute_Modified_Request_CB+0x3a>
      send_res1 = TRUE;
 80010b2:	4b40      	ldr	r3, [pc, #256]	@ (80011b4 <Attribute_Modified_Request_CB+0x134>)
 80010b4:	2201      	movs	r2, #1
 80010b6:	701a      	strb	r2, [r3, #0]
      send_cap4 = TRUE;
    } else if (att_data[0] == 0){
      send_cap4 = FALSE;
    }
  }
}
 80010b8:	e074      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
    } else if (att_data[0] == 0){
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d170      	bne.n	80011a4 <Attribute_Modified_Request_CB+0x124>
      send_res1 = FALSE;
 80010c2:	4b3c      	ldr	r3, [pc, #240]	@ (80011b4 <Attribute_Modified_Request_CB+0x134>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]
}
 80010c8:	e06c      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
  else if (attr_handle == Res2CharHandle + 2) {
 80010ca:	88ba      	ldrh	r2, [r7, #4]
 80010cc:	4b3a      	ldr	r3, [pc, #232]	@ (80011b8 <Attribute_Modified_Request_CB+0x138>)
 80010ce:	881b      	ldrh	r3, [r3, #0]
 80010d0:	3302      	adds	r3, #2
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d10f      	bne.n	80010f6 <Attribute_Modified_Request_CB+0x76>
	if (att_data[0] == 1) {
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d103      	bne.n	80010e6 <Attribute_Modified_Request_CB+0x66>
	  send_res2 = TRUE;
 80010de:	4b37      	ldr	r3, [pc, #220]	@ (80011bc <Attribute_Modified_Request_CB+0x13c>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	701a      	strb	r2, [r3, #0]
}
 80010e4:	e05e      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
	} else if (att_data[0] == 0){
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d15a      	bne.n	80011a4 <Attribute_Modified_Request_CB+0x124>
	  send_res2 = FALSE;
 80010ee:	4b33      	ldr	r3, [pc, #204]	@ (80011bc <Attribute_Modified_Request_CB+0x13c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	701a      	strb	r2, [r3, #0]
}
 80010f4:	e056      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
  else if (attr_handle == Cap1CharHandle +2) {
 80010f6:	88ba      	ldrh	r2, [r7, #4]
 80010f8:	4b31      	ldr	r3, [pc, #196]	@ (80011c0 <Attribute_Modified_Request_CB+0x140>)
 80010fa:	881b      	ldrh	r3, [r3, #0]
 80010fc:	3302      	adds	r3, #2
 80010fe:	429a      	cmp	r2, r3
 8001100:	d10f      	bne.n	8001122 <Attribute_Modified_Request_CB+0xa2>
    if (att_data[0] == 1) {
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d103      	bne.n	8001112 <Attribute_Modified_Request_CB+0x92>
      send_cap1 = TRUE;
 800110a:	4b2e      	ldr	r3, [pc, #184]	@ (80011c4 <Attribute_Modified_Request_CB+0x144>)
 800110c:	2201      	movs	r2, #1
 800110e:	701a      	strb	r2, [r3, #0]
}
 8001110:	e048      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
    } else if (att_data[0] == 0){
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d144      	bne.n	80011a4 <Attribute_Modified_Request_CB+0x124>
      send_cap1 = FALSE;
 800111a:	4b2a      	ldr	r3, [pc, #168]	@ (80011c4 <Attribute_Modified_Request_CB+0x144>)
 800111c:	2200      	movs	r2, #0
 800111e:	701a      	strb	r2, [r3, #0]
}
 8001120:	e040      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
  else if (attr_handle == Cap2CharHandle +2) {
 8001122:	88ba      	ldrh	r2, [r7, #4]
 8001124:	4b28      	ldr	r3, [pc, #160]	@ (80011c8 <Attribute_Modified_Request_CB+0x148>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	3302      	adds	r3, #2
 800112a:	429a      	cmp	r2, r3
 800112c:	d10f      	bne.n	800114e <Attribute_Modified_Request_CB+0xce>
    if (att_data[0] == 1) {
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d103      	bne.n	800113e <Attribute_Modified_Request_CB+0xbe>
      send_cap2 = TRUE;
 8001136:	4b25      	ldr	r3, [pc, #148]	@ (80011cc <Attribute_Modified_Request_CB+0x14c>)
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
}
 800113c:	e032      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
    } else if (att_data[0] == 0){
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d12e      	bne.n	80011a4 <Attribute_Modified_Request_CB+0x124>
      send_cap2 = FALSE;
 8001146:	4b21      	ldr	r3, [pc, #132]	@ (80011cc <Attribute_Modified_Request_CB+0x14c>)
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]
}
 800114c:	e02a      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
  else if (attr_handle == Cap3CharHandle +2) {
 800114e:	88ba      	ldrh	r2, [r7, #4]
 8001150:	4b1f      	ldr	r3, [pc, #124]	@ (80011d0 <Attribute_Modified_Request_CB+0x150>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	3302      	adds	r3, #2
 8001156:	429a      	cmp	r2, r3
 8001158:	d10f      	bne.n	800117a <Attribute_Modified_Request_CB+0xfa>
    if (att_data[0] == 1) {
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d103      	bne.n	800116a <Attribute_Modified_Request_CB+0xea>
      send_cap3 = TRUE;
 8001162:	4b1c      	ldr	r3, [pc, #112]	@ (80011d4 <Attribute_Modified_Request_CB+0x154>)
 8001164:	2201      	movs	r2, #1
 8001166:	701a      	strb	r2, [r3, #0]
}
 8001168:	e01c      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
    } else if (att_data[0] == 0){
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d118      	bne.n	80011a4 <Attribute_Modified_Request_CB+0x124>
      send_cap3 = FALSE;
 8001172:	4b18      	ldr	r3, [pc, #96]	@ (80011d4 <Attribute_Modified_Request_CB+0x154>)
 8001174:	2200      	movs	r2, #0
 8001176:	701a      	strb	r2, [r3, #0]
}
 8001178:	e014      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
  else if (attr_handle == Cap4CharHandle +2) {
 800117a:	88ba      	ldrh	r2, [r7, #4]
 800117c:	4b16      	ldr	r3, [pc, #88]	@ (80011d8 <Attribute_Modified_Request_CB+0x158>)
 800117e:	881b      	ldrh	r3, [r3, #0]
 8001180:	3302      	adds	r3, #2
 8001182:	429a      	cmp	r2, r3
 8001184:	d10e      	bne.n	80011a4 <Attribute_Modified_Request_CB+0x124>
    if (att_data[0] == 1) {
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b01      	cmp	r3, #1
 800118c:	d103      	bne.n	8001196 <Attribute_Modified_Request_CB+0x116>
      send_cap4 = TRUE;
 800118e:	4b13      	ldr	r3, [pc, #76]	@ (80011dc <Attribute_Modified_Request_CB+0x15c>)
 8001190:	2201      	movs	r2, #1
 8001192:	701a      	strb	r2, [r3, #0]
}
 8001194:	e006      	b.n	80011a4 <Attribute_Modified_Request_CB+0x124>
    } else if (att_data[0] == 0){
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d102      	bne.n	80011a4 <Attribute_Modified_Request_CB+0x124>
      send_cap4 = FALSE;
 800119e:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <Attribute_Modified_Request_CB+0x15c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	701a      	strb	r2, [r3, #0]
}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bc90      	pop	{r4, r7}
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	2000038c 	.word	0x2000038c
 80011b4:	200003b8 	.word	0x200003b8
 80011b8:	2000038e 	.word	0x2000038e
 80011bc:	200003b9 	.word	0x200003b9
 80011c0:	20000390 	.word	0x20000390
 80011c4:	200003ba 	.word	0x200003ba
 80011c8:	20000392 	.word	0x20000392
 80011cc:	200003bb 	.word	0x200003bb
 80011d0:	20000394 	.word	0x20000394
 80011d4:	200003bc 	.word	0x200003bc
 80011d8:	20000396 	.word	0x20000396
 80011dc:	200003bd 	.word	0x200003bd

080011e0 <Set_DeviceConnectable>:
 * @note   Puts the device in connectable mode
 * @param  None
 * @retval None
 */
void Set_DeviceConnectable(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b092      	sub	sp, #72	@ 0x48
 80011e4:	af08      	add	r7, sp, #32
  uint8_t ret;
  uint8_t local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 80011e6:	4a36      	ldr	r2, [pc, #216]	@ (80012c0 <Set_DeviceConnectable+0xe0>)
 80011e8:	f107 031c 	add.w	r3, r7, #28
 80011ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011f0:	e883 0003 	stmia.w	r3, {r0, r1}

  uint8_t manuf_data[26] = {
 80011f4:	2302      	movs	r3, #2
 80011f6:	703b      	strb	r3, [r7, #0]
 80011f8:	230a      	movs	r3, #10
 80011fa:	707b      	strb	r3, [r7, #1]
 80011fc:	2300      	movs	r3, #0
 80011fe:	70bb      	strb	r3, [r7, #2]
 8001200:	2308      	movs	r3, #8
 8001202:	70fb      	strb	r3, [r7, #3]
 8001204:	2309      	movs	r3, #9
 8001206:	713b      	strb	r3, [r7, #4]
 8001208:	2342      	movs	r3, #66	@ 0x42
 800120a:	717b      	strb	r3, [r7, #5]
 800120c:	236c      	movs	r3, #108	@ 0x6c
 800120e:	71bb      	strb	r3, [r7, #6]
 8001210:	2375      	movs	r3, #117	@ 0x75
 8001212:	71fb      	strb	r3, [r7, #7]
 8001214:	2365      	movs	r3, #101	@ 0x65
 8001216:	723b      	strb	r3, [r7, #8]
 8001218:	234e      	movs	r3, #78	@ 0x4e
 800121a:	727b      	strb	r3, [r7, #9]
 800121c:	2352      	movs	r3, #82	@ 0x52
 800121e:	72bb      	strb	r3, [r7, #10]
 8001220:	2347      	movs	r3, #71	@ 0x47
 8001222:	72fb      	strb	r3, [r7, #11]
 8001224:	230d      	movs	r3, #13
 8001226:	733b      	strb	r3, [r7, #12]
 8001228:	23ff      	movs	r3, #255	@ 0xff
 800122a:	737b      	strb	r3, [r7, #13]
 800122c:	2301      	movs	r3, #1
 800122e:	73bb      	strb	r3, [r7, #14]
 8001230:	2380      	movs	r3, #128	@ 0x80
 8001232:	73fb      	strb	r3, [r7, #15]
 8001234:	2300      	movs	r3, #0
 8001236:	743b      	strb	r3, [r7, #16]
 8001238:	23f4      	movs	r3, #244	@ 0xf4
 800123a:	747b      	strb	r3, [r7, #17]
 800123c:	2300      	movs	r3, #0
 800123e:	74bb      	strb	r3, [r7, #18]
 8001240:	2300      	movs	r3, #0
 8001242:	74fb      	strb	r3, [r7, #19]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 8001244:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <Set_DeviceConnectable+0xe4>)
 8001246:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 8001248:	753b      	strb	r3, [r7, #20]
    bdaddr[4],
 800124a:	4b1e      	ldr	r3, [pc, #120]	@ (80012c4 <Set_DeviceConnectable+0xe4>)
 800124c:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 800124e:	757b      	strb	r3, [r7, #21]
    bdaddr[3],
 8001250:	4b1c      	ldr	r3, [pc, #112]	@ (80012c4 <Set_DeviceConnectable+0xe4>)
 8001252:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 8001254:	75bb      	strb	r3, [r7, #22]
    bdaddr[2],
 8001256:	4b1b      	ldr	r3, [pc, #108]	@ (80012c4 <Set_DeviceConnectable+0xe4>)
 8001258:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 800125a:	75fb      	strb	r3, [r7, #23]
    bdaddr[1],
 800125c:	4b19      	ldr	r3, [pc, #100]	@ (80012c4 <Set_DeviceConnectable+0xe4>)
 800125e:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 8001260:	763b      	strb	r3, [r7, #24]
    bdaddr[0]  /* BLE MAC stop */
 8001262:	4b18      	ldr	r3, [pc, #96]	@ (80012c4 <Set_DeviceConnectable+0xe4>)
 8001264:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 8001266:	767b      	strb	r3, [r7, #25]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8001268:	7cbb      	ldrb	r3, [r7, #18]
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	b2db      	uxtb	r3, r3
 8001270:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_response_data(0,NULL);
 8001272:	2100      	movs	r1, #0
 8001274:	2000      	movs	r0, #0
 8001276:	f00b ff63 	bl	800d140 <hci_le_set_scan_response_data>

  PRINT_DBG("Set General Discoverable Mode.\r\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 800127a:	2300      	movs	r3, #0
 800127c:	9306      	str	r3, [sp, #24]
 800127e:	2300      	movs	r3, #0
 8001280:	9305      	str	r3, [sp, #20]
 8001282:	2300      	movs	r3, #0
 8001284:	9304      	str	r3, [sp, #16]
 8001286:	2300      	movs	r3, #0
 8001288:	9303      	str	r3, [sp, #12]
 800128a:	f107 031c 	add.w	r3, r7, #28
 800128e:	9302      	str	r3, [sp, #8]
 8001290:	2308      	movs	r3, #8
 8001292:	9301      	str	r3, [sp, #4]
 8001294:	2300      	movs	r3, #0
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	2300      	movs	r3, #0
 800129a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800129e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012a2:	2000      	movs	r0, #0
 80012a4:	f00b ffc5 	bl	800d232 <aci_gap_set_discoverable>
 80012a8:	4603      	mov	r3, r0
 80012aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                 ADV_INTERV_MIN, ADV_INTERV_MAX,
                                 PUBLIC_ADDR,
                                 NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 80012ae:	463b      	mov	r3, r7
 80012b0:	4619      	mov	r1, r3
 80012b2:	201a      	movs	r0, #26
 80012b4:	f00c fb67 	bl	800d986 <aci_gap_update_adv_data>
    PRINT_DBG("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else {
    PRINT_DBG("aci_gap_set_discoverable() --> SUCCESS\r\n");
  }
}
 80012b8:	bf00      	nop
 80012ba:	3728      	adds	r7, #40	@ 0x28
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	0800ee28 	.word	0x0800ee28
 80012c4:	20000384 	.word	0x20000384

080012c8 <APP_UserEvtRx>:
 *         parsed
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void APP_UserEvtRx(void *pData)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type == HCI_EVENT_PKT)
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b04      	cmp	r3, #4
 80012da:	d163      	bne.n	80013a4 <APP_UserEvtRx+0xdc>
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	3301      	adds	r3, #1
 80012e0:	617b      	str	r3, [r7, #20]

    if(event_pckt->evt == EVT_LE_META_EVENT)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80012e8:	d11e      	bne.n	8001328 <APP_UserEvtRx+0x60>
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	3302      	adds	r3, #2
 80012ee:	60fb      	str	r3, [r7, #12]

      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	61fb      	str	r3, [r7, #28]
 80012f4:	e014      	b.n	8001320 <APP_UserEvtRx+0x58>
      {
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	4619      	mov	r1, r3
 80012fc:	4a2b      	ldr	r2, [pc, #172]	@ (80013ac <APP_UserEvtRx+0xe4>)
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 8001304:	4299      	cmp	r1, r3
 8001306:	d108      	bne.n	800131a <APP_UserEvtRx+0x52>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
 8001308:	4a28      	ldr	r2, [pc, #160]	@ (80013ac <APP_UserEvtRx+0xe4>)
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	4413      	add	r3, r2
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	68fa      	ldr	r2, [r7, #12]
 8001314:	3201      	adds	r2, #1
 8001316:	4610      	mov	r0, r2
 8001318:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	3301      	adds	r3, #1
 800131e:	61fb      	str	r3, [r7, #28]
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	2b09      	cmp	r3, #9
 8001324:	d9e7      	bls.n	80012f6 <APP_UserEvtRx+0x2e>
          hci_events_table[i].process((void *)event_pckt->data);
        }
      }
    }
  }
}
 8001326:	e03d      	b.n	80013a4 <APP_UserEvtRx+0xdc>
    else if(event_pckt->evt == EVT_VENDOR)
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2bff      	cmp	r3, #255	@ 0xff
 800132e:	d11e      	bne.n	800136e <APP_UserEvtRx+0xa6>
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	3302      	adds	r3, #2
 8001334:	613b      	str	r3, [r7, #16]
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
 800133a:	e014      	b.n	8001366 <APP_UserEvtRx+0x9e>
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	b29a      	uxth	r2, r3
 8001342:	491b      	ldr	r1, [pc, #108]	@ (80013b0 <APP_UserEvtRx+0xe8>)
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 800134a:	429a      	cmp	r2, r3
 800134c:	d108      	bne.n	8001360 <APP_UserEvtRx+0x98>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 800134e:	4a18      	ldr	r2, [pc, #96]	@ (80013b0 <APP_UserEvtRx+0xe8>)
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	4413      	add	r3, r2
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	3202      	adds	r2, #2
 800135c:	4610      	mov	r0, r2
 800135e:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	3301      	adds	r3, #1
 8001364:	61fb      	str	r3, [r7, #28]
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	2b2a      	cmp	r3, #42	@ 0x2a
 800136a:	d9e7      	bls.n	800133c <APP_UserEvtRx+0x74>
}
 800136c:	e01a      	b.n	80013a4 <APP_UserEvtRx+0xdc>
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 800136e:	2300      	movs	r3, #0
 8001370:	61fb      	str	r3, [r7, #28]
 8001372:	e014      	b.n	800139e <APP_UserEvtRx+0xd6>
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	4619      	mov	r1, r3
 800137a:	4a0e      	ldr	r2, [pc, #56]	@ (80013b4 <APP_UserEvtRx+0xec>)
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 8001382:	4299      	cmp	r1, r3
 8001384:	d108      	bne.n	8001398 <APP_UserEvtRx+0xd0>
          hci_events_table[i].process((void *)event_pckt->data);
 8001386:	4a0b      	ldr	r2, [pc, #44]	@ (80013b4 <APP_UserEvtRx+0xec>)
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	4413      	add	r3, r2
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	697a      	ldr	r2, [r7, #20]
 8001392:	3202      	adds	r2, #2
 8001394:	4610      	mov	r0, r2
 8001396:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	3301      	adds	r3, #1
 800139c:	61fb      	str	r3, [r7, #28]
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	2b06      	cmp	r3, #6
 80013a2:	d9e7      	bls.n	8001374 <APP_UserEvtRx+0xac>
}
 80013a4:	bf00      	nop
 80013a6:	3720      	adds	r7, #32
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	0800ef38 	.word	0x0800ef38
 80013b0:	0800ef88 	.word	0x0800ef88
 80013b4:	0800ef00 	.word	0x0800ef00

080013b8 <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 80013bc:	2011      	movs	r0, #17
 80013be:	f004 fa33 	bl	8005828 <HAL_NVIC_EnableIRQ>
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 80013ca:	2011      	movs	r0, #17
 80013cc:	f004 fa3a 	bl	8005844 <HAL_NVIC_DisableIRQ>
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  //__HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013dc:	4b28      	ldr	r3, [pc, #160]	@ (8001480 <HCI_TL_SPI_Init+0xac>)
 80013de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013e2:	4a27      	ldr	r2, [pc, #156]	@ (8001480 <HCI_TL_SPI_Init+0xac>)
 80013e4:	f043 0302 	orr.w	r3, r3, #2
 80013e8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013ec:	4b24      	ldr	r3, [pc, #144]	@ (8001480 <HCI_TL_SPI_Init+0xac>)
 80013ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013fa:	4b21      	ldr	r3, [pc, #132]	@ (8001480 <HCI_TL_SPI_Init+0xac>)
 80013fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001400:	4a1f      	ldr	r2, [pc, #124]	@ (8001480 <HCI_TL_SPI_Init+0xac>)
 8001402:	f043 0308 	orr.w	r3, r3, #8
 8001406:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800140a:	4b1d      	ldr	r3, [pc, #116]	@ (8001480 <HCI_TL_SPI_Init+0xac>)
 800140c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001410:	f003 0308 	and.w	r3, r3, #8
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	68fb      	ldr	r3, [r7, #12]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8001418:	2340      	movs	r3, #64	@ 0x40
 800141a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800141c:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <HCI_TL_SPI_Init+0xb0>)
 800141e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	4619      	mov	r1, r3
 800142a:	4817      	ldr	r0, [pc, #92]	@ (8001488 <HCI_TL_SPI_Init+0xb4>)
 800142c:	f006 f92a 	bl	8007684 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8001430:	2380      	movs	r3, #128	@ 0x80
 8001432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001434:	2301      	movs	r3, #1
 8001436:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143c:	2300      	movs	r3, #0
 800143e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	4619      	mov	r1, r3
 8001446:	4810      	ldr	r0, [pc, #64]	@ (8001488 <HCI_TL_SPI_Init+0xb4>)
 8001448:	f006 f91c 	bl	8007684 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 800144c:	2304      	movs	r3, #4
 800144e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001450:	2301      	movs	r3, #1
 8001452:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001458:	2300      	movs	r3, #0
 800145a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	4619      	mov	r1, r3
 8001462:	480a      	ldr	r0, [pc, #40]	@ (800148c <HCI_TL_SPI_Init+0xb8>)
 8001464:	f006 f90e 	bl	8007684 <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001468:	2201      	movs	r2, #1
 800146a:	2104      	movs	r1, #4
 800146c:	4807      	ldr	r0, [pc, #28]	@ (800148c <HCI_TL_SPI_Init+0xb8>)
 800146e:	f006 fbdf 	bl	8007c30 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 8001472:	f000 f993 	bl	800179c <BSP_SPI1_Init>
 8001476:	4603      	mov	r3, r0
}
 8001478:	4618      	mov	r0, r3
 800147a:	3728      	adds	r7, #40	@ 0x28
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	46020c00 	.word	0x46020c00
 8001484:	10110000 	.word	0x10110000
 8001488:	42020400 	.word	0x42020400
 800148c:	42020c00 	.word	0x42020c00

08001490 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8001494:	2140      	movs	r1, #64	@ 0x40
 8001496:	4807      	ldr	r0, [pc, #28]	@ (80014b4 <HCI_TL_SPI_DeInit+0x24>)
 8001498:	f006 fad4 	bl	8007a44 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 800149c:	2104      	movs	r1, #4
 800149e:	4806      	ldr	r0, [pc, #24]	@ (80014b8 <HCI_TL_SPI_DeInit+0x28>)
 80014a0:	f006 fad0 	bl	8007a44 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 80014a4:	2180      	movs	r1, #128	@ 0x80
 80014a6:	4803      	ldr	r0, [pc, #12]	@ (80014b4 <HCI_TL_SPI_DeInit+0x24>)
 80014a8:	f006 facc 	bl	8007a44 <HAL_GPIO_DeInit>
  return 0;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	42020400 	.word	0x42020400
 80014b8:	42020c00 	.word	0x42020c00

080014bc <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80014c0:	2201      	movs	r2, #1
 80014c2:	2104      	movs	r1, #4
 80014c4:	480a      	ldr	r0, [pc, #40]	@ (80014f0 <HCI_TL_SPI_Reset+0x34>)
 80014c6:	f006 fbb3 	bl	8007c30 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2180      	movs	r1, #128	@ 0x80
 80014ce:	4809      	ldr	r0, [pc, #36]	@ (80014f4 <HCI_TL_SPI_Reset+0x38>)
 80014d0:	f006 fbae 	bl	8007c30 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80014d4:	2005      	movs	r0, #5
 80014d6:	f001 fcd3 	bl	8002e80 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 80014da:	2201      	movs	r2, #1
 80014dc:	2180      	movs	r1, #128	@ 0x80
 80014de:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <HCI_TL_SPI_Reset+0x38>)
 80014e0:	f006 fba6 	bl	8007c30 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80014e4:	2005      	movs	r0, #5
 80014e6:	f001 fccb 	bl	8002e80 <HAL_Delay>
  return 0;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	42020c00 	.word	0x42020c00
 80014f4:	42020400 	.word	0x42020400

080014f8 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 8001508:	2300      	movs	r3, #0
 800150a:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 800150c:	230b      	movs	r3, #11
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	2300      	movs	r3, #0
 8001512:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 8001514:	f7ff ff57 	bl	80013c6 <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001518:	2200      	movs	r2, #0
 800151a:	2104      	movs	r1, #4
 800151c:	482b      	ldr	r0, [pc, #172]	@ (80015cc <HCI_TL_SPI_Receive+0xd4>)
 800151e:	f006 fb87 	bl	8007c30 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001522:	f107 0108 	add.w	r1, r7, #8
 8001526:	f107 0310 	add.w	r3, r7, #16
 800152a:	2205      	movs	r2, #5
 800152c:	4618      	mov	r0, r3
 800152e:	f000 f965 	bl	80017fc <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 8001532:	7b3b      	ldrb	r3, [r7, #12]
 8001534:	b21b      	sxth	r3, r3
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21a      	sxth	r2, r3
 800153a:	7afb      	ldrb	r3, [r7, #11]
 800153c:	b21b      	sxth	r3, r3
 800153e:	4313      	orrs	r3, r2
 8001540:	b21b      	sxth	r3, r3
 8001542:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 8001544:	8bfb      	ldrh	r3, [r7, #30]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d01e      	beq.n	8001588 <HCI_TL_SPI_Receive+0x90>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 800154a:	8bfa      	ldrh	r2, [r7, #30]
 800154c:	887b      	ldrh	r3, [r7, #2]
 800154e:	429a      	cmp	r2, r3
 8001550:	d901      	bls.n	8001556 <HCI_TL_SPI_Receive+0x5e>
    {
      byte_count = size;
 8001552:	887b      	ldrh	r3, [r7, #2]
 8001554:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 8001556:	2300      	movs	r3, #0
 8001558:	777b      	strb	r3, [r7, #29]
 800155a:	e010      	b.n	800157e <HCI_TL_SPI_Receive+0x86>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 800155c:	f107 0116 	add.w	r1, r7, #22
 8001560:	f107 0317 	add.w	r3, r7, #23
 8001564:	2201      	movs	r2, #1
 8001566:	4618      	mov	r0, r3
 8001568:	f000 f948 	bl	80017fc <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 800156c:	7f7b      	ldrb	r3, [r7, #29]
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	7dba      	ldrb	r2, [r7, #22]
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 8001578:	7f7b      	ldrb	r3, [r7, #29]
 800157a:	3301      	adds	r3, #1
 800157c:	777b      	strb	r3, [r7, #29]
 800157e:	7f7b      	ldrb	r3, [r7, #29]
 8001580:	b29b      	uxth	r3, r3
 8001582:	8bfa      	ldrh	r2, [r7, #30]
 8001584:	429a      	cmp	r2, r3
 8001586:	d8e9      	bhi.n	800155c <HCI_TL_SPI_Receive+0x64>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 8001588:	f001 fc6e 	bl	8002e68 <HAL_GetTick>
 800158c:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 800158e:	e006      	b.n	800159e <HCI_TL_SPI_Receive+0xa6>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8001590:	2140      	movs	r1, #64	@ 0x40
 8001592:	480f      	ldr	r0, [pc, #60]	@ (80015d0 <HCI_TL_SPI_Receive+0xd8>)
 8001594:	f006 fb34 	bl	8007c00 <HAL_GPIO_ReadPin>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d008      	beq.n	80015b0 <HCI_TL_SPI_Receive+0xb8>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 800159e:	f001 fc63 	bl	8002e68 <HAL_GetTick>
 80015a2:	4602      	mov	r2, r0
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80015ac:	d3f0      	bcc.n	8001590 <HCI_TL_SPI_Receive+0x98>
 80015ae:	e000      	b.n	80015b2 <HCI_TL_SPI_Receive+0xba>
      break;
 80015b0:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 80015b2:	f7ff ff01 	bl	80013b8 <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80015b6:	2201      	movs	r2, #1
 80015b8:	2104      	movs	r1, #4
 80015ba:	4804      	ldr	r0, [pc, #16]	@ (80015cc <HCI_TL_SPI_Receive+0xd4>)
 80015bc:	f006 fb38 	bl	8007c30 <HAL_GPIO_WritePin>

  return len;
 80015c0:	7f7b      	ldrb	r3, [r7, #29]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3720      	adds	r7, #32
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	42020c00 	.word	0x42020c00
 80015d0:	42020400 	.word	0x42020400

080015d4 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	@ 0x28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	460b      	mov	r3, r1
 80015de:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 80015e0:	230a      	movs	r3, #10
 80015e2:	617b      	str	r3, [r7, #20]
 80015e4:	2300      	movs	r3, #0
 80015e6:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 80015e8:	f001 fc3e 	bl	8002e68 <HAL_GetTick>
 80015ec:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 80015ee:	f7ff feea 	bl	80013c6 <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 80015f2:	f001 fc39 	bl	8002e68 <HAL_GetTick>
 80015f6:	61f8      	str	r0, [r7, #28]

    result = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	627b      	str	r3, [r7, #36]	@ 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80015fc:	2200      	movs	r2, #0
 80015fe:	2104      	movs	r1, #4
 8001600:	4835      	ldr	r0, [pc, #212]	@ (80016d8 <HCI_TL_SPI_Send+0x104>)
 8001602:	f006 fb15 	bl	8007c30 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 8001606:	e00a      	b.n	800161e <HCI_TL_SPI_Send+0x4a>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 8001608:	f001 fc2e 	bl	8002e68 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	2b64      	cmp	r3, #100	@ 0x64
 8001614:	d903      	bls.n	800161e <HCI_TL_SPI_Send+0x4a>
      {
        result = -3;
 8001616:	f06f 0302 	mvn.w	r3, #2
 800161a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800161c:	e004      	b.n	8001628 <HCI_TL_SPI_Send+0x54>
    while(!IsDataAvailable())
 800161e:	f000 f861 	bl	80016e4 <IsDataAvailable>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d0ef      	beq.n	8001608 <HCI_TL_SPI_Send+0x34>
      }
    }
    if(result == -3)
 8001628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162a:	f113 0f03 	cmn.w	r3, #3
 800162e:	d105      	bne.n	800163c <HCI_TL_SPI_Send+0x68>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001630:	2201      	movs	r2, #1
 8001632:	2104      	movs	r1, #4
 8001634:	4828      	ldr	r0, [pc, #160]	@ (80016d8 <HCI_TL_SPI_Send+0x104>)
 8001636:	f006 fafb 	bl	8007c30 <HAL_GPIO_WritePin>
      break;
 800163a:	e031      	b.n	80016a0 <HCI_TL_SPI_Send+0xcc>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 800163c:	f107 010c 	add.w	r1, r7, #12
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	2205      	movs	r2, #5
 8001646:	4618      	mov	r0, r3
 8001648:	f000 f8d8 	bl	80017fc <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 800164c:	7bbb      	ldrb	r3, [r7, #14]
 800164e:	b21b      	sxth	r3, r3
 8001650:	021b      	lsls	r3, r3, #8
 8001652:	b21a      	sxth	r2, r3
 8001654:	7b7b      	ldrb	r3, [r7, #13]
 8001656:	b21b      	sxth	r3, r3
 8001658:	4313      	orrs	r3, r2
 800165a:	b21b      	sxth	r3, r3
 800165c:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 800165e:	8b7a      	ldrh	r2, [r7, #26]
 8001660:	887b      	ldrh	r3, [r7, #2]
 8001662:	429a      	cmp	r2, r3
 8001664:	d306      	bcc.n	8001674 <HCI_TL_SPI_Send+0xa0>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8001666:	887b      	ldrh	r3, [r7, #2]
 8001668:	461a      	mov	r2, r3
 800166a:	491c      	ldr	r1, [pc, #112]	@ (80016dc <HCI_TL_SPI_Send+0x108>)
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 f8c5 	bl	80017fc <BSP_SPI1_SendRecv>
 8001672:	e002      	b.n	800167a <HCI_TL_SPI_Send+0xa6>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 8001674:	f06f 0301 	mvn.w	r3, #1
 8001678:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800167a:	2201      	movs	r2, #1
 800167c:	2104      	movs	r1, #4
 800167e:	4816      	ldr	r0, [pc, #88]	@ (80016d8 <HCI_TL_SPI_Send+0x104>)
 8001680:	f006 fad6 	bl	8007c30 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8001684:	f001 fbf0 	bl	8002e68 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	6a3b      	ldr	r3, [r7, #32]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b64      	cmp	r3, #100	@ 0x64
 8001690:	d903      	bls.n	800169a <HCI_TL_SPI_Send+0xc6>
    {
      result = -3;
 8001692:	f06f 0302 	mvn.w	r3, #2
 8001696:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8001698:	e002      	b.n	80016a0 <HCI_TL_SPI_Send+0xcc>
    }
  } while(result < 0);
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	2b00      	cmp	r3, #0
 800169e:	dba8      	blt.n	80015f2 <HCI_TL_SPI_Send+0x1e>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 80016a0:	f001 fbe2 	bl	8002e68 <HAL_GetTick>
 80016a4:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 80016a6:	e006      	b.n	80016b6 <HCI_TL_SPI_Send+0xe2>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 80016a8:	2140      	movs	r1, #64	@ 0x40
 80016aa:	480d      	ldr	r0, [pc, #52]	@ (80016e0 <HCI_TL_SPI_Send+0x10c>)
 80016ac:	f006 faa8 	bl	8007c00 <HAL_GPIO_ReadPin>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d008      	beq.n	80016c8 <HCI_TL_SPI_Send+0xf4>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 80016b6:	f001 fbd7 	bl	8002e68 <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	6a3b      	ldr	r3, [r7, #32]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016c4:	d3f0      	bcc.n	80016a8 <HCI_TL_SPI_Send+0xd4>
 80016c6:	e000      	b.n	80016ca <HCI_TL_SPI_Send+0xf6>
      break;
 80016c8:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 80016ca:	f7ff fe75 	bl	80013b8 <HCI_TL_SPI_Enable_IRQ>

  return result;
 80016ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3728      	adds	r7, #40	@ 0x28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	42020c00 	.word	0x42020c00
 80016dc:	2000042c 	.word	0x2000042c
 80016e0:	42020400 	.word	0x42020400

080016e4 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80016e8:	2140      	movs	r1, #64	@ 0x40
 80016ea:	4805      	ldr	r0, [pc, #20]	@ (8001700 <IsDataAvailable+0x1c>)
 80016ec:	f006 fa88 	bl	8007c00 <HAL_GPIO_ReadPin>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	bf0c      	ite	eq
 80016f6:	2301      	moveq	r3, #1
 80016f8:	2300      	movne	r3, #0
 80016fa:	b2db      	uxtb	r3, r3
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	42020400 	.word	0x42020400

08001704 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b088      	sub	sp, #32
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 800170a:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <hci_tl_lowlevel_init+0x50>)
 800170c:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800170e:	4b12      	ldr	r3, [pc, #72]	@ (8001758 <hci_tl_lowlevel_init+0x54>)
 8001710:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8001712:	4b12      	ldr	r3, [pc, #72]	@ (800175c <hci_tl_lowlevel_init+0x58>)
 8001714:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8001716:	4b12      	ldr	r3, [pc, #72]	@ (8001760 <hci_tl_lowlevel_init+0x5c>)
 8001718:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800171a:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <hci_tl_lowlevel_init+0x60>)
 800171c:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800171e:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <hci_tl_lowlevel_init+0x64>)
 8001720:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8001722:	1d3b      	adds	r3, r7, #4
 8001724:	4618      	mov	r0, r3
 8001726:	f00c ff4b 	bl	800e5c0 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 800172a:	4910      	ldr	r1, [pc, #64]	@ (800176c <hci_tl_lowlevel_init+0x68>)
 800172c:	4810      	ldr	r0, [pc, #64]	@ (8001770 <hci_tl_lowlevel_init+0x6c>)
 800172e:	f005 fbfd 	bl	8006f2c <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001732:	4a10      	ldr	r2, [pc, #64]	@ (8001774 <hci_tl_lowlevel_init+0x70>)
 8001734:	2100      	movs	r1, #0
 8001736:	480e      	ldr	r0, [pc, #56]	@ (8001770 <hci_tl_lowlevel_init+0x6c>)
 8001738:	f005 fbcc 	bl	8006ed4 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 800173c:	2200      	movs	r2, #0
 800173e:	2100      	movs	r1, #0
 8001740:	2011      	movs	r0, #17
 8001742:	f004 f857 	bl	80057f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 8001746:	2011      	movs	r0, #17
 8001748:	f004 f86e 	bl	8005828 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 800174c:	bf00      	nop
 800174e:	3720      	adds	r7, #32
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	080013d5 	.word	0x080013d5
 8001758:	08001491 	.word	0x08001491
 800175c:	080015d5 	.word	0x080015d5
 8001760:	080014f9 	.word	0x080014f9
 8001764:	080014bd 	.word	0x080014bd
 8001768:	0800183d 	.word	0x0800183d
 800176c:	06000006 	.word	0x06000006
 8001770:	20000420 	.word	0x20000420
 8001774:	08001779 	.word	0x08001779

08001778 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 800177c:	e005      	b.n	800178a <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800177e:	2000      	movs	r0, #0
 8001780:	f00d f882 	bl	800e888 <hci_notify_asynch_evt>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d105      	bne.n	8001796 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 800178a:	f7ff ffab 	bl	80016e4 <IsDataAvailable>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d1f4      	bne.n	800177e <hci_tl_lowlevel_isr+0x6>
 8001794:	e000      	b.n	8001798 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001796:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 80017a6:	4b12      	ldr	r3, [pc, #72]	@ (80017f0 <BSP_SPI1_Init+0x54>)
 80017a8:	4a12      	ldr	r2, [pc, #72]	@ (80017f4 <BSP_SPI1_Init+0x58>)
 80017aa:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 80017ac:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <BSP_SPI1_Init+0x5c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	1c5a      	adds	r2, r3, #1
 80017b2:	4911      	ldr	r1, [pc, #68]	@ (80017f8 <BSP_SPI1_Init+0x5c>)
 80017b4:	600a      	str	r2, [r1, #0]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d114      	bne.n	80017e4 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80017ba:	480d      	ldr	r0, [pc, #52]	@ (80017f0 <BSP_SPI1_Init+0x54>)
 80017bc:	f00a f80c 	bl	800b7d8 <HAL_SPI_GetState>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d10e      	bne.n	80017e4 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80017c6:	480a      	ldr	r0, [pc, #40]	@ (80017f0 <BSP_SPI1_Init+0x54>)
 80017c8:	f000 f8b4 	bl	8001934 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d108      	bne.n	80017e4 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 80017d2:	4807      	ldr	r0, [pc, #28]	@ (80017f0 <BSP_SPI1_Init+0x54>)
 80017d4:	f000 f83a 	bl	800184c <MX_SPI1_Init>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d002      	beq.n	80017e4 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 80017de:	f06f 0307 	mvn.w	r3, #7
 80017e2:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 80017e4:	687b      	ldr	r3, [r7, #4]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	2000052c 	.word	0x2000052c
 80017f4:	40013000 	.word	0x40013000
 80017f8:	200005bc 	.word	0x200005bc

080017fc <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af02      	add	r7, sp, #8
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	4613      	mov	r3, r2
 8001808:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 800180e:	88fb      	ldrh	r3, [r7, #6]
 8001810:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001814:	9200      	str	r2, [sp, #0]
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	68f9      	ldr	r1, [r7, #12]
 800181a:	4807      	ldr	r0, [pc, #28]	@ (8001838 <BSP_SPI1_SendRecv+0x3c>)
 800181c:	f009 fa76 	bl	800ad0c <HAL_SPI_TransmitReceive>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d002      	beq.n	800182c <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8001826:	f06f 0305 	mvn.w	r3, #5
 800182a:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800182c:	697b      	ldr	r3, [r7, #20]
}
 800182e:	4618      	mov	r0, r3
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	2000052c 	.word	0x2000052c

0800183c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001840:	f001 fb12 	bl	8002e68 <HAL_GetTick>
 8001844:	4603      	mov	r3, r0
}
 8001846:	4618      	mov	r0, r3
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001854:	2300      	movs	r3, #0
 8001856:	75fb      	strb	r3, [r7, #23]
  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8001858:	f107 0308 	add.w	r3, r7, #8
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]

  hspi->Instance = SPI1;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a32      	ldr	r2, [pc, #200]	@ (8001930 <MX_SPI1_Init+0xe4>)
 8001868:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001870:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2207      	movs	r2, #7
 800187c:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800188a:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001892:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 800189a:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2200      	movs	r2, #0
 80018a0:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2200      	movs	r2, #0
 80018ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 0x7;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2207      	movs	r2, #7
 80018b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2200      	movs	r2, #0
 80018b8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi->Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi->Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2200      	movs	r2, #0
 80018e8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2200      	movs	r2, #0
 80018ee:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f008 fbff 	bl	800a0f4 <HAL_SPI_Init>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_SPI1_Init+0xb4>
  {
    ret = HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	75fb      	strb	r3, [r7, #23]
  }

  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001900:	2300      	movs	r3, #0
 8001902:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001904:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001908:	60fb      	str	r3, [r7, #12]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
  if (HAL_SPIEx_SetConfigAutonomousMode(hspi, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 800190e:	f107 0308 	add.w	r3, r7, #8
 8001912:	4619      	mov	r1, r3
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f00a f870 	bl	800b9fa <HAL_SPIEx_SetConfigAutonomousMode>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_SPI1_Init+0xd8>
  {
    ret = HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8001924:	7dfb      	ldrb	r3, [r7, #23]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40013000 	.word	0x40013000

08001934 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b0ba      	sub	sp, #232	@ 0xe8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800193c:	f107 0310 	add.w	r3, r7, #16
 8001940:	22c0      	movs	r2, #192	@ 0xc0
 8001942:	2100      	movs	r1, #0
 8001944:	4618      	mov	r0, r3
 8001946:	f00d fa25 	bl	800ed94 <memset>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800194a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800194e:	f04f 0300 	mov.w	r3, #0
 8001952:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_HSI;
 8001956:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800195a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800195e:	f107 0310 	add.w	r3, r7, #16
 8001962:	4618      	mov	r0, r3
 8001964:	f007 fcf2 	bl	800934c <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001968:	4b34      	ldr	r3, [pc, #208]	@ (8001a3c <SPI1_MspInit+0x108>)
 800196a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800196e:	4a33      	ldr	r2, [pc, #204]	@ (8001a3c <SPI1_MspInit+0x108>)
 8001970:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001974:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001978:	4b30      	ldr	r3, [pc, #192]	@ (8001a3c <SPI1_MspInit+0x108>)
 800197a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800197e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001986:	4b2d      	ldr	r3, [pc, #180]	@ (8001a3c <SPI1_MspInit+0x108>)
 8001988:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800198c:	4a2b      	ldr	r2, [pc, #172]	@ (8001a3c <SPI1_MspInit+0x108>)
 800198e:	f043 0302 	orr.w	r3, r3, #2
 8001992:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001996:	4b29      	ldr	r3, [pc, #164]	@ (8001a3c <SPI1_MspInit+0x108>)
 8001998:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	60bb      	str	r3, [r7, #8]
 80019a2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 80019a4:	2308      	movs	r3, #8
 80019a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019aa:	2302      	movs	r3, #2
 80019ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b6:	2300      	movs	r3, #0
 80019b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80019bc:	2305      	movs	r3, #5
 80019be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 80019c2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80019c6:	4619      	mov	r1, r3
 80019c8:	481d      	ldr	r0, [pc, #116]	@ (8001a40 <SPI1_MspInit+0x10c>)
 80019ca:	f005 fe5b 	bl	8007684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 80019ce:	2310      	movs	r3, #16
 80019d0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d4:	2302      	movs	r3, #2
 80019d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e0:	2300      	movs	r3, #0
 80019e2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 80019e6:	2305      	movs	r3, #5
 80019e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 80019ec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80019f0:	4619      	mov	r1, r3
 80019f2:	4813      	ldr	r0, [pc, #76]	@ (8001a40 <SPI1_MspInit+0x10c>)
 80019f4:	f005 fe46 	bl	8007684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 80019f8:	2320      	movs	r3, #32
 80019fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001a10:	2305      	movs	r3, #5
 8001a12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001a16:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4808      	ldr	r0, [pc, #32]	@ (8001a40 <SPI1_MspInit+0x10c>)
 8001a1e:	f005 fe31 	bl	8007684 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 8001a22:	2200      	movs	r2, #0
 8001a24:	2101      	movs	r1, #1
 8001a26:	203b      	movs	r0, #59	@ 0x3b
 8001a28:	f003 fee4 	bl	80057f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001a2c:	203b      	movs	r0, #59	@ 0x3b
 8001a2e:	f003 fefb 	bl	8005828 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8001a32:	bf00      	nop
 8001a34:	37e8      	adds	r7, #232	@ 0xe8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	46020c00 	.word	0x46020c00
 8001a40:	42020400 	.word	0x42020400

08001a44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a4a:	f001 f953 	bl	8002cf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a4e:	f000 f8eb 	bl	8001c28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a52:	f000 fbdf 	bl	8002214 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8001a56:	f000 fb41 	bl	80020dc <MX_GPDMA1_Init>
  MX_FDCAN1_Init();
 8001a5a:	f000 faf9 	bl	8002050 <MX_FDCAN1_Init>
  MX_ADC1_Init();
 8001a5e:	f000 f945 	bl	8001cec <MX_ADC1_Init>
  MX_DAC1_Init();
 8001a62:	f000 fa9b 	bl	8001f9c <MX_DAC1_Init>
  MX_SPI2_Init();
 8001a66:	f000 fb65 	bl	8002134 <MX_SPI2_Init>
  MX_ICACHE_Init();
 8001a6a:	f000 fb57 	bl	800211c <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOC, LED_Ind_Pin, GPIO_PIN_SET);
 8001a6e:	2201      	movs	r2, #1
 8001a70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a74:	485d      	ldr	r0, [pc, #372]	@ (8001bec <main+0x1a8>)
 8001a76:	f006 f8db 	bl	8007c30 <HAL_GPIO_WritePin>

  	  /*Peripheral initialization*/
  P_Charger_Init();
 8001a7a:	f000 fd13 	bl	80024a4 <P_Charger_Init>
  CAN_Transceiver_Init();
 8001a7e:	f000 fd31 	bl	80024e4 <CAN_Transceiver_Init>
  MX_BlueNRG_2_Init(TxPower);
 8001a82:	2007      	movs	r0, #7
 8001a84:	f7fe fbf8 	bl	8000278 <MX_BlueNRG_2_Init>
  #if((Measure_Select == CAP_ONLY) || (Measure_Select == RES_CAP))
	PCAP1_OK = PCAP_Init(1, PCAP_ON);
	PCAP2_OK = PCAP_Init(2, PCAP_ON);
	PCAP3_OK = PCAP_Init(3, PCAP_ON);
  #else
	PCAP1_OK = PCAP_Init(1, PCAP_OFF);
 8001a88:	2100      	movs	r1, #0
 8001a8a:	2001      	movs	r0, #1
 8001a8c:	f000 fd36 	bl	80024fc <PCAP_Init>
 8001a90:	4603      	mov	r3, r0
 8001a92:	461a      	mov	r2, r3
 8001a94:	4b56      	ldr	r3, [pc, #344]	@ (8001bf0 <main+0x1ac>)
 8001a96:	701a      	strb	r2, [r3, #0]
	PCAP2_OK = PCAP_Init(2, PCAP_OFF);
 8001a98:	2100      	movs	r1, #0
 8001a9a:	2002      	movs	r0, #2
 8001a9c:	f000 fd2e 	bl	80024fc <PCAP_Init>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	4b53      	ldr	r3, [pc, #332]	@ (8001bf4 <main+0x1b0>)
 8001aa6:	701a      	strb	r2, [r3, #0]
	PCAP3_OK = PCAP_Init(3, PCAP_OFF);
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	2003      	movs	r0, #3
 8001aac:	f000 fd26 	bl	80024fc <PCAP_Init>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	4b50      	ldr	r3, [pc, #320]	@ (8001bf8 <main+0x1b4>)
 8001ab6:	701a      	strb	r2, [r3, #0]
  #endif

  	  /*DAC Initialization and setup*/
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4850      	ldr	r0, [pc, #320]	@ (8001bfc <main+0x1b8>)
 8001abc:	f003 ffa6 	bl	8005a0c <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8001ac0:	2110      	movs	r1, #16
 8001ac2:	484e      	ldr	r0, [pc, #312]	@ (8001bfc <main+0x1b8>)
 8001ac4:	f003 ffa2 	bl	8005a0c <HAL_DAC_Start>

  //DAC output value calculation. Mapping 0 - 3.3V to 0 - 2^12 bits
  DAC_Value1 = (uint16_t)((Voff1 / 3.3f) * 4095.0f);
 8001ac8:	4b4d      	ldr	r3, [pc, #308]	@ (8001c00 <main+0x1bc>)
 8001aca:	227c      	movs	r2, #124	@ 0x7c
 8001acc:	801a      	strh	r2, [r3, #0]
  DAC_Value2 = (uint16_t)((Voff2 / 3.3f) * 4095.0f);
 8001ace:	4b4d      	ldr	r3, [pc, #308]	@ (8001c04 <main+0x1c0>)
 8001ad0:	227c      	movs	r2, #124	@ 0x7c
 8001ad2:	801a      	strh	r2, [r3, #0]

  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_Value1);
 8001ad4:	4b4a      	ldr	r3, [pc, #296]	@ (8001c00 <main+0x1bc>)
 8001ad6:	881b      	ldrh	r3, [r3, #0]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	2100      	movs	r1, #0
 8001adc:	4847      	ldr	r0, [pc, #284]	@ (8001bfc <main+0x1b8>)
 8001ade:	f004 f801 	bl	8005ae4 <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, DAC_Value2);
 8001ae2:	4b48      	ldr	r3, [pc, #288]	@ (8001c04 <main+0x1c0>)
 8001ae4:	881b      	ldrh	r3, [r3, #0]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2110      	movs	r1, #16
 8001aea:	4844      	ldr	r0, [pc, #272]	@ (8001bfc <main+0x1b8>)
 8001aec:	f003 fffa 	bl	8005ae4 <HAL_DAC_SetValue>

  	  /*ADC Initialization, calibration and setup*/
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED);
 8001af0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001af4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001af8:	4843      	ldr	r0, [pc, #268]	@ (8001c08 <main+0x1c4>)
 8001afa:	f003 fc21 	bl	8005340 <HAL_ADCEx_Calibration_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Values, 15);
 8001afe:	220f      	movs	r2, #15
 8001b00:	4942      	ldr	r1, [pc, #264]	@ (8001c0c <main+0x1c8>)
 8001b02:	4841      	ldr	r0, [pc, #260]	@ (8001c08 <main+0x1c4>)
 8001b04:	f002 f82a 	bl	8003b5c <HAL_ADC_Start_DMA>

  HAL_GPIO_WritePin(GPIOC, LED_Ind_Pin, GPIO_PIN_RESET);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b0e:	4837      	ldr	r0, [pc, #220]	@ (8001bec <main+0x1a8>)
 8001b10:	f006 f88e 	bl	8007c30 <HAL_GPIO_WritePin>
			CAP3_Updated = 1;
		}
	#endif

	#if Measure_Select != NONE
		if(ADC_eoc_Flag && CAP1_Updated && CAP2_Updated && CAP3_Updated)
 8001b14:	4b3e      	ldr	r3, [pc, #248]	@ (8001c10 <main+0x1cc>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d03b      	beq.n	8001b96 <main+0x152>
 8001b1e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c14 <main+0x1d0>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d037      	beq.n	8001b96 <main+0x152>
 8001b26:	4b3c      	ldr	r3, [pc, #240]	@ (8001c18 <main+0x1d4>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d033      	beq.n	8001b96 <main+0x152>
 8001b2e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c1c <main+0x1d8>)
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d02f      	beq.n	8001b96 <main+0x152>
		{
			for(int i=0;i<15;i++)
 8001b36:	2300      	movs	r3, #0
 8001b38:	607b      	str	r3, [r7, #4]
 8001b3a:	e00b      	b.n	8001b54 <main+0x110>
			{
				R_Values[i] = (uint16_t)ADC_Values[i];
 8001b3c:	4a33      	ldr	r2, [pc, #204]	@ (8001c0c <main+0x1c8>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b44:	b299      	uxth	r1, r3
 8001b46:	4a36      	ldr	r2, [pc, #216]	@ (8001c20 <main+0x1dc>)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(int i=0;i<15;i++)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	3301      	adds	r3, #1
 8001b52:	607b      	str	r3, [r7, #4]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b0e      	cmp	r3, #14
 8001b58:	ddf0      	ble.n	8001b3c <main+0xf8>
			}
			MX_BlueNRG_2_UpdateData(R_Values, C_Values, Measure_Select);
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	4931      	ldr	r1, [pc, #196]	@ (8001c24 <main+0x1e0>)
 8001b5e:	4830      	ldr	r0, [pc, #192]	@ (8001c20 <main+0x1dc>)
 8001b60:	f7fe fba4 	bl	80002ac <MX_BlueNRG_2_UpdateData>
			ADC_eoc_Flag = 0;
 8001b64:	4b2a      	ldr	r3, [pc, #168]	@ (8001c10 <main+0x1cc>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	701a      	strb	r2, [r3, #0]
			CAP1_Updated = CAP2_Updated = CAP3_Updated = 0;
 8001b6a:	4b2c      	ldr	r3, [pc, #176]	@ (8001c1c <main+0x1d8>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	701a      	strb	r2, [r3, #0]
 8001b70:	4b2a      	ldr	r3, [pc, #168]	@ (8001c1c <main+0x1d8>)
 8001b72:	781a      	ldrb	r2, [r3, #0]
 8001b74:	4b28      	ldr	r3, [pc, #160]	@ (8001c18 <main+0x1d4>)
 8001b76:	701a      	strb	r2, [r3, #0]
 8001b78:	4b27      	ldr	r3, [pc, #156]	@ (8001c18 <main+0x1d4>)
 8001b7a:	781a      	ldrb	r2, [r3, #0]
 8001b7c:	4b25      	ldr	r3, [pc, #148]	@ (8001c14 <main+0x1d0>)
 8001b7e:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Values, 15);
 8001b80:	220f      	movs	r2, #15
 8001b82:	4922      	ldr	r1, [pc, #136]	@ (8001c0c <main+0x1c8>)
 8001b84:	4820      	ldr	r0, [pc, #128]	@ (8001c08 <main+0x1c4>)
 8001b86:	f001 ffe9 	bl	8003b5c <HAL_ADC_Start_DMA>
			HAL_GPIO_TogglePin(GPIOC, LED_Ind_Pin);
 8001b8a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b8e:	4817      	ldr	r0, [pc, #92]	@ (8001bec <main+0x1a8>)
 8001b90:	f006 f866 	bl	8007c60 <HAL_GPIO_TogglePin>
 8001b94:	e028      	b.n	8001be8 <main+0x1a4>
		}else if (ADC_eoc_Flag && (Measure_Select != CAP_ONLY))
 8001b96:	4b1e      	ldr	r3, [pc, #120]	@ (8001c10 <main+0x1cc>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d0b9      	beq.n	8001b14 <main+0xd0>
		{
			for(int i=0;i<15;i++)
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	603b      	str	r3, [r7, #0]
 8001ba4:	e00b      	b.n	8001bbe <main+0x17a>
			{
				R_Values[i] = (uint16_t)ADC_Values[i];
 8001ba6:	4a19      	ldr	r2, [pc, #100]	@ (8001c0c <main+0x1c8>)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bae:	b299      	uxth	r1, r3
 8001bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c20 <main+0x1dc>)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(int i=0;i<15;i++)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	603b      	str	r3, [r7, #0]
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	2b0e      	cmp	r3, #14
 8001bc2:	ddf0      	ble.n	8001ba6 <main+0x162>
			}
			MX_BlueNRG_2_UpdateData(R_Values, C_Values, RES_ONLY);
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	4917      	ldr	r1, [pc, #92]	@ (8001c24 <main+0x1e0>)
 8001bc8:	4815      	ldr	r0, [pc, #84]	@ (8001c20 <main+0x1dc>)
 8001bca:	f7fe fb6f 	bl	80002ac <MX_BlueNRG_2_UpdateData>
			ADC_eoc_Flag = 0;
 8001bce:	4b10      	ldr	r3, [pc, #64]	@ (8001c10 <main+0x1cc>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Values, 15);
 8001bd4:	220f      	movs	r2, #15
 8001bd6:	490d      	ldr	r1, [pc, #52]	@ (8001c0c <main+0x1c8>)
 8001bd8:	480b      	ldr	r0, [pc, #44]	@ (8001c08 <main+0x1c4>)
 8001bda:	f001 ffbf 	bl	8003b5c <HAL_ADC_Start_DMA>
			HAL_GPIO_TogglePin(GPIOC, LED_Ind_Pin);
 8001bde:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001be2:	4802      	ldr	r0, [pc, #8]	@ (8001bec <main+0x1a8>)
 8001be4:	f006 f83c 	bl	8007c60 <HAL_GPIO_TogglePin>
		if(ADC_eoc_Flag && CAP1_Updated && CAP2_Updated && CAP3_Updated)
 8001be8:	e794      	b.n	8001b14 <main+0xd0>
 8001bea:	bf00      	nop
 8001bec:	42020800 	.word	0x42020800
 8001bf0:	2000086b 	.word	0x2000086b
 8001bf4:	2000086c 	.word	0x2000086c
 8001bf8:	2000086d 	.word	0x2000086d
 8001bfc:	200006c4 	.word	0x200006c4
 8001c00:	200007cc 	.word	0x200007cc
 8001c04:	200007ce 	.word	0x200007ce
 8001c08:	200005c0 	.word	0x200005c0
 8001c0c:	200007d0 	.word	0x200007d0
 8001c10:	2000082a 	.word	0x2000082a
 8001c14:	20000868 	.word	0x20000868
 8001c18:	20000869 	.word	0x20000869
 8001c1c:	2000086a 	.word	0x2000086a
 8001c20:	2000080c 	.word	0x2000080c
 8001c24:	2000082c 	.word	0x2000082c

08001c28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b09e      	sub	sp, #120	@ 0x78
 8001c2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c2e:	f107 0318 	add.w	r3, r7, #24
 8001c32:	2260      	movs	r2, #96	@ 0x60
 8001c34:	2100      	movs	r1, #0
 8001c36:	4618      	mov	r0, r3
 8001c38:	f00d f8ac 	bl	800ed94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c3c:	463b      	mov	r3, r7
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]
 8001c46:	60da      	str	r2, [r3, #12]
 8001c48:	611a      	str	r2, [r3, #16]
 8001c4a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8001c4c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001c50:	f006 f86c 	bl	8007d2c <HAL_PWREx_ControlVoltageScaling>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <SystemClock_Config+0x36>
  {
    Error_Handler();
 8001c5a:	f000 fcf5 	bl	8002648 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001c5e:	230b      	movs	r3, #11
 8001c60:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c66:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c6e:	2310      	movs	r3, #16
 8001c70:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001c72:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c80:	2303      	movs	r3, #3
 8001c82:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8001c84:	2300      	movs	r3, #0
 8001c86:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 32;
 8001c8c:	2320      	movs	r3, #32
 8001c8e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001c90:	2302      	movs	r3, #2
 8001c92:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001c94:	2302      	movs	r3, #2
 8001c96:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ca4:	f107 0318 	add.w	r3, r7, #24
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f006 f8db 	bl	8007e64 <HAL_RCC_OscConfig>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001cb4:	f000 fcc8 	bl	8002648 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cb8:	231f      	movs	r3, #31
 8001cba:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cd0:	463b      	mov	r3, r7
 8001cd2:	2102      	movs	r1, #2
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f006 ffa1 	bl	8008c1c <HAL_RCC_ClockConfig>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001ce0:	f000 fcb2 	bl	8002648 <Error_Handler>
  }
}
 8001ce4:	bf00      	nop
 8001ce6:	3778      	adds	r7, #120	@ 0x78
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cf2:	463b      	mov	r3, r7
 8001cf4:	2220      	movs	r2, #32
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f00d f84b 	bl	800ed94 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001cfe:	4b96      	ldr	r3, [pc, #600]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d00:	4a96      	ldr	r2, [pc, #600]	@ (8001f5c <MX_ADC1_Init+0x270>)
 8001d02:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001d04:	4b94      	ldr	r3, [pc, #592]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d06:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001d0a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 8001d0c:	4b92      	ldr	r3, [pc, #584]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 8001d12:	4b91      	ldr	r3, [pc, #580]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001d18:	4b8f      	ldr	r3, [pc, #572]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001d1e:	4b8e      	ldr	r3, [pc, #568]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d20:	2208      	movs	r2, #8
 8001d22:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 8001d24:	4b8c      	ldr	r3, [pc, #560]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d26:	2201      	movs	r2, #1
 8001d28:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001d2a:	4b8b      	ldr	r3, [pc, #556]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 15;
 8001d32:	4b89      	ldr	r3, [pc, #548]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d34:	220f      	movs	r2, #15
 8001d36:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d38:	4b87      	ldr	r3, [pc, #540]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d40:	4b85      	ldr	r3, [pc, #532]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d46:	4b84      	ldr	r3, [pc, #528]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001d4c:	4b82      	ldr	r3, [pc, #520]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001d54:	4b80      	ldr	r3, [pc, #512]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001d5a:	4b7f      	ldr	r3, [pc, #508]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001d60:	4b7d      	ldr	r3, [pc, #500]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 8001d66:	4b7c      	ldr	r3, [pc, #496]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d68:	2201      	movs	r2, #1
 8001d6a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001d6c:	4b7a      	ldr	r3, [pc, #488]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d74:	4878      	ldr	r0, [pc, #480]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001d76:	f001 fc27 	bl	80035c8 <HAL_ADC_Init>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001d80:	f000 fc62 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001d84:	4b76      	ldr	r3, [pc, #472]	@ (8001f60 <MX_ADC1_Init+0x274>)
 8001d86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d88:	2306      	movs	r3, #6
 8001d8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_5CYCLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001d90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d94:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d96:	2304      	movs	r3, #4
 8001d98:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d9e:	463b      	mov	r3, r7
 8001da0:	4619      	mov	r1, r3
 8001da2:	486d      	ldr	r0, [pc, #436]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001da4:	f002 fa52 	bl	800424c <HAL_ADC_ConfigChannel>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001dae:	f000 fc4b 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001db2:	4b6c      	ldr	r3, [pc, #432]	@ (8001f64 <MX_ADC1_Init+0x278>)
 8001db4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001db6:	230c      	movs	r3, #12
 8001db8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dba:	463b      	mov	r3, r7
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4866      	ldr	r0, [pc, #408]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001dc0:	f002 fa44 	bl	800424c <HAL_ADC_ConfigChannel>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001dca:	f000 fc3d 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001dce:	4b66      	ldr	r3, [pc, #408]	@ (8001f68 <MX_ADC1_Init+0x27c>)
 8001dd0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001dd2:	2312      	movs	r3, #18
 8001dd4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dd6:	463b      	mov	r3, r7
 8001dd8:	4619      	mov	r1, r3
 8001dda:	485f      	ldr	r0, [pc, #380]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001ddc:	f002 fa36 	bl	800424c <HAL_ADC_ConfigChannel>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8001de6:	f000 fc2f 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001dea:	4b60      	ldr	r3, [pc, #384]	@ (8001f6c <MX_ADC1_Init+0x280>)
 8001dec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001dee:	2318      	movs	r3, #24
 8001df0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001df2:	463b      	mov	r3, r7
 8001df4:	4619      	mov	r1, r3
 8001df6:	4858      	ldr	r0, [pc, #352]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001df8:	f002 fa28 	bl	800424c <HAL_ADC_ConfigChannel>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8001e02:	f000 fc21 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001e06:	4b5a      	ldr	r3, [pc, #360]	@ (8001f70 <MX_ADC1_Init+0x284>)
 8001e08:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001e0a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e10:	463b      	mov	r3, r7
 8001e12:	4619      	mov	r1, r3
 8001e14:	4850      	ldr	r0, [pc, #320]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001e16:	f002 fa19 	bl	800424c <HAL_ADC_ConfigChannel>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001e20:	f000 fc12 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001e24:	4b53      	ldr	r3, [pc, #332]	@ (8001f74 <MX_ADC1_Init+0x288>)
 8001e26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001e28:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8001e2c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e2e:	463b      	mov	r3, r7
 8001e30:	4619      	mov	r1, r3
 8001e32:	4849      	ldr	r0, [pc, #292]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001e34:	f002 fa0a 	bl	800424c <HAL_ADC_ConfigChannel>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 8001e3e:	f000 fc03 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001e42:	4b4d      	ldr	r3, [pc, #308]	@ (8001f78 <MX_ADC1_Init+0x28c>)
 8001e44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001e46:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8001e4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e4c:	463b      	mov	r3, r7
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4841      	ldr	r0, [pc, #260]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001e52:	f002 f9fb 	bl	800424c <HAL_ADC_ConfigChannel>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_ADC1_Init+0x174>
  {
    Error_Handler();
 8001e5c:	f000 fbf4 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001e60:	4b46      	ldr	r3, [pc, #280]	@ (8001f7c <MX_ADC1_Init+0x290>)
 8001e62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8001e64:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8001e68:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e6a:	463b      	mov	r3, r7
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	483a      	ldr	r0, [pc, #232]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001e70:	f002 f9ec 	bl	800424c <HAL_ADC_ConfigChannel>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_ADC1_Init+0x192>
  {
    Error_Handler();
 8001e7a:	f000 fbe5 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001e7e:	4b40      	ldr	r3, [pc, #256]	@ (8001f80 <MX_ADC1_Init+0x294>)
 8001e80:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8001e82:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8001e86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e88:	463b      	mov	r3, r7
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4832      	ldr	r0, [pc, #200]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001e8e:	f002 f9dd 	bl	800424c <HAL_ADC_ConfigChannel>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_ADC1_Init+0x1b0>
  {
    Error_Handler();
 8001e98:	f000 fbd6 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001e9c:	4b39      	ldr	r3, [pc, #228]	@ (8001f84 <MX_ADC1_Init+0x298>)
 8001e9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8001ea0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ea4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ea6:	463b      	mov	r3, r7
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	482b      	ldr	r0, [pc, #172]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001eac:	f002 f9ce 	bl	800424c <HAL_ADC_ConfigChannel>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_ADC1_Init+0x1ce>
  {
    Error_Handler();
 8001eb6:	f000 fbc7 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001eba:	4b33      	ldr	r3, [pc, #204]	@ (8001f88 <MX_ADC1_Init+0x29c>)
 8001ebc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8001ebe:	f240 2306 	movw	r3, #518	@ 0x206
 8001ec2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ec4:	463b      	mov	r3, r7
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4823      	ldr	r0, [pc, #140]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001eca:	f002 f9bf 	bl	800424c <HAL_ADC_ConfigChannel>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_ADC1_Init+0x1ec>
  {
    Error_Handler();
 8001ed4:	f000 fbb8 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001ed8:	4b2c      	ldr	r3, [pc, #176]	@ (8001f8c <MX_ADC1_Init+0x2a0>)
 8001eda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_12;
 8001edc:	f44f 7303 	mov.w	r3, #524	@ 0x20c
 8001ee0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ee2:	463b      	mov	r3, r7
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	481c      	ldr	r0, [pc, #112]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001ee8:	f002 f9b0 	bl	800424c <HAL_ADC_ConfigChannel>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_ADC1_Init+0x20a>
  {
    Error_Handler();
 8001ef2:	f000 fba9 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001ef6:	4b26      	ldr	r3, [pc, #152]	@ (8001f90 <MX_ADC1_Init+0x2a4>)
 8001ef8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_13;
 8001efa:	f240 2312 	movw	r3, #530	@ 0x212
 8001efe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f00:	463b      	mov	r3, r7
 8001f02:	4619      	mov	r1, r3
 8001f04:	4814      	ldr	r0, [pc, #80]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001f06:	f002 f9a1 	bl	800424c <HAL_ADC_ConfigChannel>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_ADC1_Init+0x228>
  {
    Error_Handler();
 8001f10:	f000 fb9a 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8001f14:	4b1f      	ldr	r3, [pc, #124]	@ (8001f94 <MX_ADC1_Init+0x2a8>)
 8001f16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_14;
 8001f18:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8001f1c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f1e:	463b      	mov	r3, r7
 8001f20:	4619      	mov	r1, r3
 8001f22:	480d      	ldr	r0, [pc, #52]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001f24:	f002 f992 	bl	800424c <HAL_ADC_ConfigChannel>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_ADC1_Init+0x246>
  {
    Error_Handler();
 8001f2e:	f000 fb8b 	bl	8002648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8001f32:	4b19      	ldr	r3, [pc, #100]	@ (8001f98 <MX_ADC1_Init+0x2ac>)
 8001f34:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_15;
 8001f36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f3c:	463b      	mov	r3, r7
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4805      	ldr	r0, [pc, #20]	@ (8001f58 <MX_ADC1_Init+0x26c>)
 8001f42:	f002 f983 	bl	800424c <HAL_ADC_ConfigChannel>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_ADC1_Init+0x264>
  {
    Error_Handler();
 8001f4c:	f000 fb7c 	bl	8002648 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f50:	bf00      	nop
 8001f52:	3720      	adds	r7, #32
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	200005c0 	.word	0x200005c0
 8001f5c:	42028000 	.word	0x42028000
 8001f60:	04000002 	.word	0x04000002
 8001f64:	08000004 	.word	0x08000004
 8001f68:	0c000008 	.word	0x0c000008
 8001f6c:	10000010 	.word	0x10000010
 8001f70:	14000020 	.word	0x14000020
 8001f74:	18000040 	.word	0x18000040
 8001f78:	1c000080 	.word	0x1c000080
 8001f7c:	20000100 	.word	0x20000100
 8001f80:	2e000800 	.word	0x2e000800
 8001f84:	32001000 	.word	0x32001000
 8001f88:	36002000 	.word	0x36002000
 8001f8c:	3a004000 	.word	0x3a004000
 8001f90:	3e008000 	.word	0x3e008000
 8001f94:	42010000 	.word	0x42010000
 8001f98:	46020000 	.word	0x46020000

08001f9c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08e      	sub	sp, #56	@ 0x38
 8001fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001fa2:	f107 0308 	add.w	r3, r7, #8
 8001fa6:	2230      	movs	r2, #48	@ 0x30
 8001fa8:	2100      	movs	r1, #0
 8001faa:	4618      	mov	r0, r3
 8001fac:	f00c fef2 	bl	800ed94 <memset>
  DAC_AutonomousModeConfTypeDef sAutonomousMode = {0};
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	607b      	str	r3, [r7, #4]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001fb4:	4b24      	ldr	r3, [pc, #144]	@ (8002048 <MX_DAC1_Init+0xac>)
 8001fb6:	4a25      	ldr	r2, [pc, #148]	@ (800204c <MX_DAC1_Init+0xb0>)
 8001fb8:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001fba:	4823      	ldr	r0, [pc, #140]	@ (8002048 <MX_DAC1_Init+0xac>)
 8001fbc:	f003 fd04 	bl	80059c8 <HAL_DAC_Init>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_DAC1_Init+0x2e>
  {
    Error_Handler();
 8001fc6:	f000 fb3f 	bl	8002648 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	743b      	strb	r3, [r7, #16]
  sConfig.DAC_SignedFormat = DISABLE;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	747b      	strb	r3, [r7, #17]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_ENABLE;
 8001fd6:	2304      	movs	r3, #4
 8001fd8:	617b      	str	r3, [r7, #20]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	61fb      	str	r3, [r7, #28]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	623b      	str	r3, [r7, #32]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.DAC_SampleAndHoldConfig.DAC_SampleTime = 11;
 8001fea:	230b      	movs	r3, #11
 8001fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.DAC_SampleAndHoldConfig.DAC_HoldTime = 62;
 8001fee:	233e      	movs	r3, #62	@ 0x3e
 8001ff0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.DAC_SampleAndHoldConfig.DAC_RefreshTime = 4;
 8001ff2:	2304      	movs	r3, #4
 8001ff4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001ff6:	f107 0308 	add.w	r3, r7, #8
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4812      	ldr	r0, [pc, #72]	@ (8002048 <MX_DAC1_Init+0xac>)
 8002000:	f003 fd9e 	bl	8005b40 <HAL_DAC_ConfigChannel>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_DAC1_Init+0x72>
  {
    Error_Handler();
 800200a:	f000 fb1d 	bl	8002648 <Error_Handler>
  }

  /** Configure Autonomous Mode
  */
  sAutonomousMode.AutonomousModeState = DAC_AUTONOMOUS_MODE_DISABLE;
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
  if (HAL_DACEx_SetConfigAutonomousMode(&hdac1, &sAutonomousMode) != HAL_OK)
 8002012:	1d3b      	adds	r3, r7, #4
 8002014:	4619      	mov	r1, r3
 8002016:	480c      	ldr	r0, [pc, #48]	@ (8002048 <MX_DAC1_Init+0xac>)
 8002018:	f003 ff32 	bl	8005e80 <HAL_DACEx_SetConfigAutonomousMode>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_DAC1_Init+0x8a>
  {
    Error_Handler();
 8002022:	f000 fb11 	bl	8002648 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002026:	f107 0308 	add.w	r3, r7, #8
 800202a:	2210      	movs	r2, #16
 800202c:	4619      	mov	r1, r3
 800202e:	4806      	ldr	r0, [pc, #24]	@ (8002048 <MX_DAC1_Init+0xac>)
 8002030:	f003 fd86 	bl	8005b40 <HAL_DAC_ConfigChannel>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_DAC1_Init+0xa2>
  {
    Error_Handler();
 800203a:	f000 fb05 	bl	8002648 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800203e:	bf00      	nop
 8002040:	3738      	adds	r7, #56	@ 0x38
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	200006c4 	.word	0x200006c4
 800204c:	46021800 	.word	0x46021800

08002050 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002054:	4b1f      	ldr	r3, [pc, #124]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 8002056:	4a20      	ldr	r2, [pc, #128]	@ (80020d8 <MX_FDCAN1_Init+0x88>)
 8002058:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800205a:	4b1e      	ldr	r3, [pc, #120]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 800205c:	2200      	movs	r2, #0
 800205e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002060:	4b1c      	ldr	r3, [pc, #112]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 8002062:	2200      	movs	r2, #0
 8002064:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002066:	4b1b      	ldr	r3, [pc, #108]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 8002068:	2200      	movs	r2, #0
 800206a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800206c:	4b19      	ldr	r3, [pc, #100]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 800206e:	2200      	movs	r2, #0
 8002070:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002072:	4b18      	ldr	r3, [pc, #96]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 8002074:	2200      	movs	r2, #0
 8002076:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002078:	4b16      	ldr	r3, [pc, #88]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 800207a:	2200      	movs	r2, #0
 800207c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 800207e:	4b15      	ldr	r3, [pc, #84]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 8002080:	2204      	movs	r2, #4
 8002082:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8002084:	4b13      	ldr	r3, [pc, #76]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 8002086:	2201      	movs	r2, #1
 8002088:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800208a:	4b12      	ldr	r3, [pc, #72]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 800208c:	220d      	movs	r2, #13
 800208e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8002090:	4b10      	ldr	r3, [pc, #64]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 8002092:	2202      	movs	r2, #2
 8002094:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8002096:	4b0f      	ldr	r3, [pc, #60]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 8002098:	2201      	movs	r2, #1
 800209a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800209c:	4b0d      	ldr	r3, [pc, #52]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 800209e:	2201      	movs	r2, #1
 80020a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80020a2:	4b0c      	ldr	r3, [pc, #48]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 80020a4:	2201      	movs	r2, #1
 80020a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80020a8:	4b0a      	ldr	r3, [pc, #40]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 80020aa:	2201      	movs	r2, #1
 80020ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80020ae:	4b09      	ldr	r3, [pc, #36]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80020b4:	4b07      	ldr	r3, [pc, #28]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80020ba:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 80020bc:	2200      	movs	r2, #0
 80020be:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80020c0:	4804      	ldr	r0, [pc, #16]	@ (80020d4 <MX_FDCAN1_Init+0x84>)
 80020c2:	f004 ff8f 	bl	8006fe4 <HAL_FDCAN_Init>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80020cc:	f000 fabc 	bl	8002648 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80020d0:	bf00      	nop
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	200006d8 	.word	0x200006d8
 80020d8:	4000a400 	.word	0x4000a400

080020dc <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80020e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002118 <MX_GPDMA1_Init+0x3c>)
 80020e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020e8:	4a0b      	ldr	r2, [pc, #44]	@ (8002118 <MX_GPDMA1_Init+0x3c>)
 80020ea:	f043 0301 	orr.w	r3, r3, #1
 80020ee:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80020f2:	4b09      	ldr	r3, [pc, #36]	@ (8002118 <MX_GPDMA1_Init+0x3c>)
 80020f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	607b      	str	r3, [r7, #4]
 80020fe:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8002100:	2200      	movs	r2, #0
 8002102:	2100      	movs	r1, #0
 8002104:	201d      	movs	r0, #29
 8002106:	f003 fb75 	bl	80057f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 800210a:	201d      	movs	r0, #29
 800210c:	f003 fb8c 	bl	8005828 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	46020c00 	.word	0x46020c00

0800211c <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8002120:	f005 fdf4 	bl	8007d0c <HAL_ICACHE_Enable>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 800212a:	f000 fa8d 	bl	8002648 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
	...

08002134 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800213a:	1d3b      	adds	r3, r7, #4
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002144:	4b31      	ldr	r3, [pc, #196]	@ (800220c <MX_SPI2_Init+0xd8>)
 8002146:	4a32      	ldr	r2, [pc, #200]	@ (8002210 <MX_SPI2_Init+0xdc>)
 8002148:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800214a:	4b30      	ldr	r3, [pc, #192]	@ (800220c <MX_SPI2_Init+0xd8>)
 800214c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002150:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002152:	4b2e      	ldr	r3, [pc, #184]	@ (800220c <MX_SPI2_Init+0xd8>)
 8002154:	2200      	movs	r2, #0
 8002156:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002158:	4b2c      	ldr	r3, [pc, #176]	@ (800220c <MX_SPI2_Init+0xd8>)
 800215a:	2207      	movs	r2, #7
 800215c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800215e:	4b2b      	ldr	r3, [pc, #172]	@ (800220c <MX_SPI2_Init+0xd8>)
 8002160:	2200      	movs	r2, #0
 8002162:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002164:	4b29      	ldr	r3, [pc, #164]	@ (800220c <MX_SPI2_Init+0xd8>)
 8002166:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800216a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800216c:	4b27      	ldr	r3, [pc, #156]	@ (800220c <MX_SPI2_Init+0xd8>)
 800216e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002172:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002174:	4b25      	ldr	r3, [pc, #148]	@ (800220c <MX_SPI2_Init+0xd8>)
 8002176:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800217a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800217c:	4b23      	ldr	r3, [pc, #140]	@ (800220c <MX_SPI2_Init+0xd8>)
 800217e:	2200      	movs	r2, #0
 8002180:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002182:	4b22      	ldr	r3, [pc, #136]	@ (800220c <MX_SPI2_Init+0xd8>)
 8002184:	2200      	movs	r2, #0
 8002186:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002188:	4b20      	ldr	r3, [pc, #128]	@ (800220c <MX_SPI2_Init+0xd8>)
 800218a:	2200      	movs	r2, #0
 800218c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 800218e:	4b1f      	ldr	r3, [pc, #124]	@ (800220c <MX_SPI2_Init+0xd8>)
 8002190:	2207      	movs	r2, #7
 8002192:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002194:	4b1d      	ldr	r3, [pc, #116]	@ (800220c <MX_SPI2_Init+0xd8>)
 8002196:	2200      	movs	r2, #0
 8002198:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800219a:	4b1c      	ldr	r3, [pc, #112]	@ (800220c <MX_SPI2_Init+0xd8>)
 800219c:	2200      	movs	r2, #0
 800219e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80021a0:	4b1a      	ldr	r3, [pc, #104]	@ (800220c <MX_SPI2_Init+0xd8>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80021a6:	4b19      	ldr	r3, [pc, #100]	@ (800220c <MX_SPI2_Init+0xd8>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80021ac:	4b17      	ldr	r3, [pc, #92]	@ (800220c <MX_SPI2_Init+0xd8>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80021b2:	4b16      	ldr	r3, [pc, #88]	@ (800220c <MX_SPI2_Init+0xd8>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80021b8:	4b14      	ldr	r3, [pc, #80]	@ (800220c <MX_SPI2_Init+0xd8>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80021be:	4b13      	ldr	r3, [pc, #76]	@ (800220c <MX_SPI2_Init+0xd8>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80021c4:	4b11      	ldr	r3, [pc, #68]	@ (800220c <MX_SPI2_Init+0xd8>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80021ca:	4b10      	ldr	r3, [pc, #64]	@ (800220c <MX_SPI2_Init+0xd8>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021d0:	480e      	ldr	r0, [pc, #56]	@ (800220c <MX_SPI2_Init+0xd8>)
 80021d2:	f007 ff8f 	bl	800a0f4 <HAL_SPI_Init>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 80021dc:	f000 fa34 	bl	8002648 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80021e0:	2300      	movs	r3, #0
 80021e2:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 80021e4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80021e8:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80021ee:	1d3b      	adds	r3, r7, #4
 80021f0:	4619      	mov	r1, r3
 80021f2:	4806      	ldr	r0, [pc, #24]	@ (800220c <MX_SPI2_Init+0xd8>)
 80021f4:	f009 fc01 	bl	800b9fa <HAL_SPIEx_SetConfigAutonomousMode>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 80021fe:	f000 fa23 	bl	8002648 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002202:	bf00      	nop
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	2000073c 	.word	0x2000073c
 8002210:	40003800 	.word	0x40003800

08002214 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08a      	sub	sp, #40	@ 0x28
 8002218:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800221a:	f107 0314 	add.w	r3, r7, #20
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
 8002228:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800222a:	4b97      	ldr	r3, [pc, #604]	@ (8002488 <MX_GPIO_Init+0x274>)
 800222c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002230:	4a95      	ldr	r2, [pc, #596]	@ (8002488 <MX_GPIO_Init+0x274>)
 8002232:	f043 0304 	orr.w	r3, r3, #4
 8002236:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800223a:	4b93      	ldr	r3, [pc, #588]	@ (8002488 <MX_GPIO_Init+0x274>)
 800223c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002240:	f003 0304 	and.w	r3, r3, #4
 8002244:	613b      	str	r3, [r7, #16]
 8002246:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002248:	4b8f      	ldr	r3, [pc, #572]	@ (8002488 <MX_GPIO_Init+0x274>)
 800224a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800224e:	4a8e      	ldr	r2, [pc, #568]	@ (8002488 <MX_GPIO_Init+0x274>)
 8002250:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002254:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002258:	4b8b      	ldr	r3, [pc, #556]	@ (8002488 <MX_GPIO_Init+0x274>)
 800225a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800225e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002266:	4b88      	ldr	r3, [pc, #544]	@ (8002488 <MX_GPIO_Init+0x274>)
 8002268:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800226c:	4a86      	ldr	r2, [pc, #536]	@ (8002488 <MX_GPIO_Init+0x274>)
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002276:	4b84      	ldr	r3, [pc, #528]	@ (8002488 <MX_GPIO_Init+0x274>)
 8002278:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002284:	4b80      	ldr	r3, [pc, #512]	@ (8002488 <MX_GPIO_Init+0x274>)
 8002286:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800228a:	4a7f      	ldr	r2, [pc, #508]	@ (8002488 <MX_GPIO_Init+0x274>)
 800228c:	f043 0302 	orr.w	r3, r3, #2
 8002290:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002294:	4b7c      	ldr	r3, [pc, #496]	@ (8002488 <MX_GPIO_Init+0x274>)
 8002296:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	607b      	str	r3, [r7, #4]
 80022a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022a2:	4b79      	ldr	r3, [pc, #484]	@ (8002488 <MX_GPIO_Init+0x274>)
 80022a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022a8:	4a77      	ldr	r2, [pc, #476]	@ (8002488 <MX_GPIO_Init+0x274>)
 80022aa:	f043 0308 	orr.w	r3, r3, #8
 80022ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80022b2:	4b75      	ldr	r3, [pc, #468]	@ (8002488 <MX_GPIO_Init+0x274>)
 80022b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022b8:	f003 0308 	and.w	r3, r3, #8
 80022bc:	603b      	str	r3, [r7, #0]
 80022be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_CE_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 80022c0:	2201      	movs	r2, #1
 80022c2:	f44f 5127 	mov.w	r1, #10688	@ 0x29c0
 80022c6:	4871      	ldr	r0, [pc, #452]	@ (800248c <MX_GPIO_Init+0x278>)
 80022c8:	f005 fcb2 	bl	8007c30 <HAL_GPIO_WritePin>
                          |LED_Ind_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_TE_Pin|Unused1_Pin|Unused4_Pin|Unused5_Pin
 80022cc:	2200      	movs	r2, #0
 80022ce:	f44f 4156 	mov.w	r1, #54784	@ 0xd600
 80022d2:	486e      	ldr	r0, [pc, #440]	@ (800248c <MX_GPIO_Init+0x278>)
 80022d4:	f005 fcac 	bl	8007c30 <HAL_GPIO_WritePin>
                          |Unused6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Unused2_Pin|Unused3_Pin|P_SEL_Pin|P_PROG2_Pin, GPIO_PIN_RESET);
 80022d8:	2200      	movs	r2, #0
 80022da:	f44f 51b8 	mov.w	r1, #5888	@ 0x1700
 80022de:	486c      	ldr	r0, [pc, #432]	@ (8002490 <MX_GPIO_Init+0x27c>)
 80022e0:	f005 fca6 	bl	8007c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_SET);
 80022e4:	2201      	movs	r2, #1
 80022e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022ea:	486a      	ldr	r0, [pc, #424]	@ (8002494 <MX_GPIO_Init+0x280>)
 80022ec:	f005 fca0 	bl	8007c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 80022f0:	2201      	movs	r2, #1
 80022f2:	2104      	movs	r1, #4
 80022f4:	4868      	ldr	r0, [pc, #416]	@ (8002498 <MX_GPIO_Init+0x284>)
 80022f6:	f005 fc9b 	bl	8007c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_SET);
 80022fa:	2201      	movs	r2, #1
 80022fc:	2180      	movs	r1, #128	@ 0x80
 80022fe:	4864      	ldr	r0, [pc, #400]	@ (8002490 <MX_GPIO_Init+0x27c>)
 8002300:	f005 fc96 	bl	8007c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P_CE_Pin */
  GPIO_InitStruct.Pin = P_CE_Pin;
 8002304:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002308:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800230a:	2301      	movs	r3, #1
 800230c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800230e:	2301      	movs	r3, #1
 8002310:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002312:	2300      	movs	r3, #0
 8002314:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_CE_GPIO_Port, &GPIO_InitStruct);
 8002316:	f107 0314 	add.w	r3, r7, #20
 800231a:	4619      	mov	r1, r3
 800231c:	485b      	ldr	r0, [pc, #364]	@ (800248c <MX_GPIO_Init+0x278>)
 800231e:	f005 f9b1 	bl	8007684 <HAL_GPIO_Init>

  /*Configure GPIO pin : P_TE_Pin */
  GPIO_InitStruct.Pin = P_TE_Pin;
 8002322:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002326:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002328:	2301      	movs	r3, #1
 800232a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800232c:	2302      	movs	r3, #2
 800232e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002330:	2300      	movs	r3, #0
 8002332:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_TE_GPIO_Port, &GPIO_InitStruct);
 8002334:	f107 0314 	add.w	r3, r7, #20
 8002338:	4619      	mov	r1, r3
 800233a:	4854      	ldr	r0, [pc, #336]	@ (800248c <MX_GPIO_Init+0x278>)
 800233c:	f005 f9a2 	bl	8007684 <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused1_Pin SPI2_CS1_Pin SPI2_CS2_Pin SPI2_CS3_Pin
                           Unused4_Pin Unused5_Pin Unused6_Pin */
  GPIO_InitStruct.Pin = Unused1_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8002340:	f249 73c0 	movw	r3, #38848	@ 0x97c0
 8002344:	617b      	str	r3, [r7, #20]
                          |Unused4_Pin|Unused5_Pin|Unused6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002346:	2301      	movs	r3, #1
 8002348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234a:	2300      	movs	r3, #0
 800234c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234e:	2300      	movs	r3, #0
 8002350:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002352:	f107 0314 	add.w	r3, r7, #20
 8002356:	4619      	mov	r1, r3
 8002358:	484c      	ldr	r0, [pc, #304]	@ (800248c <MX_GPIO_Init+0x278>)
 800235a:	f005 f993 	bl	8007684 <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused2_Pin Unused3_Pin */
  GPIO_InitStruct.Pin = Unused2_Pin|Unused3_Pin;
 800235e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002364:	2301      	movs	r3, #1
 8002366:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236c:	2300      	movs	r3, #0
 800236e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	4619      	mov	r1, r3
 8002376:	4846      	ldr	r0, [pc, #280]	@ (8002490 <MX_GPIO_Init+0x27c>)
 8002378:	f005 f984 	bl	8007684 <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_INTN_Pin C2_INTN_Pin C3_INTN_Pin */
  GPIO_InitStruct.Pin = C1_INTN_Pin|C2_INTN_Pin|C3_INTN_Pin;
 800237c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002380:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002382:	4b46      	ldr	r3, [pc, #280]	@ (800249c <MX_GPIO_Init+0x288>)
 8002384:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002386:	2300      	movs	r3, #0
 8002388:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800238a:	f107 0314 	add.w	r3, r7, #20
 800238e:	4619      	mov	r1, r3
 8002390:	4840      	ldr	r0, [pc, #256]	@ (8002494 <MX_GPIO_Init+0x280>)
 8002392:	f005 f977 	bl	8007684 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_STB_Pin */
  GPIO_InitStruct.Pin = CAN_STB_Pin;
 8002396:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800239a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800239c:	2301      	movs	r3, #1
 800239e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a4:	2300      	movs	r3, #0
 80023a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_STB_GPIO_Port, &GPIO_InitStruct);
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	4619      	mov	r1, r3
 80023ae:	4839      	ldr	r0, [pc, #228]	@ (8002494 <MX_GPIO_Init+0x280>)
 80023b0:	f005 f968 	bl	8007684 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Ind_Pin */
  GPIO_InitStruct.Pin = LED_Ind_Pin;
 80023b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80023b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80023ba:	2311      	movs	r3, #17
 80023bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c2:	2300      	movs	r3, #0
 80023c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Ind_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f107 0314 	add.w	r3, r7, #20
 80023ca:	4619      	mov	r1, r3
 80023cc:	482f      	ldr	r0, [pc, #188]	@ (800248c <MX_GPIO_Init+0x278>)
 80023ce:	f005 f959 	bl	8007684 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 80023d2:	2304      	movs	r3, #4
 80023d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d6:	2301      	movs	r3, #1
 80023d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023de:	2300      	movs	r3, #0
 80023e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 80023e2:	f107 0314 	add.w	r3, r7, #20
 80023e6:	4619      	mov	r1, r3
 80023e8:	482b      	ldr	r0, [pc, #172]	@ (8002498 <MX_GPIO_Init+0x284>)
 80023ea:	f005 f94b 	bl	8007684 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_EXTI_Pin */
  GPIO_InitStruct.Pin = BLE_EXTI_Pin;
 80023ee:	2340      	movs	r3, #64	@ 0x40
 80023f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023f2:	4b2b      	ldr	r3, [pc, #172]	@ (80024a0 <MX_GPIO_Init+0x28c>)
 80023f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f6:	2300      	movs	r3, #0
 80023f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_EXTI_GPIO_Port, &GPIO_InitStruct);
 80023fa:	f107 0314 	add.w	r3, r7, #20
 80023fe:	4619      	mov	r1, r3
 8002400:	4823      	ldr	r0, [pc, #140]	@ (8002490 <MX_GPIO_Init+0x27c>)
 8002402:	f005 f93f 	bl	8007684 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_RST_Pin */
  GPIO_InitStruct.Pin = BLE_RST_Pin;
 8002406:	2380      	movs	r3, #128	@ 0x80
 8002408:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800240a:	2311      	movs	r3, #17
 800240c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002412:	2300      	movs	r3, #0
 8002414:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_RST_GPIO_Port, &GPIO_InitStruct);
 8002416:	f107 0314 	add.w	r3, r7, #20
 800241a:	4619      	mov	r1, r3
 800241c:	481c      	ldr	r0, [pc, #112]	@ (8002490 <MX_GPIO_Init+0x27c>)
 800241e:	f005 f931 	bl	8007684 <HAL_GPIO_Init>

  /*Configure GPIO pins : P_SEL_Pin P_PROG2_Pin */
  GPIO_InitStruct.Pin = P_SEL_Pin|P_PROG2_Pin;
 8002422:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002426:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002428:	2301      	movs	r3, #1
 800242a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800242c:	2302      	movs	r3, #2
 800242e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002430:	2300      	movs	r3, #0
 8002432:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	4619      	mov	r1, r3
 800243a:	4815      	ldr	r0, [pc, #84]	@ (8002490 <MX_GPIO_Init+0x27c>)
 800243c:	f005 f922 	bl	8007684 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI6_IRQn, 1, 0);
 8002440:	2200      	movs	r2, #0
 8002442:	2101      	movs	r1, #1
 8002444:	2011      	movs	r0, #17
 8002446:	f003 f9d5 	bl	80057f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 800244a:	2011      	movs	r0, #17
 800244c:	f003 f9ec 	bl	8005828 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI8_IRQn, 2, 0);
 8002450:	2200      	movs	r2, #0
 8002452:	2102      	movs	r1, #2
 8002454:	2013      	movs	r0, #19
 8002456:	f003 f9cd 	bl	80057f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI8_IRQn);
 800245a:	2013      	movs	r0, #19
 800245c:	f003 f9e4 	bl	8005828 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_IRQn, 2, 0);
 8002460:	2200      	movs	r2, #0
 8002462:	2102      	movs	r1, #2
 8002464:	2014      	movs	r0, #20
 8002466:	f003 f9c5 	bl	80057f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_IRQn);
 800246a:	2014      	movs	r0, #20
 800246c:	f003 f9dc 	bl	8005828 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI10_IRQn, 2, 0);
 8002470:	2200      	movs	r2, #0
 8002472:	2102      	movs	r1, #2
 8002474:	2015      	movs	r0, #21
 8002476:	f003 f9bd 	bl	80057f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI10_IRQn);
 800247a:	2015      	movs	r0, #21
 800247c:	f003 f9d4 	bl	8005828 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002480:	bf00      	nop
 8002482:	3728      	adds	r7, #40	@ 0x28
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	46020c00 	.word	0x46020c00
 800248c:	42020800 	.word	0x42020800
 8002490:	42020400 	.word	0x42020400
 8002494:	42020000 	.word	0x42020000
 8002498:	42020c00 	.word	0x42020c00
 800249c:	10210000 	.word	0x10210000
 80024a0:	10110000 	.word	0x10110000

080024a4 <P_Charger_Init>:
  * @brief  Initialize Charger IC.
  * @param	none
  * @retval none
  */
static void P_Charger_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
	if(P_SEL == 0)
	{
		HAL_GPIO_WritePin(GPIOB, P_SEL_Pin, GPIO_PIN_RESET);
 80024a8:	2200      	movs	r2, #0
 80024aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024ae:	480b      	ldr	r0, [pc, #44]	@ (80024dc <P_Charger_Init+0x38>)
 80024b0:	f005 fbbe 	bl	8007c30 <HAL_GPIO_WritePin>
	if(P_PROG2 == 0)
	{
		HAL_GPIO_WritePin(GPIOB, P_PROG2_Pin, GPIO_PIN_RESET);
	}else if(P_PROG2 == 1)
	{
		HAL_GPIO_WritePin(GPIOB, P_PROG2_Pin, GPIO_PIN_SET);
 80024b4:	2201      	movs	r2, #1
 80024b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024ba:	4808      	ldr	r0, [pc, #32]	@ (80024dc <P_Charger_Init+0x38>)
 80024bc:	f005 fbb8 	bl	8007c30 <HAL_GPIO_WritePin>
	if(P_TE == 0)
	{
		HAL_GPIO_WritePin(GPIOC, P_TE_Pin, GPIO_PIN_SET);
	}else if(P_TE == 1)
	{
		HAL_GPIO_WritePin(GPIOC, P_TE_Pin, GPIO_PIN_RESET);
 80024c0:	2200      	movs	r2, #0
 80024c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024c6:	4806      	ldr	r0, [pc, #24]	@ (80024e0 <P_Charger_Init+0x3c>)
 80024c8:	f005 fbb2 	bl	8007c30 <HAL_GPIO_WritePin>
	if(P_CE == 0)
	{
		HAL_GPIO_WritePin(GPIOC, P_CE_Pin, GPIO_PIN_RESET);
	}else if(P_CE == 1)
	{
		HAL_GPIO_WritePin(GPIOC, P_CE_Pin, GPIO_PIN_SET);
 80024cc:	2201      	movs	r2, #1
 80024ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024d2:	4803      	ldr	r0, [pc, #12]	@ (80024e0 <P_Charger_Init+0x3c>)
 80024d4:	f005 fbac 	bl	8007c30 <HAL_GPIO_WritePin>
	}
}
 80024d8:	bf00      	nop
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	42020400 	.word	0x42020400
 80024e0:	42020800 	.word	0x42020800

080024e4 <CAN_Transceiver_Init>:
  * @brief  Initialize CAN Transceiver.
  * @param	none
  * @retval none
  */
static void CAN_Transceiver_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
	if(CAN_ON == 0)
	{
		HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_SET);
 80024e8:	2201      	movs	r2, #1
 80024ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024ee:	4802      	ldr	r0, [pc, #8]	@ (80024f8 <CAN_Transceiver_Init+0x14>)
 80024f0:	f005 fb9e 	bl	8007c30 <HAL_GPIO_WritePin>
	}else if(CAN_ON == 1)
	{
		HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_RESET);
	}
}
 80024f4:	bf00      	nop
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	42020000 	.word	0x42020000

080024fc <PCAP_Init>:
  * 		@arg PCAP_ON:  Device is initialized and functioning fully
  * 		@arg PCAP_OFF: Device is initialized and Front-End and DSP disabled
  * @retval Initialized correctness status
  */
static uint8_t PCAP_Init(uint8_t channel, uint8_t State)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af02      	add	r7, sp, #8
 8002502:	4603      	mov	r3, r0
 8002504:	460a      	mov	r2, r1
 8002506:	71fb      	strb	r3, [r7, #7]
 8002508:	4613      	mov	r3, r2
 800250a:	71bb      	strb	r3, [r7, #6]
	PCAP_Buf[0] = Read_Byte2(channel, TEST_READ);
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	217e      	movs	r1, #126	@ 0x7e
 8002510:	4618      	mov	r0, r3
 8002512:	f00c fc13 	bl	800ed3c <Read_Byte2>
 8002516:	4603      	mov	r3, r0
 8002518:	461a      	mov	r2, r3
 800251a:	4b3e      	ldr	r3, [pc, #248]	@ (8002614 <PCAP_Init+0x118>)
 800251c:	701a      	strb	r2, [r3, #0]
	if(PCAP_Buf[0] != 0x11)
 800251e:	4b3d      	ldr	r3, [pc, #244]	@ (8002614 <PCAP_Init+0x118>)
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	2b11      	cmp	r3, #17
 8002524:	d001      	beq.n	800252a <PCAP_Init+0x2e>
	{
	  return 0;
 8002526:	2300      	movs	r3, #0
 8002528:	e06f      	b.n	800260a <PCAP_Init+0x10e>
	}

	//POR + INIT
	Write_Opcode(channel, POR);
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	2188      	movs	r1, #136	@ 0x88
 800252e:	4618      	mov	r0, r3
 8002530:	f00c fb4a 	bl	800ebc8 <Write_Opcode>
	HAL_Delay(500);
 8002534:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002538:	f000 fca2 	bl	8002e80 <HAL_Delay>
	Write_Opcode(channel, INIT);
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	218a      	movs	r1, #138	@ 0x8a
 8002540:	4618      	mov	r0, r3
 8002542:	f00c fb41 	bl	800ebc8 <Write_Opcode>
	HAL_Delay(10);
 8002546:	200a      	movs	r0, #10
 8002548:	f000 fc9a 	bl	8002e80 <HAL_Delay>

	// Write firmware with additional write verification of e.g. 100 bytes
	Write_Byte_Auto_Incr(channel, WR_MEM, 0x00, standard_fw, 547);
 800254c:	79f8      	ldrb	r0, [r7, #7]
 800254e:	f240 2323 	movw	r3, #547	@ 0x223
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	4b30      	ldr	r3, [pc, #192]	@ (8002618 <PCAP_Init+0x11c>)
 8002556:	2200      	movs	r2, #0
 8002558:	21a0      	movs	r1, #160	@ 0xa0
 800255a:	f00c fb55 	bl	800ec08 <Write_Byte_Auto_Incr>
	Read_Byte_Auto_Incr(channel, RD_MEM, 0x00, PCAP_Buf, 99);
 800255e:	79f8      	ldrb	r0, [r7, #7]
 8002560:	2363      	movs	r3, #99	@ 0x63
 8002562:	9300      	str	r3, [sp, #0]
 8002564:	4b2b      	ldr	r3, [pc, #172]	@ (8002614 <PCAP_Init+0x118>)
 8002566:	2200      	movs	r2, #0
 8002568:	2120      	movs	r1, #32
 800256a:	f00c fb9b 	bl	800eca4 <Read_Byte_Auto_Incr>
	for(int i = 0; i < 100; i++)
 800256e:	2300      	movs	r3, #0
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	e00e      	b.n	8002592 <PCAP_Init+0x96>
	{
		if(PCAP_Buf[i] != standard_fw[i])
 8002574:	4a27      	ldr	r2, [pc, #156]	@ (8002614 <PCAP_Init+0x118>)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4413      	add	r3, r2
 800257a:	781a      	ldrb	r2, [r3, #0]
 800257c:	4926      	ldr	r1, [pc, #152]	@ (8002618 <PCAP_Init+0x11c>)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	440b      	add	r3, r1
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	429a      	cmp	r2, r3
 8002586:	d001      	beq.n	800258c <PCAP_Init+0x90>
		{
			return 0;
 8002588:	2300      	movs	r3, #0
 800258a:	e03e      	b.n	800260a <PCAP_Init+0x10e>
	for(int i = 0; i < 100; i++)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	3301      	adds	r3, #1
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2b63      	cmp	r3, #99	@ 0x63
 8002596:	dded      	ble.n	8002574 <PCAP_Init+0x78>
		}
	}

	//Activate or deactivate RUNBIT register
	standard_cfg_bytewise[47] = State;
 8002598:	4a20      	ldr	r2, [pc, #128]	@ (800261c <PCAP_Init+0x120>)
 800259a:	79bb      	ldrb	r3, [r7, #6]
 800259c:	f882 302f 	strb.w	r3, [r2, #47]	@ 0x2f

	// Write configuration (52 Bytes) with additional write verification
	Write_Byte_Auto_Incr(channel, WR_CONFIG, 0x00, standard_cfg_bytewise, 51);
 80025a0:	79f8      	ldrb	r0, [r7, #7]
 80025a2:	2333      	movs	r3, #51	@ 0x33
 80025a4:	9300      	str	r3, [sp, #0]
 80025a6:	4b1d      	ldr	r3, [pc, #116]	@ (800261c <PCAP_Init+0x120>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	f24a 31c0 	movw	r1, #41920	@ 0xa3c0
 80025ae:	f00c fb2b 	bl	800ec08 <Write_Byte_Auto_Incr>
	Read_Byte_Auto_Incr(channel, RD_CONFIG, 0x00, PCAP_Buf, 51);
 80025b2:	79f8      	ldrb	r0, [r7, #7]
 80025b4:	2333      	movs	r3, #51	@ 0x33
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	4b16      	ldr	r3, [pc, #88]	@ (8002614 <PCAP_Init+0x118>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	f44f 510f 	mov.w	r1, #9152	@ 0x23c0
 80025c0:	f00c fb70 	bl	800eca4 <Read_Byte_Auto_Incr>
	for(int i = 0; i < 52; i++)
 80025c4:	2300      	movs	r3, #0
 80025c6:	60bb      	str	r3, [r7, #8]
 80025c8:	e00e      	b.n	80025e8 <PCAP_Init+0xec>
	{
		if(PCAP_Buf[i] != standard_cfg_bytewise[i])
 80025ca:	4a12      	ldr	r2, [pc, #72]	@ (8002614 <PCAP_Init+0x118>)
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	4413      	add	r3, r2
 80025d0:	781a      	ldrb	r2, [r3, #0]
 80025d2:	4912      	ldr	r1, [pc, #72]	@ (800261c <PCAP_Init+0x120>)
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	440b      	add	r3, r1
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	429a      	cmp	r2, r3
 80025dc:	d001      	beq.n	80025e2 <PCAP_Init+0xe6>
		{
			return 0;
 80025de:	2300      	movs	r3, #0
 80025e0:	e013      	b.n	800260a <PCAP_Init+0x10e>
	for(int i = 0; i < 52; i++)
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	3301      	adds	r3, #1
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	2b33      	cmp	r3, #51	@ 0x33
 80025ec:	dded      	ble.n	80025ca <PCAP_Init+0xce>
		}
	}

	Write_Opcode(channel, INIT);
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	218a      	movs	r1, #138	@ 0x8a
 80025f2:	4618      	mov	r0, r3
 80025f4:	f00c fae8 	bl	800ebc8 <Write_Opcode>

	if(State == 1)
 80025f8:	79bb      	ldrb	r3, [r7, #6]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d104      	bne.n	8002608 <PCAP_Init+0x10c>
	{
		Write_Opcode(channel, CDC_START);
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	218c      	movs	r1, #140	@ 0x8c
 8002602:	4618      	mov	r0, r3
 8002604:	f00c fae0 	bl	800ebc8 <Write_Opcode>
	}
	return 1;
 8002608:	2301      	movs	r3, #1
}
 800260a:	4618      	mov	r0, r3
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20000004 	.word	0x20000004
 8002618:	20000138 	.word	0x20000138
 800261c:	20000104 	.word	0x20000104

08002620 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback (ADC_HandleTypeDef * hadc)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
	if(ADC_eoc_Flag == 0)
 8002628:	4b06      	ldr	r3, [pc, #24]	@ (8002644 <HAL_ADC_ConvCpltCallback+0x24>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d102      	bne.n	8002638 <HAL_ADC_ConvCpltCallback+0x18>
	{
		ADC_eoc_Flag = 1;
 8002632:	4b04      	ldr	r3, [pc, #16]	@ (8002644 <HAL_ADC_ConvCpltCallback+0x24>)
 8002634:	2201      	movs	r2, #1
 8002636:	701a      	strb	r2, [r3, #0]
	}

}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr
 8002644:	2000082a 	.word	0x2000082a

08002648 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800264c:	b672      	cpsid	i
}
 800264e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002650:	bf00      	nop
 8002652:	e7fd      	b.n	8002650 <Error_Handler+0x8>

08002654 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800265a:	4b0a      	ldr	r3, [pc, #40]	@ (8002684 <HAL_MspInit+0x30>)
 800265c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002660:	4a08      	ldr	r2, [pc, #32]	@ (8002684 <HAL_MspInit+0x30>)
 8002662:	f043 0304 	orr.w	r3, r3, #4
 8002666:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800266a:	4b06      	ldr	r3, [pc, #24]	@ (8002684 <HAL_MspInit+0x30>)
 800266c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	607b      	str	r3, [r7, #4]
 8002676:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 8002678:	f005 fbe4 	bl	8007e44 <HAL_PWREx_EnableVddA>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800267c:	bf00      	nop
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	46020c00 	.word	0x46020c00

08002688 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b0bc      	sub	sp, #240	@ 0xf0
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
 800269a:	609a      	str	r2, [r3, #8]
 800269c:	60da      	str	r2, [r3, #12]
 800269e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026a0:	f107 0318 	add.w	r3, r7, #24
 80026a4:	22c0      	movs	r2, #192	@ 0xc0
 80026a6:	2100      	movs	r1, #0
 80026a8:	4618      	mov	r0, r3
 80026aa:	f00c fb73 	bl	800ed94 <memset>
  if(hadc->Instance==ADC1)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a67      	ldr	r2, [pc, #412]	@ (8002850 <HAL_ADC_MspInit+0x1c8>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	f040 80c7 	bne.w	8002848 <HAL_ADC_MspInit+0x1c0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80026ba:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80026be:	f04f 0300 	mov.w	r3, #0
 80026c2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 80026c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026ce:	f107 0318 	add.w	r3, r7, #24
 80026d2:	4618      	mov	r0, r3
 80026d4:	f006 fe3a 	bl	800934c <HAL_RCCEx_PeriphCLKConfig>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 80026de:	f7ff ffb3 	bl	8002648 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80026e2:	4b5c      	ldr	r3, [pc, #368]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 80026e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026e8:	4a5a      	ldr	r2, [pc, #360]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 80026ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80026f2:	4b58      	ldr	r3, [pc, #352]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 80026f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002700:	4b54      	ldr	r3, [pc, #336]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 8002702:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002706:	4a53      	ldr	r2, [pc, #332]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 8002708:	f043 0304 	orr.w	r3, r3, #4
 800270c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002710:	4b50      	ldr	r3, [pc, #320]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 8002712:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002716:	f003 0304 	and.w	r3, r3, #4
 800271a:	613b      	str	r3, [r7, #16]
 800271c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800271e:	4b4d      	ldr	r3, [pc, #308]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 8002720:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002724:	4a4b      	ldr	r2, [pc, #300]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800272e:	4b49      	ldr	r3, [pc, #292]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 8002730:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002734:	f003 0301 	and.w	r3, r3, #1
 8002738:	60fb      	str	r3, [r7, #12]
 800273a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800273c:	4b45      	ldr	r3, [pc, #276]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 800273e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002742:	4a44      	ldr	r2, [pc, #272]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 8002744:	f043 0302 	orr.w	r3, r3, #2
 8002748:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800274c:	4b41      	ldr	r3, [pc, #260]	@ (8002854 <HAL_ADC_MspInit+0x1cc>)
 800274e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	60bb      	str	r3, [r7, #8]
 8002758:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    PB2     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800275a:	233f      	movs	r3, #63	@ 0x3f
 800275c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002760:	2303      	movs	r3, #3
 8002762:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002766:	2300      	movs	r3, #0
 8002768:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800276c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002770:	4619      	mov	r1, r3
 8002772:	4839      	ldr	r0, [pc, #228]	@ (8002858 <HAL_ADC_MspInit+0x1d0>)
 8002774:	f004 ff86 	bl	8007684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002778:	23cf      	movs	r3, #207	@ 0xcf
 800277a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800277e:	2303      	movs	r3, #3
 8002780:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002784:	2300      	movs	r3, #0
 8002786:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800278a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800278e:	4619      	mov	r1, r3
 8002790:	4832      	ldr	r0, [pc, #200]	@ (800285c <HAL_ADC_MspInit+0x1d4>)
 8002792:	f004 ff77 	bl	8007684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002796:	2307      	movs	r3, #7
 8002798:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800279c:	2303      	movs	r3, #3
 800279e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027a8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80027ac:	4619      	mov	r1, r3
 80027ae:	482c      	ldr	r0, [pc, #176]	@ (8002860 <HAL_ADC_MspInit+0x1d8>)
 80027b0:	f004 ff68 	bl	8007684 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 80027b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027b6:	4a2c      	ldr	r2, [pc, #176]	@ (8002868 <HAL_ADC_MspInit+0x1e0>)
 80027b8:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_ADC1;
 80027ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027bc:	2200      	movs	r2, #0
 80027be:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 80027c0:	4b28      	ldr	r3, [pc, #160]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027c6:	4b27      	ldr	r3, [pc, #156]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 80027cc:	4b25      	ldr	r3, [pc, #148]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 80027d2:	4b24      	ldr	r3, [pc, #144]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 80027d8:	4b22      	ldr	r3, [pc, #136]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027da:	2201      	movs	r2, #1
 80027dc:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 80027de:	4b21      	ldr	r3, [pc, #132]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027e0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80027e4:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 80027e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 80027ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027ee:	2201      	movs	r2, #1
 80027f0:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 80027f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027f4:	2201      	movs	r2, #1
 80027f6:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 80027f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 80027fe:	4b19      	ldr	r3, [pc, #100]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 8002800:	2200      	movs	r2, #0
 8002802:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8002804:	4b17      	ldr	r3, [pc, #92]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 8002806:	2200      	movs	r2, #0
 8002808:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 800280a:	4816      	ldr	r0, [pc, #88]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 800280c:	f003 fb70 	bl	8005ef0 <HAL_DMA_Init>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <HAL_ADC_MspInit+0x192>
    {
      Error_Handler();
 8002816:	f7ff ff17 	bl	8002648 <Error_Handler>
    }

    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel0);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a11      	ldr	r2, [pc, #68]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 800281e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002820:	4a10      	ldr	r2, [pc, #64]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8002826:	2110      	movs	r1, #16
 8002828:	480e      	ldr	r0, [pc, #56]	@ (8002864 <HAL_ADC_MspInit+0x1dc>)
 800282a:	f003 fe8d 	bl	8006548 <HAL_DMA_ConfigChannelAttributes>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <HAL_ADC_MspInit+0x1b0>
    {
      Error_Handler();
 8002834:	f7ff ff08 	bl	8002648 <Error_Handler>
    }

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002838:	2200      	movs	r2, #0
 800283a:	2100      	movs	r1, #0
 800283c:	2025      	movs	r0, #37	@ 0x25
 800283e:	f002 ffd9 	bl	80057f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8002842:	2025      	movs	r0, #37	@ 0x25
 8002844:	f002 fff0 	bl	8005828 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002848:	bf00      	nop
 800284a:	37f0      	adds	r7, #240	@ 0xf0
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	42028000 	.word	0x42028000
 8002854:	46020c00 	.word	0x46020c00
 8002858:	42020800 	.word	0x42020800
 800285c:	42020000 	.word	0x42020000
 8002860:	42020400 	.word	0x42020400
 8002864:	2000064c 	.word	0x2000064c
 8002868:	40020050 	.word	0x40020050

0800286c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b0ba      	sub	sp, #232	@ 0xe8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002884:	f107 0310 	add.w	r3, r7, #16
 8002888:	22c0      	movs	r2, #192	@ 0xc0
 800288a:	2100      	movs	r1, #0
 800288c:	4618      	mov	r0, r3
 800288e:	f00c fa81 	bl	800ed94 <memset>
  if(hdac->Instance==DAC1)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a25      	ldr	r2, [pc, #148]	@ (800292c <HAL_DAC_MspInit+0xc0>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d143      	bne.n	8002924 <HAL_DAC_MspInit+0xb8>

    /* USER CODE END DAC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC|RCC_PERIPHCLK_DAC1;
 800289c:	4a24      	ldr	r2, [pc, #144]	@ (8002930 <HAL_DAC_MspInit+0xc4>)
 800289e:	f04f 0300 	mov.w	r3, #0
 80028a2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 80028a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    PeriphClkInit.Dac1ClockSelection = RCC_DAC1CLKSOURCE_LSI;
 80028ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028b2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028b6:	f107 0310 	add.w	r3, r7, #16
 80028ba:	4618      	mov	r0, r3
 80028bc:	f006 fd46 	bl	800934c <HAL_RCCEx_PeriphCLKConfig>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <HAL_DAC_MspInit+0x5e>
    {
      Error_Handler();
 80028c6:	f7ff febf 	bl	8002648 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80028ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002934 <HAL_DAC_MspInit+0xc8>)
 80028cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028d0:	4a18      	ldr	r2, [pc, #96]	@ (8002934 <HAL_DAC_MspInit+0xc8>)
 80028d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80028da:	4b16      	ldr	r3, [pc, #88]	@ (8002934 <HAL_DAC_MspInit+0xc8>)
 80028dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028e4:	60fb      	str	r3, [r7, #12]
 80028e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e8:	4b12      	ldr	r3, [pc, #72]	@ (8002934 <HAL_DAC_MspInit+0xc8>)
 80028ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028ee:	4a11      	ldr	r2, [pc, #68]	@ (8002934 <HAL_DAC_MspInit+0xc8>)
 80028f0:	f043 0301 	orr.w	r3, r3, #1
 80028f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80028f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <HAL_DAC_MspInit+0xc8>)
 80028fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	60bb      	str	r3, [r7, #8]
 8002904:	68bb      	ldr	r3, [r7, #8]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002906:	2330      	movs	r3, #48	@ 0x30
 8002908:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800290c:	2303      	movs	r3, #3
 800290e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002912:	2300      	movs	r3, #0
 8002914:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002918:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800291c:	4619      	mov	r1, r3
 800291e:	4806      	ldr	r0, [pc, #24]	@ (8002938 <HAL_DAC_MspInit+0xcc>)
 8002920:	f004 feb0 	bl	8007684 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002924:	bf00      	nop
 8002926:	37e8      	adds	r7, #232	@ 0xe8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	46021800 	.word	0x46021800
 8002930:	10008000 	.word	0x10008000
 8002934:	46020c00 	.word	0x46020c00
 8002938:	42020000 	.word	0x42020000

0800293c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b0ba      	sub	sp, #232	@ 0xe8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002954:	f107 0310 	add.w	r3, r7, #16
 8002958:	22c0      	movs	r2, #192	@ 0xc0
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f00c fa19 	bl	800ed94 <memset>
  if(hfdcan->Instance==FDCAN1)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a2f      	ldr	r2, [pc, #188]	@ (8002a24 <HAL_FDCAN_MspInit+0xe8>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d157      	bne.n	8002a1c <HAL_FDCAN_MspInit+0xe0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 800296c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002970:	f04f 0300 	mov.w	r3, #0
 8002974:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 8002978:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800297c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002980:	f107 0310 	add.w	r3, r7, #16
 8002984:	4618      	mov	r0, r3
 8002986:	f006 fce1 	bl	800934c <HAL_RCCEx_PeriphCLKConfig>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002990:	f7ff fe5a 	bl	8002648 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 8002994:	4b24      	ldr	r3, [pc, #144]	@ (8002a28 <HAL_FDCAN_MspInit+0xec>)
 8002996:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800299a:	4a23      	ldr	r2, [pc, #140]	@ (8002a28 <HAL_FDCAN_MspInit+0xec>)
 800299c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029a0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 80029a4:	4b20      	ldr	r3, [pc, #128]	@ (8002a28 <HAL_FDCAN_MspInit+0xec>)
 80029a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80029aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002a28 <HAL_FDCAN_MspInit+0xec>)
 80029b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002a28 <HAL_FDCAN_MspInit+0xec>)
 80029ba:	f043 0301 	orr.w	r3, r3, #1
 80029be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80029c2:	4b19      	ldr	r3, [pc, #100]	@ (8002a28 <HAL_FDCAN_MspInit+0xec>)
 80029c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	60bb      	str	r3, [r7, #8]
 80029ce:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80029d0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80029d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d8:	2302      	movs	r3, #2
 80029da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029de:	2300      	movs	r3, #0
 80029e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e4:	2300      	movs	r3, #0
 80029e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80029ea:	2309      	movs	r3, #9
 80029ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80029f4:	4619      	mov	r1, r3
 80029f6:	480d      	ldr	r0, [pc, #52]	@ (8002a2c <HAL_FDCAN_MspInit+0xf0>)
 80029f8:	f004 fe44 	bl	8007684 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 80029fc:	2200      	movs	r2, #0
 80029fe:	2105      	movs	r1, #5
 8002a00:	2027      	movs	r0, #39	@ 0x27
 8002a02:	f002 fef7 	bl	80057f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002a06:	2027      	movs	r0, #39	@ 0x27
 8002a08:	f002 ff0e 	bl	8005828 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2105      	movs	r1, #5
 8002a10:	2028      	movs	r0, #40	@ 0x28
 8002a12:	f002 feef 	bl	80057f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8002a16:	2028      	movs	r0, #40	@ 0x28
 8002a18:	f002 ff06 	bl	8005828 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8002a1c:	bf00      	nop
 8002a1e:	37e8      	adds	r7, #232	@ 0xe8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	4000a400 	.word	0x4000a400
 8002a28:	46020c00 	.word	0x46020c00
 8002a2c:	42020000 	.word	0x42020000

08002a30 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b0ba      	sub	sp, #232	@ 0xe8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a38:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	605a      	str	r2, [r3, #4]
 8002a42:	609a      	str	r2, [r3, #8]
 8002a44:	60da      	str	r2, [r3, #12]
 8002a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a48:	f107 0310 	add.w	r3, r7, #16
 8002a4c:	22c0      	movs	r2, #192	@ 0xc0
 8002a4e:	2100      	movs	r1, #0
 8002a50:	4618      	mov	r0, r3
 8002a52:	f00c f99f 	bl	800ed94 <memset>
  if(hspi->Instance==SPI2)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a2b      	ldr	r2, [pc, #172]	@ (8002b08 <HAL_SPI_MspInit+0xd8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d14f      	bne.n	8002b00 <HAL_SPI_MspInit+0xd0>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002a60:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a64:	f04f 0300 	mov.w	r3, #0
 8002a68:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 8002a6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a74:	f107 0310 	add.w	r3, r7, #16
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f006 fc67 	bl	800934c <HAL_RCCEx_PeriphCLKConfig>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8002a84:	f7ff fde0 	bl	8002648 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a88:	4b20      	ldr	r3, [pc, #128]	@ (8002b0c <HAL_SPI_MspInit+0xdc>)
 8002a8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a8e:	4a1f      	ldr	r2, [pc, #124]	@ (8002b0c <HAL_SPI_MspInit+0xdc>)
 8002a90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a94:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002a98:	4b1c      	ldr	r3, [pc, #112]	@ (8002b0c <HAL_SPI_MspInit+0xdc>)
 8002a9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002aa2:	60fb      	str	r3, [r7, #12]
 8002aa4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aa6:	4b19      	ldr	r3, [pc, #100]	@ (8002b0c <HAL_SPI_MspInit+0xdc>)
 8002aa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002aac:	4a17      	ldr	r2, [pc, #92]	@ (8002b0c <HAL_SPI_MspInit+0xdc>)
 8002aae:	f043 0302 	orr.w	r3, r3, #2
 8002ab2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002ab6:	4b15      	ldr	r3, [pc, #84]	@ (8002b0c <HAL_SPI_MspInit+0xdc>)
 8002ab8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	60bb      	str	r3, [r7, #8]
 8002ac2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002ac4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002ac8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002acc:	2302      	movs	r3, #2
 8002ace:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ade:	2305      	movs	r3, #5
 8002ae0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ae4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4809      	ldr	r0, [pc, #36]	@ (8002b10 <HAL_SPI_MspInit+0xe0>)
 8002aec:	f004 fdca 	bl	8007684 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002af0:	2200      	movs	r2, #0
 8002af2:	2100      	movs	r1, #0
 8002af4:	203c      	movs	r0, #60	@ 0x3c
 8002af6:	f002 fe7d 	bl	80057f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002afa:	203c      	movs	r0, #60	@ 0x3c
 8002afc:	f002 fe94 	bl	8005828 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002b00:	bf00      	nop
 8002b02:	37e8      	adds	r7, #232	@ 0xe8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40003800 	.word	0x40003800
 8002b0c:	46020c00 	.word	0x46020c00
 8002b10:	42020400 	.word	0x42020400

08002b14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b18:	bf00      	nop
 8002b1a:	e7fd      	b.n	8002b18 <NMI_Handler+0x4>

08002b1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b20:	bf00      	nop
 8002b22:	e7fd      	b.n	8002b20 <HardFault_Handler+0x4>

08002b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b28:	bf00      	nop
 8002b2a:	e7fd      	b.n	8002b28 <MemManage_Handler+0x4>

08002b2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b30:	bf00      	nop
 8002b32:	e7fd      	b.n	8002b30 <BusFault_Handler+0x4>

08002b34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b38:	bf00      	nop
 8002b3a:	e7fd      	b.n	8002b38 <UsageFault_Handler+0x4>

08002b3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b40:	bf00      	nop
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr

08002b4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b6a:	f000 f969 	bl	8002e40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b6e:	bf00      	nop
 8002b70:	bd80      	pop	{r7, pc}
	...

08002b74 <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 8002b78:	4802      	ldr	r0, [pc, #8]	@ (8002b84 <EXTI6_IRQHandler+0x10>)
 8002b7a:	f004 f9eb 	bl	8006f54 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000420 	.word	0x20000420

08002b88 <EXTI8_IRQHandler>:

/**
  * @brief This function handles EXTI Line8 interrupt.
  */
void EXTI8_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI8_IRQn 0 */

  /* USER CODE END EXTI8_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C1_INTN_Pin);
 8002b8c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002b90:	f005 f880 	bl	8007c94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI8_IRQn 1 */

  /* USER CODE END EXTI8_IRQn 1 */
}
 8002b94:	bf00      	nop
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <EXTI9_IRQHandler>:

/**
  * @brief This function handles EXTI Line9 interrupt.
  */
void EXTI9_IRQHandler(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_IRQn 0 */

  /* USER CODE END EXTI9_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C2_INTN_Pin);
 8002b9c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002ba0:	f005 f878 	bl	8007c94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_IRQn 1 */

  /* USER CODE END EXTI9_IRQn 1 */
}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <EXTI10_IRQHandler>:

/**
  * @brief This function handles EXTI Line10 interrupt.
  */
void EXTI10_IRQHandler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI10_IRQn 0 */

  /* USER CODE END EXTI10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C3_INTN_Pin);
 8002bac:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002bb0:	f005 f870 	bl	8007c94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI10_IRQn 1 */

  /* USER CODE END EXTI10_IRQn 1 */
}
 8002bb4:	bf00      	nop
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8002bbc:	4802      	ldr	r0, [pc, #8]	@ (8002bc8 <GPDMA1_Channel0_IRQHandler+0x10>)
 8002bbe:	f003 fb62 	bl	8006286 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 8002bc2:	bf00      	nop
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	2000064c 	.word	0x2000064c

08002bcc <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002bd0:	4802      	ldr	r0, [pc, #8]	@ (8002bdc <ADC1_IRQHandler+0x10>)
 8002bd2:	f001 f8cd 	bl	8003d70 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8002bd6:	bf00      	nop
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	200005c0 	.word	0x200005c0

08002be0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002be4:	4802      	ldr	r0, [pc, #8]	@ (8002bf0 <FDCAN1_IT0_IRQHandler+0x10>)
 8002be6:	f004 fb4f 	bl	8007288 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002bea:	bf00      	nop
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	200006d8 	.word	0x200006d8

08002bf4 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002bf8:	4802      	ldr	r0, [pc, #8]	@ (8002c04 <FDCAN1_IT1_IRQHandler+0x10>)
 8002bfa:	f004 fb45 	bl	8007288 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	200006d8 	.word	0x200006d8

08002c08 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002c0c:	4802      	ldr	r0, [pc, #8]	@ (8002c18 <SPI1_IRQHandler+0x10>)
 8002c0e:	f008 fbdd 	bl	800b3cc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	2000052c 	.word	0x2000052c

08002c1c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002c20:	4802      	ldr	r0, [pc, #8]	@ (8002c2c <SPI2_IRQHandler+0x10>)
 8002c22:	f008 fbd3 	bl	800b3cc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002c26:	bf00      	nop
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	2000073c 	.word	0x2000073c

08002c30 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002c34:	4b18      	ldr	r3, [pc, #96]	@ (8002c98 <SystemInit+0x68>)
 8002c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c3a:	4a17      	ldr	r2, [pc, #92]	@ (8002c98 <SystemInit+0x68>)
 8002c3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8002c44:	4b15      	ldr	r3, [pc, #84]	@ (8002c9c <SystemInit+0x6c>)
 8002c46:	2201      	movs	r2, #1
 8002c48:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002c4a:	4b14      	ldr	r3, [pc, #80]	@ (8002c9c <SystemInit+0x6c>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002c50:	4b12      	ldr	r3, [pc, #72]	@ (8002c9c <SystemInit+0x6c>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8002c56:	4b11      	ldr	r3, [pc, #68]	@ (8002c9c <SystemInit+0x6c>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c9c <SystemInit+0x6c>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a0e      	ldr	r2, [pc, #56]	@ (8002c9c <SystemInit+0x6c>)
 8002c62:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8002c66:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002c6a:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c9c <SystemInit+0x6c>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002c72:	4b0a      	ldr	r3, [pc, #40]	@ (8002c9c <SystemInit+0x6c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a09      	ldr	r2, [pc, #36]	@ (8002c9c <SystemInit+0x6c>)
 8002c78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c7c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002c7e:	4b07      	ldr	r3, [pc, #28]	@ (8002c9c <SystemInit+0x6c>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002c84:	4b04      	ldr	r3, [pc, #16]	@ (8002c98 <SystemInit+0x68>)
 8002c86:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002c8a:	609a      	str	r2, [r3, #8]
  #endif
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	e000ed00 	.word	0xe000ed00
 8002c9c:	46020c00 	.word	0x46020c00

08002ca0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002ca0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cd8 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ca4:	f7ff ffc4 	bl	8002c30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002ca8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002caa:	e003      	b.n	8002cb4 <LoopCopyDataInit>

08002cac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002cac:	4b0b      	ldr	r3, [pc, #44]	@ (8002cdc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002cae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002cb0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002cb2:	3104      	adds	r1, #4

08002cb4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002cb4:	480a      	ldr	r0, [pc, #40]	@ (8002ce0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002cb8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002cba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002cbc:	d3f6      	bcc.n	8002cac <CopyDataInit>
	ldr	r2, =_sbss
 8002cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002cc0:	e002      	b.n	8002cc8 <LoopFillZerobss>

08002cc2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002cc2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002cc4:	f842 3b04 	str.w	r3, [r2], #4

08002cc8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002cc8:	4b08      	ldr	r3, [pc, #32]	@ (8002cec <LoopForever+0x16>)
	cmp	r2, r3
 8002cca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002ccc:	d3f9      	bcc.n	8002cc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002cce:	f00c f869 	bl	800eda4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cd2:	f7fe feb7 	bl	8001a44 <main>

08002cd6 <LoopForever>:

LoopForever:
    b LoopForever
 8002cd6:	e7fe      	b.n	8002cd6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002cd8:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8002cdc:	0800f0e8 	.word	0x0800f0e8
	ldr	r0, =_sdata
 8002ce0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002ce4:	20000365 	.word	0x20000365
	ldr	r2, =_sbss
 8002ce8:	20000368 	.word	0x20000368
	ldr	r3, = _ebss
 8002cec:	20000e1c 	.word	0x20000e1c

08002cf0 <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002cf0:	e7fe      	b.n	8002cf0 <ADC4_IRQHandler>
	...

08002cf4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cf8:	4b12      	ldr	r3, [pc, #72]	@ (8002d44 <HAL_Init+0x50>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a11      	ldr	r2, [pc, #68]	@ (8002d44 <HAL_Init+0x50>)
 8002cfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d04:	2003      	movs	r0, #3
 8002d06:	f002 fd6a 	bl	80057de <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002d0a:	f006 f979 	bl	8009000 <HAL_RCC_GetSysClockFreq>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	4b0d      	ldr	r3, [pc, #52]	@ (8002d48 <HAL_Init+0x54>)
 8002d12:	6a1b      	ldr	r3, [r3, #32]
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	490c      	ldr	r1, [pc, #48]	@ (8002d4c <HAL_Init+0x58>)
 8002d1a:	5ccb      	ldrb	r3, [r1, r3]
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d20:	4a0b      	ldr	r2, [pc, #44]	@ (8002d50 <HAL_Init+0x5c>)
 8002d22:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002d24:	2004      	movs	r0, #4
 8002d26:	f002 fdbd 	bl	80058a4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d2a:	200f      	movs	r0, #15
 8002d2c:	f000 f812 	bl	8002d54 <HAL_InitTick>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e002      	b.n	8002d40 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002d3a:	f7ff fc8b 	bl	8002654 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40022000 	.word	0x40022000
 8002d48:	46020c00 	.word	0x46020c00
 8002d4c:	0800ee30 	.word	0x0800ee30
 8002d50:	2000035c 	.word	0x2000035c

08002d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002d60:	4b33      	ldr	r3, [pc, #204]	@ (8002e30 <HAL_InitTick+0xdc>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e05c      	b.n	8002e26 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002d6c:	4b31      	ldr	r3, [pc, #196]	@ (8002e34 <HAL_InitTick+0xe0>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0304 	and.w	r3, r3, #4
 8002d74:	2b04      	cmp	r3, #4
 8002d76:	d10c      	bne.n	8002d92 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002d78:	4b2f      	ldr	r3, [pc, #188]	@ (8002e38 <HAL_InitTick+0xe4>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	4b2c      	ldr	r3, [pc, #176]	@ (8002e30 <HAL_InitTick+0xdc>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	4619      	mov	r1, r3
 8002d82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	e037      	b.n	8002e02 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8002d92:	f002 fddf 	bl	8005954 <HAL_SYSTICK_GetCLKSourceConfig>
 8002d96:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d023      	beq.n	8002de6 <HAL_InitTick+0x92>
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d82d      	bhi.n	8002e00 <HAL_InitTick+0xac>
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d003      	beq.n	8002db2 <HAL_InitTick+0x5e>
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d00d      	beq.n	8002dcc <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002db0:	e026      	b.n	8002e00 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002db2:	4b21      	ldr	r3, [pc, #132]	@ (8002e38 <HAL_InitTick+0xe4>)
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e30 <HAL_InitTick+0xdc>)
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	4619      	mov	r1, r3
 8002dbc:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002dc0:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc8:	60fb      	str	r3, [r7, #12]
        break;
 8002dca:	e01a      	b.n	8002e02 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002dcc:	4b18      	ldr	r3, [pc, #96]	@ (8002e30 <HAL_InitTick+0xdc>)
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8002dda:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de2:	60fb      	str	r3, [r7, #12]
        break;
 8002de4:	e00d      	b.n	8002e02 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002de6:	4b12      	ldr	r3, [pc, #72]	@ (8002e30 <HAL_InitTick+0xdc>)
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	461a      	mov	r2, r3
 8002dec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002df0:	fbb3 f3f2 	udiv	r3, r3, r2
 8002df4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dfc:	60fb      	str	r3, [r7, #12]
        break;
 8002dfe:	e000      	b.n	8002e02 <HAL_InitTick+0xae>
        break;
 8002e00:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f002 fd2c 	bl	8005860 <HAL_SYSTICK_Config>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e009      	b.n	8002e26 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e12:	2200      	movs	r2, #0
 8002e14:	6879      	ldr	r1, [r7, #4]
 8002e16:	f04f 30ff 	mov.w	r0, #4294967295
 8002e1a:	f002 fceb 	bl	80057f4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002e1e:	4a07      	ldr	r2, [pc, #28]	@ (8002e3c <HAL_InitTick+0xe8>)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3710      	adds	r7, #16
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	20000364 	.word	0x20000364
 8002e34:	e000e010 	.word	0xe000e010
 8002e38:	2000035c 	.word	0x2000035c
 8002e3c:	20000360 	.word	0x20000360

08002e40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e44:	4b06      	ldr	r3, [pc, #24]	@ (8002e60 <HAL_IncTick+0x20>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	461a      	mov	r2, r3
 8002e4a:	4b06      	ldr	r3, [pc, #24]	@ (8002e64 <HAL_IncTick+0x24>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4413      	add	r3, r2
 8002e50:	4a04      	ldr	r2, [pc, #16]	@ (8002e64 <HAL_IncTick+0x24>)
 8002e52:	6013      	str	r3, [r2, #0]
}
 8002e54:	bf00      	nop
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	20000364 	.word	0x20000364
 8002e64:	20000870 	.word	0x20000870

08002e68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e6c:	4b03      	ldr	r3, [pc, #12]	@ (8002e7c <HAL_GetTick+0x14>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	20000870 	.word	0x20000870

08002e80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e88:	f7ff ffee 	bl	8002e68 <HAL_GetTick>
 8002e8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e98:	d005      	beq.n	8002ea6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ec4 <HAL_Delay+0x44>)
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ea6:	bf00      	nop
 8002ea8:	f7ff ffde 	bl	8002e68 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d8f7      	bhi.n	8002ea8 <HAL_Delay+0x28>
  {
  }
}
 8002eb8:	bf00      	nop
 8002eba:	bf00      	nop
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000364 	.word	0x20000364

08002ec8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
 8002ecc:	4b04      	ldr	r3, [pc, #16]	@ (8002ee0 <HAL_GetREVID+0x18>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	0c1b      	lsrs	r3, r3, #16
 8002ed2:	b29b      	uxth	r3, r3
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	e0044000 	.word	0xe0044000

08002ee4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	601a      	str	r2, [r3, #0]
}
 8002efe:	bf00      	nop
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr

08002f0a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	b083      	sub	sp, #12
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
 8002f12:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	601a      	str	r2, [r3, #0]
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b085      	sub	sp, #20
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f88 <LL_ADC_SetResolution+0x3c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d104      	bne.n	8002f6c <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	3b01      	subs	r3, #1
 8002f66:	f003 030c 	and.w	r3, r3, #12
 8002f6a:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	f023 020c 	bic.w	r2, r3, #12
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	60da      	str	r2, [r3, #12]
}
 8002f7c:	bf00      	nop
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	46021000 	.word	0x46021000

08002f8c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b087      	sub	sp, #28
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
 8002f98:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	3360      	adds	r3, #96	@ 0x60
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	4413      	add	r3, r2
 8002fa6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	f003 4178 	and.w	r1, r3, #4160749568	@ 0xf8000000
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	430b      	orrs	r3, r1
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) << 1UL) | OffsetLevel);
}
 8002fc2:	bf00      	nop
 8002fc4:	371c      	adds	r7, #28
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b085      	sub	sp, #20
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
 8002fd6:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3360      	adds	r3, #96	@ 0x60
 8002fdc:	461a      	mov	r2, r3
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4413      	add	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]

  /* Note: Value shift +1 for correspondence with channel definition using ADC_CHANNEL_ID_NUMBER_MASK */
  uint32_t ch_decimal = (READ_BIT(*preg, ADC_OFR1_OFFSET1_CH) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS + 1UL));
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	0edb      	lsrs	r3, r3, #27
 8002fec:	f003 031f 	and.w	r3, r3, #31
 8002ff0:	60bb      	str	r3, [r7, #8]
  return (uint32_t)__LL_ADC_DECIMAL_NB_TO_CHANNEL(ch_decimal);
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	2b09      	cmp	r3, #9
 8002ff6:	d807      	bhi.n	8003008 <LL_ADC_GetOffsetChannel+0x3a>
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	069a      	lsls	r2, r3, #26
 8002ffc:	2101      	movs	r1, #1
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	fa01 f303 	lsl.w	r3, r1, r3
 8003004:	4313      	orrs	r3, r2
 8003006:	e008      	b.n	800301a <LL_ADC_GetOffsetChannel+0x4c>
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	069a      	lsls	r2, r3, #26
 800300c:	2101      	movs	r1, #1
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	fa01 f303 	lsl.w	r3, r1, r3
 8003014:	4313      	orrs	r3, r2
 8003016:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 800301a:	4618      	mov	r0, r3
 800301c:	3714      	adds	r7, #20
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003026:	b480      	push	{r7}
 8003028:	b087      	sub	sp, #28
 800302a:	af00      	add	r7, sp, #0
 800302c:	60f8      	str	r0, [r7, #12]
 800302e:	60b9      	str	r1, [r7, #8]
 8003030:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	3360      	adds	r3, #96	@ 0x60
 8003036:	461a      	mov	r2, r3
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4413      	add	r3, r2
 800303e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	431a      	orrs	r2, r3
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	601a      	str	r2, [r3, #0]
}
 8003050:	bf00      	nop
 8003052:	371c      	adds	r7, #28
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
 800305c:	b480      	push	{r7}
 800305e:	b087      	sub	sp, #28
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	3360      	adds	r3, #96	@ 0x60
 800306c:	461a      	mov	r2, r3
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	431a      	orrs	r2, r3
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	601a      	str	r2, [r3, #0]
}
 8003086:	bf00      	nop
 8003088:	371c      	adds	r7, #28
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
 8003092:	b480      	push	{r7}
 8003094:	b087      	sub	sp, #28
 8003096:	af00      	add	r7, sp, #0
 8003098:	60f8      	str	r0, [r7, #12]
 800309a:	60b9      	str	r1, [r7, #8]
 800309c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	3360      	adds	r3, #96	@ 0x60
 80030a2:	461a      	mov	r2, r3
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4413      	add	r3, r2
 80030aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	431a      	orrs	r2, r3
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	601a      	str	r2, [r3, #0]
}
 80030bc:	bf00      	nop
 80030be:	371c      	adds	r7, #28
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80030da:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	431a      	orrs	r2, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	2a00      	cmp	r2, #0
 80030f2:	d002      	beq.n	80030fa <LL_ADC_SetGainCompensation+0x32>
 80030f4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80030f8:	e000      	b.n	80030fc <LL_ADC_SetGainCompensation+0x34>
 80030fa:	2200      	movs	r2, #0
 80030fc:	431a      	orrs	r2, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8003102:	bf00      	nop
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800310e:	b480      	push	{r7}
 8003110:	b085      	sub	sp, #20
 8003112:	af00      	add	r7, sp, #0
 8003114:	60f8      	str	r0, [r7, #12]
 8003116:	60b9      	str	r1, [r7, #8]
 8003118:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	695a      	ldr	r2, [r3, #20]
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2107      	movs	r1, #7
 8003126:	fa01 f303 	lsl.w	r3, r1, r3
 800312a:	43db      	mvns	r3, r3
 800312c:	401a      	ands	r2, r3
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	6879      	ldr	r1, [r7, #4]
 8003136:	fa01 f303 	lsl.w	r3, r1, r3
 800313a:	431a      	orrs	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003140:	bf00      	nop
 8003142:	3714      	adds	r7, #20
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800315c:	2b00      	cmp	r3, #0
 800315e:	d101      	bne.n	8003164 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003160:	2301      	movs	r3, #1
 8003162:	e000      	b.n	8003166 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
	...

08003174 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003174:	b480      	push	{r7}
 8003176:	b089      	sub	sp, #36	@ 0x24
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4a2b      	ldr	r2, [pc, #172]	@ (8003230 <LL_ADC_REG_SetSequencerRanks+0xbc>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d020      	beq.n	80031ca <LL_ADC_REG_SetSequencerRanks+0x56>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	3330      	adds	r3, #48	@ 0x30
 800318c:	461a      	mov	r2, r3
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	0a1b      	lsrs	r3, r3, #8
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	f003 030c 	and.w	r3, r3, #12
 8003198:	4413      	add	r3, r2
 800319a:	61fb      	str	r3, [r7, #28]
                                                            >> ADC_SQRX_REGOFFSET_POS));

    MODIFY_REG(*preg,
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	f003 031f 	and.w	r3, r3, #31
 80031a6:	211f      	movs	r1, #31
 80031a8:	fa01 f303 	lsl.w	r3, r1, r3
 80031ac:	43db      	mvns	r3, r3
 80031ae:	401a      	ands	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	0e9b      	lsrs	r3, r3, #26
 80031b4:	f003 011f 	and.w	r1, r3, #31
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	f003 031f 	and.w	r3, r3, #31
 80031be:	fa01 f303 	lsl.w	r3, r1, r3
 80031c2:	431a      	orrs	r2, r3
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(ADCx->CHSELR,
               ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
               (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)));
  }
}
 80031c8:	e02b      	b.n	8003222 <LL_ADC_REG_SetSequencerRanks+0xae>
    MODIFY_REG(ADCx->CHSELR,
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	f003 031f 	and.w	r3, r3, #31
 80031d4:	210f      	movs	r1, #15
 80031d6:	fa01 f303 	lsl.w	r3, r1, r3
 80031da:	43db      	mvns	r3, r3
 80031dc:	401a      	ands	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d104      	bne.n	80031f2 <LL_ADC_REG_SetSequencerRanks+0x7e>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	0e9b      	lsrs	r3, r3, #26
 80031ec:	f003 031f 	and.w	r3, r3, #31
 80031f0:	e010      	b.n	8003214 <LL_ADC_REG_SetSequencerRanks+0xa0>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	fa93 f3a3 	rbit	r3, r3
 80031fc:	613b      	str	r3, [r7, #16]
  return result;
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <LL_ADC_REG_SetSequencerRanks+0x98>
    return 32U;
 8003208:	2320      	movs	r3, #32
 800320a:	e003      	b.n	8003214 <LL_ADC_REG_SetSequencerRanks+0xa0>
  return __builtin_clz(value);
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	fab3 f383 	clz	r3, r3
 8003212:	b2db      	uxtb	r3, r3
 8003214:	68b9      	ldr	r1, [r7, #8]
 8003216:	f001 011f 	and.w	r1, r1, #31
 800321a:	408b      	lsls	r3, r1
 800321c:	431a      	orrs	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003222:	bf00      	nop
 8003224:	3724      	adds	r7, #36	@ 0x24
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	46021000 	.word	0x46021000

08003234 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003234:	b480      	push	{r7}
 8003236:	b087      	sub	sp, #28
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d107      	bne.n	8003258 <LL_ADC_REG_SetSequencerChAdd+0x24>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	0e9b      	lsrs	r3, r3, #26
 800324c:	f003 031f 	and.w	r3, r3, #31
 8003250:	2201      	movs	r2, #1
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	e015      	b.n	8003284 <LL_ADC_REG_SetSequencerChAdd+0x50>
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	fa93 f3a3 	rbit	r3, r3
 8003262:	60fb      	str	r3, [r7, #12]
  return result;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <LL_ADC_REG_SetSequencerChAdd+0x3e>
    return 32U;
 800326e:	2320      	movs	r3, #32
 8003270:	e003      	b.n	800327a <LL_ADC_REG_SetSequencerChAdd+0x46>
  return __builtin_clz(value);
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	fab3 f383 	clz	r3, r3
 8003278:	b2db      	uxtb	r3, r3
 800327a:	f003 031f 	and.w	r3, r3, #31
 800327e:	2201      	movs	r2, #1
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003288:	431a      	orrs	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800328e:	bf00      	nop
 8003290:	371c      	adds	r7, #28
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800329a:	b480      	push	{r7}
 800329c:	b083      	sub	sp, #12
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
 80032a2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	0e9b      	lsrs	r3, r3, #26
 80032ac:	f003 031f 	and.w	r3, r3, #31
 80032b0:	2101      	movs	r1, #1
 80032b2:	fa01 f303 	lsl.w	r3, r1, r3
 80032b6:	43db      	mvns	r3, r3
 80032b8:	401a      	ands	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80032be:	bf00      	nop
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr

080032ca <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 80032ca:	b480      	push	{r7}
 80032cc:	b083      	sub	sp, #12
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	f003 0303 	and.w	r3, r3, #3
}
 80032da:	4618      	mov	r0, r3
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr

080032e6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d101      	bne.n	80032fe <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80032fa:	2301      	movs	r3, #1
 80032fc:	e000      	b.n	8003300 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <LL_ADC_SetChannelSamplingTime>:
  *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
  *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800330c:	b480      	push	{r7}
 800330e:	b08b      	sub	sp, #44	@ 0x2c
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4a2d      	ldr	r2, [pc, #180]	@ (80033d0 <LL_ADC_SetChannelSamplingTime+0xc4>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d042      	beq.n	80033a6 <LL_ADC_SetChannelSamplingTime+0x9a>
  {
    /* Set bits with content of parameter "SamplingTime" with bits position     */
    /* in register and register position depending on parameter "Channel".      */
    /* Parameter "Channel" is used with masks because containing                */
    /* other bits reserved for other purpose.                                   */
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d104      	bne.n	8003334 <LL_ADC_SetChannelSamplingTime+0x28>
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	0e9b      	lsrs	r3, r3, #26
 800332e:	f003 021f 	and.w	r2, r3, #31
 8003332:	e011      	b.n	8003358 <LL_ADC_SetChannelSamplingTime+0x4c>
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	fa93 f3a3 	rbit	r3, r3
 800333e:	617b      	str	r3, [r7, #20]
  return result;
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <LL_ADC_SetChannelSamplingTime+0x42>
    return 32U;
 800334a:	2320      	movs	r3, #32
 800334c:	e003      	b.n	8003356 <LL_ADC_SetChannelSamplingTime+0x4a>
  return __builtin_clz(value);
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	fab3 f383 	clz	r3, r3
 8003354:	b2db      	uxtb	r3, r3
 8003356:	461a      	mov	r2, r3
                                                                                 & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) \
                                                                                >> ADC_SMPRX_REGOFFSET_POS))) * 3UL);
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	0e5b      	lsrs	r3, r3, #25
 800335c:	f003 0101 	and.w	r1, r3, #1
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8003360:	460b      	mov	r3, r1
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	440b      	add	r3, r1
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	1ad2      	subs	r2, r2, r3
 800336a:	4613      	mov	r3, r2
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	4413      	add	r3, r2
 8003370:	627b      	str	r3, [r7, #36]	@ 0x24
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	3314      	adds	r3, #20
 8003376:	461a      	mov	r2, r3
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	0e5b      	lsrs	r3, r3, #25
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	f003 0304 	and.w	r3, r3, #4
 8003382:	4413      	add	r3, r2
 8003384:	623b      	str	r3, [r7, #32]
                                                             >> ADC_SMPRX_REGOFFSET_POS));

    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8003386:	6a3b      	ldr	r3, [r7, #32]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	2107      	movs	r1, #7
 800338c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338e:	fa01 f303 	lsl.w	r3, r1, r3
 8003392:	43db      	mvns	r3, r3
 8003394:	401a      	ands	r2, r3
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339a:	fa01 f303 	lsl.w	r3, r1, r3
 800339e:	431a      	orrs	r2, r3
 80033a0:	6a3b      	ldr	r3, [r7, #32]
 80033a2:	601a      	str	r2, [r3, #0]
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
               & (SamplingTime & ADC4_SAMPLING_TIME_CH_MASK)
              );
  }
}
 80033a4:	e00e      	b.n	80033c4 <LL_ADC_SetChannelSamplingTime+0xb8>
    MODIFY_REG(ADCx->SMPR1,
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	695a      	ldr	r2, [r3, #20]
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	021b      	lsls	r3, r3, #8
 80033ae:	43db      	mvns	r3, r3
 80033b0:	401a      	ands	r2, r3
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	0219      	lsls	r1, r3, #8
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	400b      	ands	r3, r1
 80033ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033be:	431a      	orrs	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	615a      	str	r2, [r3, #20]
}
 80033c4:	bf00      	nop
 80033c6:	372c      	adds	r7, #44	@ 0x2c
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	46021000 	.word	0x46021000

080033d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b085      	sub	sp, #20
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80033ec:	43db      	mvns	r3, r3
 80033ee:	401a      	ands	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f003 0318 	and.w	r3, r3, #24
 80033f6:	4908      	ldr	r1, [pc, #32]	@ (8003418 <LL_ADC_SetChannelSingleDiff+0x44>)
 80033f8:	40d9      	lsrs	r1, r3
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	400b      	ands	r3, r1
 80033fe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003402:	431a      	orrs	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff                              \
                                                                              & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800340a:	bf00      	nop
 800340c:	3714      	adds	r7, #20
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	000fffff 	.word	0x000fffff

0800341c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800342c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6093      	str	r3, [r2, #8]
}
 8003434:	bf00      	nop
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003450:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003454:	d101      	bne.n	800345a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003456:	2301      	movs	r3, #1
 8003458:	e000      	b.n	800345c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800345a:	2300      	movs	r3, #0
}
 800345c:	4618      	mov	r0, r3
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003478:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800347c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	609a      	str	r2, [r3, #8]
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034a4:	d101      	bne.n	80034aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80034a6:	2301      	movs	r3, #1
 80034a8:	e000      	b.n	80034ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034cc:	f043 0201 	orr.w	r2, r3, #1
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	609a      	str	r2, [r3, #8]
}
 80034d4:	bf00      	nop
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034f4:	f043 0202 	orr.w	r2, r3, #2
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	609a      	str	r2, [r3, #8]
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b01      	cmp	r3, #1
 800351a:	d101      	bne.n	8003520 <LL_ADC_IsEnabled+0x18>
 800351c:	2301      	movs	r3, #1
 800351e:	e000      	b.n	8003522 <LL_ADC_IsEnabled+0x1a>
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b02      	cmp	r3, #2
 8003540:	d101      	bne.n	8003546 <LL_ADC_IsDisableOngoing+0x18>
 8003542:	2301      	movs	r3, #1
 8003544:	e000      	b.n	8003548 <LL_ADC_IsDisableOngoing+0x1a>
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003564:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003568:	f043 0204 	orr.w	r2, r3, #4
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	609a      	str	r2, [r3, #8]
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f003 0304 	and.w	r3, r3, #4
 800358c:	2b04      	cmp	r3, #4
 800358e:	d101      	bne.n	8003594 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003590:	2301      	movs	r3, #1
 8003592:	e000      	b.n	8003596 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr

080035a2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	2b08      	cmp	r3, #8
 80035b4:	d101      	bne.n	80035ba <LL_ADC_INJ_IsConversionOngoing+0x18>
 80035b6:	2301      	movs	r3, #1
 80035b8:	e000      	b.n	80035bc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b08a      	sub	sp, #40	@ 0x28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035d0:	2300      	movs	r3, #0
 80035d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 80035d6:	2300      	movs	r3, #0
 80035d8:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 80035da:	2300      	movs	r3, #0
 80035dc:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e2b3      	b.n	8003b50 <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d003      	beq.n	80035f8 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a8b      	ldr	r2, [pc, #556]	@ (8003824 <HAL_ADC_Init+0x25c>)
 80035f6:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d109      	bne.n	8003614 <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f7ff f841 	bl	8002688 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f7ff ff11 	bl	8003440 <LL_ADC_IsDeepPowerDownEnabled>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d004      	beq.n	800362e <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff fef7 	bl	800341c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4618      	mov	r0, r3
 8003634:	f7ff ff2c 	bl	8003490 <LL_ADC_IsInternalRegulatorEnabled>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d115      	bne.n	800366a <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f7ff ff10 	bl	8003468 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003648:	4b77      	ldr	r3, [pc, #476]	@ (8003828 <HAL_ADC_Init+0x260>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	099b      	lsrs	r3, r3, #6
 800364e:	4a77      	ldr	r2, [pc, #476]	@ (800382c <HAL_ADC_Init+0x264>)
 8003650:	fba2 2303 	umull	r2, r3, r2, r3
 8003654:	099b      	lsrs	r3, r3, #6
 8003656:	3301      	adds	r3, #1
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800365c:	e002      	b.n	8003664 <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	3b01      	subs	r3, #1
 8003662:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f9      	bne.n	800365e <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4618      	mov	r0, r3
 8003670:	f7ff ff0e 	bl	8003490 <LL_ADC_IsInternalRegulatorEnabled>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d10e      	bne.n	8003698 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800367e:	f043 0210 	orr.w	r2, r3, #16
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800368a:	f043 0201 	orr.w	r2, r3, #1
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff ff6d 	bl	800357c <LL_ADC_REG_IsConversionOngoing>
 80036a2:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036a8:	f003 0310 	and.w	r3, r3, #16
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f040 8244 	bne.w	8003b3a <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f040 8240 	bne.w	8003b3a <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036be:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80036c2:	f043 0202 	orr.w	r2, r3, #2
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff ff1a 	bl	8003508 <LL_ADC_IsEnabled>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d140      	bne.n	800375c <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a51      	ldr	r2, [pc, #324]	@ (8003824 <HAL_ADC_Init+0x25c>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d028      	beq.n	8003736 <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a51      	ldr	r2, [pc, #324]	@ (8003830 <HAL_ADC_Init+0x268>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d109      	bne.n	8003702 <HAL_ADC_Init+0x13a>
 80036ee:	4850      	ldr	r0, [pc, #320]	@ (8003830 <HAL_ADC_Init+0x268>)
 80036f0:	f7ff ff0a 	bl	8003508 <LL_ADC_IsEnabled>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	bf0c      	ite	eq
 80036fa:	2301      	moveq	r3, #1
 80036fc:	2300      	movne	r3, #0
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	e008      	b.n	8003714 <HAL_ADC_Init+0x14c>
 8003702:	4848      	ldr	r0, [pc, #288]	@ (8003824 <HAL_ADC_Init+0x25c>)
 8003704:	f7ff ff00 	bl	8003508 <LL_ADC_IsEnabled>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	bf0c      	ite	eq
 800370e:	2301      	moveq	r3, #1
 8003710:	2300      	movne	r3, #0
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	d021      	beq.n	800375c <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a44      	ldr	r2, [pc, #272]	@ (8003830 <HAL_ADC_Init+0x268>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d101      	bne.n	8003726 <HAL_ADC_Init+0x15e>
 8003722:	4a44      	ldr	r2, [pc, #272]	@ (8003834 <HAL_ADC_Init+0x26c>)
 8003724:	e000      	b.n	8003728 <HAL_ADC_Init+0x160>
 8003726:	4a44      	ldr	r2, [pc, #272]	@ (8003838 <HAL_ADC_Init+0x270>)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	4619      	mov	r1, r3
 800372e:	4610      	mov	r0, r2
 8003730:	f7ff fbd8 	bl	8002ee4 <LL_ADC_SetCommonClock>
 8003734:	e012      	b.n	800375c <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	4619      	mov	r1, r3
 8003740:	4610      	mov	r0, r2
 8003742:	f7ff fc03 	bl	8002f4c <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 8003746:	4b3c      	ldr	r3, [pc, #240]	@ (8003838 <HAL_ADC_Init+0x270>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003756:	4938      	ldr	r1, [pc, #224]	@ (8003838 <HAL_ADC_Init+0x270>)
 8003758:	4313      	orrs	r3, r2
 800375a:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a30      	ldr	r2, [pc, #192]	@ (8003824 <HAL_ADC_Init+0x25c>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d010      	beq.n	8003788 <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800376c:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003772:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8003778:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003780:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8003782:	4313      	orrs	r3, r2
 8003784:	623b      	str	r3, [r7, #32]
 8003786:	e030      	b.n	80037ea <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	7f1b      	ldrb	r3, [r3, #28]
 800378c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003794:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003796:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800379c:	2a00      	cmp	r2, #0
 800379e:	d002      	beq.n	80037a6 <HAL_ADC_Init+0x1de>
 80037a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80037a4:	e000      	b.n	80037a8 <HAL_ADC_Init+0x1e0>
 80037a6:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80037a8:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 80037ae:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	da04      	bge.n	80037c2 <HAL_ADC_Init+0x1fa>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037c0:	e001      	b.n	80037c6 <HAL_ADC_Init+0x1fe>
 80037c2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 80037c6:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4918      	ldr	r1, [pc, #96]	@ (8003830 <HAL_ADC_Init+0x268>)
 80037ce:	428b      	cmp	r3, r1
 80037d0:	d103      	bne.n	80037da <HAL_ADC_Init+0x212>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037d8:	e003      	b.n	80037e2 <HAL_ADC_Init+0x21a>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037e0:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80037e2:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80037e4:	6a3a      	ldr	r2, [r7, #32]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d12f      	bne.n	8003854 <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a0a      	ldr	r2, [pc, #40]	@ (8003824 <HAL_ADC_Init+0x25c>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d007      	beq.n	800380e <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003802:	3b01      	subs	r3, #1
 8003804:	045b      	lsls	r3, r3, #17
 8003806:	6a3a      	ldr	r2, [r7, #32]
 8003808:	4313      	orrs	r3, r2
 800380a:	623b      	str	r3, [r7, #32]
 800380c:	e022      	b.n	8003854 <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003814:	2b00      	cmp	r3, #0
 8003816:	d111      	bne.n	800383c <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003818:	6a3b      	ldr	r3, [r7, #32]
 800381a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800381e:	623b      	str	r3, [r7, #32]
 8003820:	e018      	b.n	8003854 <HAL_ADC_Init+0x28c>
 8003822:	bf00      	nop
 8003824:	46021000 	.word	0x46021000
 8003828:	2000035c 	.word	0x2000035c
 800382c:	053e2d63 	.word	0x053e2d63
 8003830:	42028000 	.word	0x42028000
 8003834:	42028308 	.word	0x42028308
 8003838:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003840:	f043 0220 	orr.w	r2, r3, #32
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800384c:	f043 0201 	orr.w	r2, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a92      	ldr	r2, [pc, #584]	@ (8003aa4 <HAL_ADC_Init+0x4dc>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d018      	beq.n	8003890 <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003862:	2b00      	cmp	r3, #0
 8003864:	d009      	beq.n	800387a <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800386a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003872:	4313      	orrs	r3, r2
 8003874:	6a3a      	ldr	r2, [r7, #32]
 8003876:	4313      	orrs	r3, r2
 8003878:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68da      	ldr	r2, [r3, #12]
 8003880:	4b89      	ldr	r3, [pc, #548]	@ (8003aa8 <HAL_ADC_Init+0x4e0>)
 8003882:	4013      	ands	r3, r2
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	6812      	ldr	r2, [r2, #0]
 8003888:	6a39      	ldr	r1, [r7, #32]
 800388a:	430b      	orrs	r3, r1
 800388c:	60d3      	str	r3, [r2, #12]
 800388e:	e031      	b.n	80038f4 <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003894:	2b00      	cmp	r3, #0
 8003896:	d009      	beq.n	80038ac <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800389c:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a4:	4313      	orrs	r3, r2
 80038a6:	6a3a      	ldr	r2, [r7, #32]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68da      	ldr	r2, [r3, #12]
 80038b2:	4b7e      	ldr	r3, [pc, #504]	@ (8003aac <HAL_ADC_Init+0x4e4>)
 80038b4:	4013      	ands	r3, r2
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	6812      	ldr	r2, [r2, #0]
 80038ba:	6a39      	ldr	r1, [r7, #32]
 80038bc:	430b      	orrs	r3, r1
 80038be:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d008      	beq.n	80038da <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a1a      	ldr	r2, [r3, #32]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	430a      	orrs	r2, r1
 80038d8:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d008      	beq.n	80038f4 <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a6a      	ldr	r2, [pc, #424]	@ (8003aa4 <HAL_ADC_Init+0x4dc>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	f000 8093 	beq.w	8003a26 <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff fe39 	bl	800357c <LL_ADC_REG_IsConversionOngoing>
 800390a:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f7ff fe46 	bl	80035a2 <LL_ADC_INJ_IsConversionOngoing>
 8003916:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d161      	bne.n	80039e2 <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d15e      	bne.n	80039e2 <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	7f1b      	ldrb	r3, [r3, #28]
 8003928:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4960      	ldr	r1, [pc, #384]	@ (8003ab0 <HAL_ADC_Init+0x4e8>)
 8003930:	428b      	cmp	r3, r1
 8003932:	d102      	bne.n	800393a <HAL_ADC_Init+0x372>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003938:	e002      	b.n	8003940 <HAL_ADC_Init+0x378>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800393e:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003940:	4313      	orrs	r3, r2
 8003942:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800394e:	f023 0303 	bic.w	r3, r3, #3
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	6812      	ldr	r2, [r2, #0]
 8003956:	6a39      	ldr	r1, [r7, #32]
 8003958:	430b      	orrs	r3, r1
 800395a:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d007      	beq.n	8003974 <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	4619      	mov	r1, r3
 800396e:	4610      	mov	r0, r2
 8003970:	f7ff fbaa 	bl	80030c8 <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800397a:	2b01      	cmp	r3, #1
 800397c:	d11e      	bne.n	80039bc <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003982:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	691a      	ldr	r2, [r3, #16]
 800398a:	4b4a      	ldr	r3, [pc, #296]	@ (8003ab4 <HAL_ADC_Init+0x4ec>)
 800398c:	4013      	ands	r3, r2
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003992:	0411      	lsls	r1, r2, #16
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003998:	4311      	orrs	r1, r2
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 800399e:	4311      	orrs	r1, r2
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80039a4:	4311      	orrs	r1, r2
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80039aa:	0892      	lsrs	r2, r2, #2
 80039ac:	430a      	orrs	r2, r1
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f042 0201 	orr.w	r2, r2, #1
 80039b8:	611a      	str	r2, [r3, #16]
 80039ba:	e007      	b.n	80039cc <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	691a      	ldr	r2, [r3, #16]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0201 	bic.w	r2, r2, #1
 80039ca:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	691b      	ldr	r3, [r3, #16]
 80039d2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	430a      	orrs	r2, r1
 80039e0:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d10c      	bne.n	8003a04 <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f0:	f023 010f 	bic.w	r1, r3, #15
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	1e5a      	subs	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	430a      	orrs	r2, r1
 8003a00:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a02:	e007      	b.n	8003a14 <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f022 020f 	bic.w	r2, r2, #15
 8003a12:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a18:	f023 0303 	bic.w	r3, r3, #3
 8003a1c:	f043 0201 	orr.w	r2, r3, #1
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003a24:	e092      	b.n	8003b4c <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d111      	bne.n	8003a54 <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8003a38:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 8003a3e:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 8003a44:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8003a46:	69fa      	ldr	r2, [r7, #28]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	f043 0301 	orr.w	r3, r3, #1
 8003a52:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	691a      	ldr	r2, [r3, #16]
 8003a5a:	4b17      	ldr	r3, [pc, #92]	@ (8003ab8 <HAL_ADC_Init+0x4f0>)
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	6812      	ldr	r2, [r2, #0]
 8003a62:	69f9      	ldr	r1, [r7, #28]
 8003a64:	430b      	orrs	r3, r1
 8003a66:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6818      	ldr	r0, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a70:	461a      	mov	r2, r3
 8003a72:	2100      	movs	r1, #0
 8003a74:	f7ff fb4b 	bl	800310e <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6818      	ldr	r0, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a80:	461a      	mov	r2, r3
 8003a82:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 8003a86:	f7ff fb42 	bl	800310e <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d114      	bne.n	8003abc <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f062 020f 	orn	r2, r2, #15
 8003aa0:	629a      	str	r2, [r3, #40]	@ 0x28
 8003aa2:	e024      	b.n	8003aee <HAL_ADC_Init+0x526>
 8003aa4:	46021000 	.word	0x46021000
 8003aa8:	fff0c013 	.word	0xfff0c013
 8003aac:	ffde800d 	.word	0xffde800d
 8003ab0:	42028000 	.word	0x42028000
 8003ab4:	fc00f81e 	.word	0xfc00f81e
 8003ab8:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ac4:	d113      	bne.n	8003aee <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	f003 031c 	and.w	r3, r3, #28
 8003ad8:	f06f 020f 	mvn.w	r2, #15
 8003adc:	fa02 f103 	lsl.w	r1, r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	430a      	orrs	r2, r1
 8003aec:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68da      	ldr	r2, [r3, #12]
 8003af4:	4b18      	ldr	r3, [pc, #96]	@ (8003b58 <HAL_ADC_Init+0x590>)
 8003af6:	4013      	ands	r3, r2
 8003af8:	6a3a      	ldr	r2, [r7, #32]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d10b      	bne.n	8003b16 <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b08:	f023 0303 	bic.w	r3, r3, #3
 8003b0c:	f043 0201 	orr.w	r2, r3, #1
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003b14:	e01a      	b.n	8003b4c <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b1a:	f023 0312 	bic.w	r3, r3, #18
 8003b1e:	f043 0210 	orr.w	r2, r3, #16
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b2a:	f043 0201 	orr.w	r2, r3, #1
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003b38:	e008      	b.n	8003b4c <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b3e:	f043 0210 	orr.w	r2, r3, #16
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 8003b4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3728      	adds	r7, #40	@ 0x28
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	833ffff3 	.word	0x833ffff3

08003b5c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, const uint32_t *pData, uint32_t Length)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b0a2      	sub	sp, #136	@ 0x88
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	60f8      	str	r0, [r7, #12]
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7ff fd05 	bl	800357c <LL_ADC_REG_IsConversionOngoing>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f040 80e9 	bne.w	8003d4c <HAL_ADC_Start_DMA+0x1f0>
  {
    __HAL_LOCK(hadc);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d101      	bne.n	8003b88 <HAL_ADC_Start_DMA+0x2c>
 8003b84:	2302      	movs	r3, #2
 8003b86:	e0e6      	b.n	8003d56 <HAL_ADC_Start_DMA+0x1fa>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003b90:	68f8      	ldr	r0, [r7, #12]
 8003b92:	f001 fa33 	bl	8004ffc <ADC_Enable>
 8003b96:	4603      	mov	r3, r0
 8003b98:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003b9c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f040 80ce 	bne.w	8003d42 <HAL_ADC_Start_DMA+0x1e6>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003baa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003bae:	f023 0301 	bic.w	r3, r3, #1
 8003bb2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	679a      	str	r2, [r3, #120]	@ 0x78
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

        if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a68      	ldr	r2, [pc, #416]	@ (8003d60 <HAL_ADC_Start_DMA+0x204>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d010      	beq.n	8003be6 <HAL_ADC_Start_DMA+0x8a>
          {
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
          }
#endif /* ADC_MULTIMODE_SUPPORT */
          /* Check if a conversion is on going on ADC group injected */
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d006      	beq.n	8003bde <HAL_ADC_Start_DMA+0x82>
          {
            /* Reset ADC error code fields related to regular conversions only */
            CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bd4:	f023 0206 	bic.w	r2, r3, #6
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003bdc:	e006      	b.n	8003bec <HAL_ADC_Start_DMA+0x90>
          }
          else
          {
            /* Reset all ADC error code fields */
            ADC_CLEAR_ERRORCODE(hadc);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003be4:	e002      	b.n	8003bec <HAL_ADC_Start_DMA+0x90>
          }
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	67da      	str	r2, [r3, #124]	@ 0x7c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bf0:	4a5c      	ldr	r2, [pc, #368]	@ (8003d64 <HAL_ADC_Start_DMA+0x208>)
 8003bf2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bf8:	4a5b      	ldr	r2, [pc, #364]	@ (8003d68 <HAL_ADC_Start_DMA+0x20c>)
 8003bfa:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c00:	4a5a      	ldr	r2, [pc, #360]	@ (8003d6c <HAL_ADC_Start_DMA+0x210>)
 8003c02:	669a      	str	r2, [r3, #104]	@ 0x68
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	221c      	movs	r2, #28
 8003c0a:	601a      	str	r2, [r3, #0]

        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f042 0210 	orr.w	r2, r2, #16
 8003c22:	605a      	str	r2, [r3, #4]

        if (hadc->Instance == ADC4)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a4d      	ldr	r2, [pc, #308]	@ (8003d60 <HAL_ADC_Start_DMA+0x204>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d107      	bne.n	8003c3e <HAL_ADC_Start_DMA+0xe2>
        {
          /* Enable ADC DMA mode */
          hadc->Instance->CFGR1 |= ADC4_CFGR1_DMAEN;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	68da      	ldr	r2, [r3, #12]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f042 0201 	orr.w	r2, r2, #1
 8003c3c:	60da      	str	r2, [r3, #12]
        }

        /* Start the DMA channel */
        /* Check linkedlist mode */
        if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d04f      	beq.n	8003cec <HAL_ADC_Start_DMA+0x190>
        {
          if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head != NULL))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d046      	beq.n	8003ce4 <HAL_ADC_Start_DMA+0x188>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d040      	beq.n	8003ce4 <HAL_ADC_Start_DMA+0x188>
          {
            /* Length should be converted to number of bytes */
            if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != HAL_OK)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	f107 0314 	add.w	r3, r7, #20
 8003c6e:	4611      	mov	r1, r2
 8003c70:	4618      	mov	r0, r3
 8003c72:	f002 ffdf 	bl	8006c34 <HAL_DMAEx_List_GetNodeConfig>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d001      	beq.n	8003c80 <HAL_ADC_Start_DMA+0x124>
            {
              return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e06a      	b.n	8003d56 <HAL_ADC_Start_DMA+0x1fa>
            }

            /* Length should be converted to number of bytes */
            if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8003c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d104      	bne.n	8003c90 <HAL_ADC_Start_DMA+0x134>
            {
              /* Word -> Bytes */
              LengthInBytes = Length * 4U;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c8e:	e00a      	b.n	8003ca6 <HAL_ADC_Start_DMA+0x14a>
            }
            else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8003c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d104      	bne.n	8003ca0 <HAL_ADC_Start_DMA+0x144>
            {
              /* Halfword -> Bytes */
              LengthInBytes = Length * 2U;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c9e:	e002      	b.n	8003ca6 <HAL_ADC_Start_DMA+0x14a>
            }
            else /* Bytes */
            {
              /* Same size already expressed in Bytes */
              LengthInBytes = Length;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            }

            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint32_t)LengthInBytes;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003caa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003cb2:	609a      	str	r2, [r3, #8]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
                (uint32_t)&hadc->Instance->DR;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f103 0240 	add.w	r2, r3, #64	@ 0x40
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	60da      	str	r2, [r3, #12]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	611a      	str	r2, [r3, #16]
            tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f002 ff18 	bl	8006b0c <HAL_DMAEx_List_Start_IT>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003ce2:	e028      	b.n	8003d36 <HAL_ADC_Start_DMA+0x1da>
          }
          else
          {
            tmp_hal_status = HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003cea:	e024      	b.n	8003d36 <HAL_ADC_Start_DMA+0x1da>
          }
        }
        else
        {
          /* Length should be converted to number of bytes */
          if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d104      	bne.n	8003d00 <HAL_ADC_Start_DMA+0x1a4>
          {
            /* Word -> Bytes */
            LengthInBytes = Length * 4U;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003cfe:	e00c      	b.n	8003d1a <HAL_ADC_Start_DMA+0x1be>
          }
          else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d104      	bne.n	8003d14 <HAL_ADC_Start_DMA+0x1b8>
          {
            /* Halfword -> Bytes */
            LengthInBytes = Length * 2U;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d12:	e002      	b.n	8003d1a <HAL_ADC_Start_DMA+0x1be>
          }
          else /* Bytes */
          {
            /* Same size already expressed in Bytes */
            LengthInBytes = Length;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
          }

          tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData,        \
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	3340      	adds	r3, #64	@ 0x40
 8003d24:	4619      	mov	r1, r3
 8003d26:	68ba      	ldr	r2, [r7, #8]
 8003d28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d2c:	f002 fa22 	bl	8006174 <HAL_DMA_Start_IT>
 8003d30:	4603      	mov	r3, r0
 8003d32:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7ff fc0a 	bl	8003554 <LL_ADC_REG_StartConversion>
 8003d40:	e007      	b.n	8003d52 <HAL_ADC_Start_DMA+0x1f6>
      }
      else
      {
        __HAL_UNLOCK(hadc);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8003d4a:	e002      	b.n	8003d52 <HAL_ADC_Start_DMA+0x1f6>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  }

  return tmp_hal_status;
 8003d52:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3788      	adds	r7, #136	@ 0x88
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	46021000 	.word	0x46021000
 8003d64:	0800519b 	.word	0x0800519b
 8003d68:	08005273 	.word	0x08005273
 8003d6c:	0800528f 	.word	0x0800528f

08003d70 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003d78:	2300      	movs	r3, #0
 8003d7a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d017      	beq.n	8003dc6 <HAL_ADC_IRQHandler+0x56>
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d012      	beq.n	8003dc6 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003da4:	f003 0310 	and.w	r3, r3, #16
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d105      	bne.n	8003db8 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003db0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	679a      	str	r2, [r3, #120]	@ 0x78

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f001 fc35 	bl	8005628 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	f003 0304 	and.w	r3, r3, #4
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d004      	beq.n	8003dda <HAL_ADC_IRQHandler+0x6a>
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	f003 0304 	and.w	r3, r3, #4
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10b      	bne.n	8003df2 <HAL_ADC_IRQHandler+0x82>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 80a4 	beq.w	8003f2e <HAL_ADC_IRQHandler+0x1be>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f003 0308 	and.w	r3, r3, #8
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 809e 	beq.w	8003f2e <HAL_ADC_IRQHandler+0x1be>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003df6:	f003 0310 	and.w	r3, r3, #16
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d105      	bne.n	8003e0a <HAL_ADC_IRQHandler+0x9a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e02:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a3d      	ldr	r2, [pc, #244]	@ (8003f04 <HAL_ADC_IRQHandler+0x194>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d047      	beq.n	8003ea4 <HAL_ADC_IRQHandler+0x134>
    {
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7ff f997 	bl	800314c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d07d      	beq.n	8003f20 <HAL_ADC_IRQHandler+0x1b0>
          /* else need to check Master ADC CONT bit */
          tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
          tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
        }
#else
        tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Carry on if continuous mode is disabled */
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d174      	bne.n	8003f20 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b08      	cmp	r3, #8
 8003e42:	d16d      	bne.n	8003f20 <HAL_ADC_IRQHandler+0x1b0>
          {
            /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
            /* ADSTART==0 (no conversion on going)                              */
            if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7ff fb97 	bl	800357c <LL_ADC_REG_IsConversionOngoing>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d11a      	bne.n	8003e8a <HAL_ADC_IRQHandler+0x11a>
            {
              /* Disable ADC end of sequence conversion interrupt */
              /* Note: Overrun interrupt was enabled with EOC interrupt in      */
              /* HAL_Start_IT(), but is not disabled here because can be used   */
              /* by overrun IRQ process below.                                  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685a      	ldr	r2, [r3, #4]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 020c 	bic.w	r2, r2, #12
 8003e62:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d151      	bne.n	8003f20 <HAL_ADC_IRQHandler+0x1b0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e80:	f043 0201 	orr.w	r2, r3, #1
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	679a      	str	r2, [r3, #120]	@ 0x78
 8003e88:	e04a      	b.n	8003f20 <HAL_ADC_IRQHandler+0x1b0>
              }
            }
            else
            {
              /* Change ADC state to error state */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e8e:	f043 0210 	orr.w	r2, r3, #16
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e9a:	f043 0201 	orr.w	r2, r3, #1
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003ea2:	e03d      	b.n	8003f20 <HAL_ADC_IRQHandler+0x1b0>
    else
    {
      /* Determine whether any further conversion upcoming on group regular     */
      /* by external trigger, continuous mode or scan sequence on going         */
      /* to disable interruption.                                               */
      if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f7ff f94f 	bl	800314c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d035      	beq.n	8003f20 <HAL_ADC_IRQHandler+0x1b0>
          && (hadc->Init.ContinuousConvMode == DISABLE)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d130      	bne.n	8003f20 <HAL_ADC_IRQHandler+0x1b0>
         )
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0308 	and.w	r3, r3, #8
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d129      	bne.n	8003f20 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
          /* ADSTART==0 (no conversion on going)                                */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7ff fb53 	bl	800357c <LL_ADC_REG_IsConversionOngoing>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d115      	bne.n	8003f08 <HAL_ADC_IRQHandler+0x198>
          {
            /* Disable ADC end of single conversion interrupt on group regular */
            /* Note: Overrun interrupt was enabled with EOC interrupt in        */
            /* HAL_Start_IT(), but is not disabled here because can be used     */
            /* by overrun IRQ process below.                                    */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	685a      	ldr	r2, [r3, #4]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f022 020c 	bic.w	r2, r2, #12
 8003eea:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY, HAL_ADC_STATE_READY);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ef4:	f023 0301 	bic.w	r3, r3, #1
 8003ef8:	f043 0201 	orr.w	r2, r3, #1
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	679a      	str	r2, [r3, #120]	@ 0x78
 8003f00:	e00e      	b.n	8003f20 <HAL_ADC_IRQHandler+0x1b0>
 8003f02:	bf00      	nop
 8003f04:	46021000 	.word	0x46021000
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f0c:	f043 0220 	orr.w	r2, r3, #32
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	679a      	str	r2, [r3, #120]	@ 0x78

            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f18:	f043 0201 	orr.w	r2, r3, #1
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	67da      	str	r2, [r3, #124]	@ 0x7c
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f7fe fb7d 	bl	8002620 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	220c      	movs	r2, #12
 8003f2c:	601a      	str	r2, [r3, #0]
  }

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a6d      	ldr	r2, [pc, #436]	@ (80040e8 <HAL_ADC_IRQHandler+0x378>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d06f      	beq.n	8004018 <HAL_ADC_IRQHandler+0x2a8>
  {
    /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	f003 0320 	and.w	r3, r3, #32
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d004      	beq.n	8003f4c <HAL_ADC_IRQHandler+0x1dc>
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	f003 0320 	and.w	r3, r3, #32
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d109      	bne.n	8003f60 <HAL_ADC_IRQHandler+0x1f0>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d060      	beq.n	8004018 <HAL_ADC_IRQHandler+0x2a8>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d05b      	beq.n	8004018 <HAL_ADC_IRQHandler+0x2a8>
    {
      /* Update state machine on conversion status if not in error state */
      if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f64:	f003 0310 	and.w	r3, r3, #16
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d105      	bne.n	8003f78 <HAL_ADC_IRQHandler+0x208>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f70:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Retrieve ADC configuration */
      tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7ff f9b2 	bl	80032e6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003f82:	60f8      	str	r0, [r7, #12]
      tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff f8df 	bl	800314c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003f8e:	60b8      	str	r0, [r7, #8]
      {
        tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	613b      	str	r3, [r7, #16]
      /* Disable interruption if no further conversion upcoming by injected     */
      /* external trigger or by automatic injected conversion with regular      */
      /* group having no further conversion upcoming (same conditions as        */
      /* regular group interruption disabling above),                           */
      /* and if injected scan sequence is completed.                            */
      if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d035      	beq.n	800400a <HAL_ADC_IRQHandler+0x29a>
      {
        if ((READ_BIT(tmp_cfgr, ADC_CFGR1_JAUTO) == 0UL) ||
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d007      	beq.n	8003fb8 <HAL_ADC_IRQHandler+0x248>
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d02d      	beq.n	800400a <HAL_ADC_IRQHandler+0x29a>
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
             (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) == 0UL)))
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d128      	bne.n	800400a <HAL_ADC_IRQHandler+0x29a>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc2:	2b40      	cmp	r3, #64	@ 0x40
 8003fc4:	d121      	bne.n	800400a <HAL_ADC_IRQHandler+0x29a>
            /* Therefore, state of HAL ADC injected group is kept to busy.        */
            /* No ADC_CFGR1_JQM for STM32U5                                       */

            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7ff fae9 	bl	80035a2 <LL_ADC_INJ_IsConversionOngoing>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d119      	bne.n	800400a <HAL_ADC_IRQHandler+0x29a>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	685a      	ldr	r2, [r3, #4]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fe4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003fea:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d105      	bne.n	800400a <HAL_ADC_IRQHandler+0x29a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004002:	f043 0201 	orr.w	r2, r3, #1
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	679a      	str	r2, [r3, #120]	@ 0x78
                interruption has been triggered by end of conversion or end of
                sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f001 faee 	bl	80055ec <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2260      	movs	r2, #96	@ 0x60
 8004016:	601a      	str	r2, [r3, #0]
    }
  } /* Specific ADC1 or ADC2 only */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800401e:	2b00      	cmp	r3, #0
 8004020:	d011      	beq.n	8004046 <HAL_ADC_IRQHandler+0x2d6>
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004028:	2b00      	cmp	r3, #0
 800402a:	d00c      	beq.n	8004046 <HAL_ADC_IRQHandler+0x2d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004030:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 f8d5 	bl	80041e8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2280      	movs	r2, #128	@ 0x80
 8004044:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800404c:	2b00      	cmp	r3, #0
 800404e:	d012      	beq.n	8004076 <HAL_ADC_IRQHandler+0x306>
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00d      	beq.n	8004076 <HAL_ADC_IRQHandler+0x306>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800405e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f001 faca 	bl	8005600 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004074:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800407c:	2b00      	cmp	r3, #0
 800407e:	d012      	beq.n	80040a6 <HAL_ADC_IRQHandler+0x336>
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00d      	beq.n	80040a6 <HAL_ADC_IRQHandler+0x336>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800408e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f001 fabc 	bl	8005614 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040a4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	f003 0310 	and.w	r3, r3, #16
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d03d      	beq.n	800412c <HAL_ADC_IRQHandler+0x3bc>
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	f003 0310 	and.w	r3, r3, #16
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d038      	beq.n	800412c <HAL_ADC_IRQHandler+0x3bc>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d102      	bne.n	80040c8 <HAL_ADC_IRQHandler+0x358>
    {
      overrun_error = 1UL;
 80040c2:	2301      	movs	r3, #1
 80040c4:	61fb      	str	r3, [r7, #28]
 80040c6:	e01b      	b.n	8004100 <HAL_ADC_IRQHandler+0x390>
    }
    else
    {
      /* Check DMA configuration */
      if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a06      	ldr	r2, [pc, #24]	@ (80040e8 <HAL_ADC_IRQHandler+0x378>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d00c      	beq.n	80040ec <HAL_ADC_IRQHandler+0x37c>
            overrun_error = 1UL;
          }
        }
#else
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMNGT) != 0UL)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	f003 0303 	and.w	r3, r3, #3
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00f      	beq.n	8004100 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 80040e0:	2301      	movs	r3, #1
 80040e2:	61fb      	str	r3, [r7, #28]
 80040e4:	e00c      	b.n	8004100 <HAL_ADC_IRQHandler+0x390>
 80040e6:	bf00      	nop
 80040e8:	46021000 	.word	0x46021000
#endif /* ADC_MULTIMODE_SUPPORT */
      }
      else
      {
        /* Check DMA configuration */
        if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE_ADC4)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7ff f8ea 	bl	80032ca <LL_ADC_REG_GetDMATransfer>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d001      	beq.n	8004100 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 80040fc:	2301      	movs	r3, #1
 80040fe:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d10e      	bne.n	8004124 <HAL_ADC_IRQHandler+0x3b4>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800410a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004116:	f043 0202 	orr.w	r2, r3, #2
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	67da      	str	r2, [r3, #124]	@ 0x7c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f86c 	bl	80041fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2210      	movs	r2, #16
 800412a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b00      	cmp	r3, #0
 8004134:	d01b      	beq.n	800416e <HAL_ADC_IRQHandler+0x3fe>
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	2b00      	cmp	r3, #0
 800413e:	d016      	beq.n	800416e <HAL_ADC_IRQHandler+0x3fe>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004144:	f003 0310 	and.w	r3, r3, #16
 8004148:	2b00      	cmp	r3, #0
 800414a:	d105      	bne.n	8004158 <HAL_ADC_IRQHandler+0x3e8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004150:	f043 0201 	orr.w	r2, r3, #1
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	679a      	str	r2, [r3, #120]	@ 0x78

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 f86d 	bl	8004238 <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f022 0201 	bic.w	r2, r2, #1
 800416c:	605a      	str	r2, [r3, #4]
  }

  if (hadc->Instance == ADC4)  /* ADC4 */
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a17      	ldr	r2, [pc, #92]	@ (80041d0 <HAL_ADC_IRQHandler+0x460>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d126      	bne.n	80041c6 <HAL_ADC_IRQHandler+0x456>
  {
    /* ========== Check End of Calibration flag ========== */
    if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00c      	beq.n	800419c <HAL_ADC_IRQHandler+0x42c>
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004188:	2b00      	cmp	r3, #0
 800418a:	d007      	beq.n	800419c <HAL_ADC_IRQHandler+0x42c>
    {
      /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->CalibrationCpltCallback(hadc);
#else
      HAL_ADC_CalibrationCpltCallback(hadc);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 f83f 	bl	8004210 <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear end of calibration flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800419a:	601a      	str	r2, [r3, #0]
    }

    /* ========== Check LDO ready flag ========== */
    if (((tmp_isr & ADC_FLAG_LDORDY) == ADC_FLAG_LDORDY) && ((tmp_ier & ADC_IT_LDORDY) == ADC_IT_LDORDY))
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00f      	beq.n	80041c6 <HAL_ADC_IRQHandler+0x456>
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d00a      	beq.n	80041c6 <HAL_ADC_IRQHandler+0x456>
    {
      /* Voltage Regulator (LDO) Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->VoltageRegulatorCallback(hadc);
#else
      HAL_ADC_VoltageRegulatorCallback(hadc);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 f837 	bl	8004224 <HAL_ADC_VoltageRegulatorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Disable Voltage Regulator (LDO) Ready interrupt source */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_LDORDY);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	685a      	ldr	r2, [r3, #4]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80041c4:	605a      	str	r2, [r3, #4]
    }
  }
}
 80041c6:	bf00      	nop
 80041c8:	3720      	adds	r7, #32
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	46021000 	.word	0x46021000

080041d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80041f0:	bf00      	nop
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004204:	bf00      	nop
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <HAL_ADC_VoltageRegulatorCallback>:
  * @brief  Voltage Regulator (LDO) Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_VoltageRegulatorCallback(ADC_HandleTypeDef *hadc)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_VoltageRegulatorCallback must be implemented in the user file.
   */
}
 800422c:	bf00      	nop
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b0bc      	sub	sp, #240	@ 0xf0
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004256:	2300      	movs	r3, #0
 8004258:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800425c:	2300      	movs	r3, #0
 800425e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_channel;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4aa8      	ldr	r2, [pc, #672]	@ (8004508 <HAL_ADC_ConfigChannel+0x2bc>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d103      	bne.n	8004272 <HAL_ADC_ConfigChannel+0x26>
  }
  else
  {
    assert_param(IS_ADC4_SAMPLE_TIME_COMMON(pConfig->SamplingTime));

    if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000

      assert_param(IS_ADC4_REGULAR_RANK(pConfig->Rank));
    }
  }

  __HAL_LOCK(hadc);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8004278:	2b01      	cmp	r3, #1
 800427a:	d102      	bne.n	8004282 <HAL_ADC_ConfigChannel+0x36>
 800427c:	2302      	movs	r3, #2
 800427e:	f000 beb5 	b.w	8004fec <HAL_ADC_ConfigChannel+0xda0>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	f7ff f974 	bl	800357c <LL_ADC_REG_IsConversionOngoing>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	f040 8695 	bne.w	8004fc6 <HAL_ADC_ConfigChannel+0xd7a>
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a99      	ldr	r2, [pc, #612]	@ (8004508 <HAL_ADC_ConfigChannel+0x2bc>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	f000 83ea 	beq.w	8004a7c <HAL_ADC_ConfigChannel+0x830>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d108      	bne.n	80042c6 <HAL_ADC_ConfigChannel+0x7a>
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	0e9b      	lsrs	r3, r3, #26
 80042ba:	f003 031f 	and.w	r3, r3, #31
 80042be:	2201      	movs	r2, #1
 80042c0:	fa02 f303 	lsl.w	r3, r2, r3
 80042c4:	e01d      	b.n	8004302 <HAL_ADC_ConfigChannel+0xb6>
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80042d2:	fa93 f3a3 	rbit	r3, r3
 80042d6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  return result;
 80042da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80042de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  if (value == 0U)
 80042e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d101      	bne.n	80042ee <HAL_ADC_ConfigChannel+0xa2>
    return 32U;
 80042ea:	2320      	movs	r3, #32
 80042ec:	e004      	b.n	80042f8 <HAL_ADC_ConfigChannel+0xac>
  return __builtin_clz(value);
 80042ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042f2:	fab3 f383 	clz	r3, r3
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	f003 031f 	and.w	r3, r3, #31
 80042fc:	2201      	movs	r2, #1
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	6812      	ldr	r2, [r2, #0]
 8004306:	69d1      	ldr	r1, [r2, #28]
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6812      	ldr	r2, [r2, #0]
 800430c:	430b      	orrs	r3, r1
 800430e:	61d3      	str	r3, [r2, #28]

      /* Set ADC group regular sequence: channel on the selected scan sequence rank */
      LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6818      	ldr	r0, [r3, #0]
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	6859      	ldr	r1, [r3, #4]
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	461a      	mov	r2, r3
 800431e:	f7fe ff29 	bl	8003174 <LL_ADC_REG_SetSequencerRanks>
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4618      	mov	r0, r3
 8004328:	f7ff f928 	bl	800357c <LL_ADC_REG_IsConversionOngoing>
 800432c:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4618      	mov	r0, r3
 8004336:	f7ff f934 	bl	80035a2 <LL_ADC_INJ_IsConversionOngoing>
 800433a:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800433e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004342:	2b00      	cmp	r3, #0
 8004344:	f040 81ed 	bne.w	8004722 <HAL_ADC_ConfigChannel+0x4d6>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004348:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800434c:	2b00      	cmp	r3, #0
 800434e:	f040 81e8 	bne.w	8004722 <HAL_ADC_ConfigChannel+0x4d6>
         )
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6818      	ldr	r0, [r3, #0]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	6819      	ldr	r1, [r3, #0]
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	461a      	mov	r2, r3
 8004360:	f7fe ffd4 	bl	800330c <LL_ADC_SetChannelSamplingTime>

        /* Configure the offset: offset enable/disable, channel, offset value */

        /* Shift the offset with respect to the selected ADC resolution. */
        /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	695a      	ldr	r2, [r3, #20]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	089b      	lsrs	r3, r3, #2
 8004370:	f003 0303 	and.w	r3, r3, #3
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	fa02 f303 	lsl.w	r3, r2, r3
 800437a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	2b04      	cmp	r3, #4
 8004384:	d046      	beq.n	8004414 <HAL_ADC_ConfigChannel+0x1c8>
        {
          /* Set ADC selected offset number */
          LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmp_offset_shifted);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6818      	ldr	r0, [r3, #0]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	6919      	ldr	r1, [r3, #16]
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004396:	f7fe fdf9 	bl	8002f8c <LL_ADC_SetOffset>
          assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSignedSaturation));
          /* Set ADC selected offset sign */
          LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6818      	ldr	r0, [r3, #0]
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	6919      	ldr	r1, [r3, #16]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	461a      	mov	r2, r3
 80043a8:	f7fe fe3d 	bl	8003026 <LL_ADC_SetOffsetSign>

          /* Configure offset saturation */
          if (pConfig->OffsetSaturation == ENABLE)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	7e9b      	ldrb	r3, [r3, #26]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d11e      	bne.n	80043f2 <HAL_ADC_ConfigChannel+0x1a6>
          {
            /* Set ADC selected offset unsigned/signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6818      	ldr	r0, [r3, #0]
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	6919      	ldr	r1, [r3, #16]
                                               (pConfig->OffsetSignedSaturation == DISABLE)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d102      	bne.n	80043ca <HAL_ADC_ConfigChannel+0x17e>
 80043c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043c8:	e000      	b.n	80043cc <HAL_ADC_ConfigChannel+0x180>
 80043ca:	2300      	movs	r3, #0
 80043cc:	461a      	mov	r2, r3
 80043ce:	f7fe fe60 	bl	8003092 <LL_ADC_SetOffsetUnsignedSaturation>
                                               ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE    \
                                               : LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);

            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6818      	ldr	r0, [r3, #0]
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	6919      	ldr	r1, [r3, #16]
                                             (pConfig->OffsetSignedSaturation == ENABLE)
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d102      	bne.n	80043e8 <HAL_ADC_ConfigChannel+0x19c>
 80043e2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80043e6:	e000      	b.n	80043ea <HAL_ADC_ConfigChannel+0x19e>
 80043e8:	2300      	movs	r3, #0
 80043ea:	461a      	mov	r2, r3
 80043ec:	f7fe fe36 	bl	800305c <LL_ADC_SetOffsetSignedSaturation>
 80043f0:	e197      	b.n	8004722 <HAL_ADC_ConfigChannel+0x4d6>
                                             : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
          }
          else
          {
            /* Disable ADC offset signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6818      	ldr	r0, [r3, #0]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	2200      	movs	r2, #0
 80043fc:	4619      	mov	r1, r3
 80043fe:	f7fe fe48 	bl	8003092 <LL_ADC_SetOffsetUnsignedSaturation>
                                               LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6818      	ldr	r0, [r3, #0]
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	2200      	movs	r2, #0
 800440c:	4619      	mov	r1, r3
 800440e:	f7fe fe25 	bl	800305c <LL_ADC_SetOffsetSignedSaturation>
 8004412:	e186      	b.n	8004722 <HAL_ADC_ConfigChannel+0x4d6>
        }
        else
        {
          /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
             If this is the case, the corresponding offset is disabled since pConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2100      	movs	r1, #0
 800441a:	4618      	mov	r0, r3
 800441c:	f7fe fdd7 	bl	8002fce <LL_ADC_GetOffsetChannel>
 8004420:	4603      	mov	r3, r0
 8004422:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10a      	bne.n	8004440 <HAL_ADC_ConfigChannel+0x1f4>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2100      	movs	r1, #0
 8004430:	4618      	mov	r0, r3
 8004432:	f7fe fdcc 	bl	8002fce <LL_ADC_GetOffsetChannel>
 8004436:	4603      	mov	r3, r0
 8004438:	0e9b      	lsrs	r3, r3, #26
 800443a:	f003 021f 	and.w	r2, r3, #31
 800443e:	e01e      	b.n	800447e <HAL_ADC_ConfigChannel+0x232>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2100      	movs	r1, #0
 8004446:	4618      	mov	r0, r3
 8004448:	f7fe fdc1 	bl	8002fce <LL_ADC_GetOffsetChannel>
 800444c:	4603      	mov	r3, r0
 800444e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004452:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004456:	fa93 f3a3 	rbit	r3, r3
 800445a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 800445e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004462:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 8004466:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <HAL_ADC_ConfigChannel+0x226>
    return 32U;
 800446e:	2320      	movs	r3, #32
 8004470:	e004      	b.n	800447c <HAL_ADC_ConfigChannel+0x230>
  return __builtin_clz(value);
 8004472:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004476:	fab3 f383 	clz	r3, r3
 800447a:	b2db      	uxtb	r3, r3
 800447c:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d105      	bne.n	8004496 <HAL_ADC_ConfigChannel+0x24a>
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	0e9b      	lsrs	r3, r3, #26
 8004490:	f003 031f 	and.w	r3, r3, #31
 8004494:	e018      	b.n	80044c8 <HAL_ADC_ConfigChannel+0x27c>
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800449e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80044a2:	fa93 f3a3 	rbit	r3, r3
 80044a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 80044aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80044ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 80044b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_ADC_ConfigChannel+0x272>
    return 32U;
 80044ba:	2320      	movs	r3, #32
 80044bc:	e004      	b.n	80044c8 <HAL_ADC_ConfigChannel+0x27c>
  return __builtin_clz(value);
 80044be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80044c2:	fab3 f383 	clz	r3, r3
 80044c6:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d107      	bne.n	80044dc <HAL_ADC_ConfigChannel+0x290>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, pConfig->Channel, 0x0);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6818      	ldr	r0, [r3, #0]
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	2300      	movs	r3, #0
 80044d6:	2100      	movs	r1, #0
 80044d8:	f7fe fd58 	bl	8002f8c <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2101      	movs	r1, #1
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7fe fd73 	bl	8002fce <LL_ADC_GetOffsetChannel>
 80044e8:	4603      	mov	r3, r0
 80044ea:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10c      	bne.n	800450c <HAL_ADC_ConfigChannel+0x2c0>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2101      	movs	r1, #1
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7fe fd68 	bl	8002fce <LL_ADC_GetOffsetChannel>
 80044fe:	4603      	mov	r3, r0
 8004500:	0e9b      	lsrs	r3, r3, #26
 8004502:	f003 021f 	and.w	r2, r3, #31
 8004506:	e020      	b.n	800454a <HAL_ADC_ConfigChannel+0x2fe>
 8004508:	46021000 	.word	0x46021000
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2101      	movs	r1, #1
 8004512:	4618      	mov	r0, r3
 8004514:	f7fe fd5b 	bl	8002fce <LL_ADC_GetOffsetChannel>
 8004518:	4603      	mov	r3, r0
 800451a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004522:	fa93 f3a3 	rbit	r3, r3
 8004526:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800452a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800452e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004532:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_ADC_ConfigChannel+0x2f2>
    return 32U;
 800453a:	2320      	movs	r3, #32
 800453c:	e004      	b.n	8004548 <HAL_ADC_ConfigChannel+0x2fc>
  return __builtin_clz(value);
 800453e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004542:	fab3 f383 	clz	r3, r3
 8004546:	b2db      	uxtb	r3, r3
 8004548:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d105      	bne.n	8004562 <HAL_ADC_ConfigChannel+0x316>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	0e9b      	lsrs	r3, r3, #26
 800455c:	f003 031f 	and.w	r3, r3, #31
 8004560:	e018      	b.n	8004594 <HAL_ADC_ConfigChannel+0x348>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800456a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800456e:	fa93 f3a3 	rbit	r3, r3
 8004572:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004576:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800457a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800457e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_ADC_ConfigChannel+0x33e>
    return 32U;
 8004586:	2320      	movs	r3, #32
 8004588:	e004      	b.n	8004594 <HAL_ADC_ConfigChannel+0x348>
  return __builtin_clz(value);
 800458a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800458e:	fab3 f383 	clz	r3, r3
 8004592:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004594:	429a      	cmp	r2, r3
 8004596:	d107      	bne.n	80045a8 <HAL_ADC_ConfigChannel+0x35c>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, pConfig->Channel, 0x0);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6818      	ldr	r0, [r3, #0]
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	2300      	movs	r3, #0
 80045a2:	2101      	movs	r1, #1
 80045a4:	f7fe fcf2 	bl	8002f8c <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2102      	movs	r1, #2
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7fe fd0d 	bl	8002fce <LL_ADC_GetOffsetChannel>
 80045b4:	4603      	mov	r3, r0
 80045b6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10a      	bne.n	80045d4 <HAL_ADC_ConfigChannel+0x388>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2102      	movs	r1, #2
 80045c4:	4618      	mov	r0, r3
 80045c6:	f7fe fd02 	bl	8002fce <LL_ADC_GetOffsetChannel>
 80045ca:	4603      	mov	r3, r0
 80045cc:	0e9b      	lsrs	r3, r3, #26
 80045ce:	f003 021f 	and.w	r2, r3, #31
 80045d2:	e01e      	b.n	8004612 <HAL_ADC_ConfigChannel+0x3c6>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2102      	movs	r1, #2
 80045da:	4618      	mov	r0, r3
 80045dc:	f7fe fcf7 	bl	8002fce <LL_ADC_GetOffsetChannel>
 80045e0:	4603      	mov	r3, r0
 80045e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80045ea:	fa93 f3a3 	rbit	r3, r3
 80045ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80045f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80045f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80045fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 8004602:	2320      	movs	r3, #32
 8004604:	e004      	b.n	8004610 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8004606:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800460a:	fab3 f383 	clz	r3, r3
 800460e:	b2db      	uxtb	r3, r3
 8004610:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d105      	bne.n	800462a <HAL_ADC_ConfigChannel+0x3de>
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	0e9b      	lsrs	r3, r3, #26
 8004624:	f003 031f 	and.w	r3, r3, #31
 8004628:	e018      	b.n	800465c <HAL_ADC_ConfigChannel+0x410>
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004632:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004636:	fa93 f3a3 	rbit	r3, r3
 800463a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800463e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004642:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004646:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800464a:	2b00      	cmp	r3, #0
 800464c:	d101      	bne.n	8004652 <HAL_ADC_ConfigChannel+0x406>
    return 32U;
 800464e:	2320      	movs	r3, #32
 8004650:	e004      	b.n	800465c <HAL_ADC_ConfigChannel+0x410>
  return __builtin_clz(value);
 8004652:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004656:	fab3 f383 	clz	r3, r3
 800465a:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800465c:	429a      	cmp	r2, r3
 800465e:	d107      	bne.n	8004670 <HAL_ADC_ConfigChannel+0x424>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_3, pConfig->Channel, 0x0);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6818      	ldr	r0, [r3, #0]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	2300      	movs	r3, #0
 800466a:	2102      	movs	r1, #2
 800466c:	f7fe fc8e 	bl	8002f8c <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2103      	movs	r1, #3
 8004676:	4618      	mov	r0, r3
 8004678:	f7fe fca9 	bl	8002fce <LL_ADC_GetOffsetChannel>
 800467c:	4603      	mov	r3, r0
 800467e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10a      	bne.n	800469c <HAL_ADC_ConfigChannel+0x450>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2103      	movs	r1, #3
 800468c:	4618      	mov	r0, r3
 800468e:	f7fe fc9e 	bl	8002fce <LL_ADC_GetOffsetChannel>
 8004692:	4603      	mov	r3, r0
 8004694:	0e9b      	lsrs	r3, r3, #26
 8004696:	f003 021f 	and.w	r2, r3, #31
 800469a:	e01a      	b.n	80046d2 <HAL_ADC_ConfigChannel+0x486>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2103      	movs	r1, #3
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7fe fc93 	bl	8002fce <LL_ADC_GetOffsetChannel>
 80046a8:	4603      	mov	r3, r0
 80046aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80046ae:	fa93 f3a3 	rbit	r3, r3
 80046b2:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80046b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80046ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d101      	bne.n	80046c6 <HAL_ADC_ConfigChannel+0x47a>
    return 32U;
 80046c2:	2320      	movs	r3, #32
 80046c4:	e004      	b.n	80046d0 <HAL_ADC_ConfigChannel+0x484>
  return __builtin_clz(value);
 80046c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80046ca:	fab3 f383 	clz	r3, r3
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d105      	bne.n	80046ea <HAL_ADC_ConfigChannel+0x49e>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	0e9b      	lsrs	r3, r3, #26
 80046e4:	f003 031f 	and.w	r3, r3, #31
 80046e8:	e011      	b.n	800470e <HAL_ADC_ConfigChannel+0x4c2>
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046f2:	fa93 f3a3 	rbit	r3, r3
 80046f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80046f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046fa:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80046fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d101      	bne.n	8004706 <HAL_ADC_ConfigChannel+0x4ba>
    return 32U;
 8004702:	2320      	movs	r3, #32
 8004704:	e003      	b.n	800470e <HAL_ADC_ConfigChannel+0x4c2>
  return __builtin_clz(value);
 8004706:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004708:	fab3 f383 	clz	r3, r3
 800470c:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800470e:	429a      	cmp	r2, r3
 8004710:	d107      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x4d6>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, pConfig->Channel, 0x0);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6818      	ldr	r0, [r3, #0]
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	2300      	movs	r3, #0
 800471c:	2103      	movs	r1, #3
 800471e:	f7fe fc35 	bl	8002f8c <LL_ADC_SetOffset>

      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Single or differential mode                                           */
      /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4618      	mov	r0, r3
 8004728:	f7fe feee 	bl	8003508 <LL_ADC_IsEnabled>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	f040 8456 	bne.w	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
      {
        /* Set mode single-ended or differential input of the selected ADC channel */
        LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6818      	ldr	r0, [r3, #0]
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	6819      	ldr	r1, [r3, #0]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	461a      	mov	r2, r3
 8004742:	f7fe fe47 	bl	80033d4 <LL_ADC_SetChannelSingleDiff>

        /* Configuration of differential mode */
        if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800474e:	f040 80d6 	bne.w	80048fe <HAL_ADC_ConfigChannel+0x6b2>
        {
          /* Set sampling time of the selected ADC channel */
          /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10b      	bne.n	8004776 <HAL_ADC_ConfigChannel+0x52a>
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	0e9b      	lsrs	r3, r3, #26
 8004764:	3301      	adds	r3, #1
 8004766:	f003 031f 	and.w	r3, r3, #31
 800476a:	2b09      	cmp	r3, #9
 800476c:	bf94      	ite	ls
 800476e:	2301      	movls	r3, #1
 8004770:	2300      	movhi	r3, #0
 8004772:	b2db      	uxtb	r3, r3
 8004774:	e019      	b.n	80047aa <HAL_ADC_ConfigChannel+0x55e>
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800477c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800477e:	fa93 f3a3 	rbit	r3, r3
 8004782:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004784:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004786:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004788:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_ADC_ConfigChannel+0x546>
    return 32U;
 800478e:	2320      	movs	r3, #32
 8004790:	e003      	b.n	800479a <HAL_ADC_ConfigChannel+0x54e>
  return __builtin_clz(value);
 8004792:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004794:	fab3 f383 	clz	r3, r3
 8004798:	b2db      	uxtb	r3, r3
 800479a:	3301      	adds	r3, #1
 800479c:	f003 031f 	and.w	r3, r3, #31
 80047a0:	2b09      	cmp	r3, #9
 80047a2:	bf94      	ite	ls
 80047a4:	2301      	movls	r3, #1
 80047a6:	2300      	movhi	r3, #0
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d04d      	beq.n	800484a <HAL_ADC_ConfigChannel+0x5fe>
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d107      	bne.n	80047ca <HAL_ADC_ConfigChannel+0x57e>
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	0e9b      	lsrs	r3, r3, #26
 80047c0:	3301      	adds	r3, #1
 80047c2:	069b      	lsls	r3, r3, #26
 80047c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80047c8:	e015      	b.n	80047f6 <HAL_ADC_ConfigChannel+0x5aa>
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047d2:	fa93 f3a3 	rbit	r3, r3
 80047d6:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80047d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047da:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80047dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d101      	bne.n	80047e6 <HAL_ADC_ConfigChannel+0x59a>
    return 32U;
 80047e2:	2320      	movs	r3, #32
 80047e4:	e003      	b.n	80047ee <HAL_ADC_ConfigChannel+0x5a2>
  return __builtin_clz(value);
 80047e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047e8:	fab3 f383 	clz	r3, r3
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	3301      	adds	r3, #1
 80047f0:	069b      	lsls	r3, r3, #26
 80047f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d109      	bne.n	8004816 <HAL_ADC_ConfigChannel+0x5ca>
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	0e9b      	lsrs	r3, r3, #26
 8004808:	3301      	adds	r3, #1
 800480a:	f003 031f 	and.w	r3, r3, #31
 800480e:	2101      	movs	r1, #1
 8004810:	fa01 f303 	lsl.w	r3, r1, r3
 8004814:	e017      	b.n	8004846 <HAL_ADC_ConfigChannel+0x5fa>
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800481c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800481e:	fa93 f3a3 	rbit	r3, r3
 8004822:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004824:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004826:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004828:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800482a:	2b00      	cmp	r3, #0
 800482c:	d101      	bne.n	8004832 <HAL_ADC_ConfigChannel+0x5e6>
    return 32U;
 800482e:	2320      	movs	r3, #32
 8004830:	e003      	b.n	800483a <HAL_ADC_ConfigChannel+0x5ee>
  return __builtin_clz(value);
 8004832:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004834:	fab3 f383 	clz	r3, r3
 8004838:	b2db      	uxtb	r3, r3
 800483a:	3301      	adds	r3, #1
 800483c:	f003 031f 	and.w	r3, r3, #31
 8004840:	2101      	movs	r1, #1
 8004842:	fa01 f303 	lsl.w	r3, r1, r3
 8004846:	4313      	orrs	r3, r2
 8004848:	e04e      	b.n	80048e8 <HAL_ADC_ConfigChannel+0x69c>
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d107      	bne.n	8004866 <HAL_ADC_ConfigChannel+0x61a>
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	0e9b      	lsrs	r3, r3, #26
 800485c:	3301      	adds	r3, #1
 800485e:	069b      	lsls	r3, r3, #26
 8004860:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004864:	e015      	b.n	8004892 <HAL_ADC_ConfigChannel+0x646>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800486c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800486e:	fa93 f3a3 	rbit	r3, r3
 8004872:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004876:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800487a:	2b00      	cmp	r3, #0
 800487c:	d101      	bne.n	8004882 <HAL_ADC_ConfigChannel+0x636>
    return 32U;
 800487e:	2320      	movs	r3, #32
 8004880:	e003      	b.n	800488a <HAL_ADC_ConfigChannel+0x63e>
  return __builtin_clz(value);
 8004882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004884:	fab3 f383 	clz	r3, r3
 8004888:	b2db      	uxtb	r3, r3
 800488a:	3301      	adds	r3, #1
 800488c:	069b      	lsls	r3, r3, #26
 800488e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d109      	bne.n	80048b2 <HAL_ADC_ConfigChannel+0x666>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	0e9b      	lsrs	r3, r3, #26
 80048a4:	3301      	adds	r3, #1
 80048a6:	f003 031f 	and.w	r3, r3, #31
 80048aa:	2101      	movs	r1, #1
 80048ac:	fa01 f303 	lsl.w	r3, r1, r3
 80048b0:	e017      	b.n	80048e2 <HAL_ADC_ConfigChannel+0x696>
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048ba:	fa93 f3a3 	rbit	r3, r3
 80048be:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80048c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80048c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_ADC_ConfigChannel+0x682>
    return 32U;
 80048ca:	2320      	movs	r3, #32
 80048cc:	e003      	b.n	80048d6 <HAL_ADC_ConfigChannel+0x68a>
  return __builtin_clz(value);
 80048ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048d0:	fab3 f383 	clz	r3, r3
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	3301      	adds	r3, #1
 80048d8:	f003 031f 	and.w	r3, r3, #31
 80048dc:	2101      	movs	r1, #1
 80048de:	fa01 f303 	lsl.w	r3, r1, r3
 80048e2:	4313      	orrs	r3, r2
 80048e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80048e8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
                                                        + 1UL) & 0x1FUL);
          LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6818      	ldr	r0, [r3, #0]
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	461a      	mov	r2, r3
 80048f6:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80048fa:	f7fe fd07 	bl	800330c <LL_ADC_SetChannelSamplingTime>
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        /* Note: these internal measurement paths can be disabled using           */
        /* HAL_ADC_DeInit().                                                      */

        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	f280 836c 	bge.w	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
        {
          /* Configuration of common ADC parameters                                 */

          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a97      	ldr	r2, [pc, #604]	@ (8004b6c <HAL_ADC_ConfigChannel+0x920>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d101      	bne.n	8004916 <HAL_ADC_ConfigChannel+0x6ca>
 8004912:	4b97      	ldr	r3, [pc, #604]	@ (8004b70 <HAL_ADC_ConfigChannel+0x924>)
 8004914:	e000      	b.n	8004918 <HAL_ADC_ConfigChannel+0x6cc>
 8004916:	4b97      	ldr	r3, [pc, #604]	@ (8004b74 <HAL_ADC_ConfigChannel+0x928>)
 8004918:	4618      	mov	r0, r3
 800491a:	f7fe fb09 	bl	8002f30 <LL_ADC_GetCommonPathInternalCh>
 800491e:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* Software is allowed to change common parameters only when all ADCs   */
          /* of the common group are disabled.                                    */
          if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a91      	ldr	r2, [pc, #580]	@ (8004b6c <HAL_ADC_ConfigChannel+0x920>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d109      	bne.n	8004940 <HAL_ADC_ConfigChannel+0x6f4>
 800492c:	488f      	ldr	r0, [pc, #572]	@ (8004b6c <HAL_ADC_ConfigChannel+0x920>)
 800492e:	f7fe fdeb 	bl	8003508 <LL_ADC_IsEnabled>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	bf0c      	ite	eq
 8004938:	2301      	moveq	r3, #1
 800493a:	2300      	movne	r3, #0
 800493c:	b2db      	uxtb	r3, r3
 800493e:	e008      	b.n	8004952 <HAL_ADC_ConfigChannel+0x706>
 8004940:	488d      	ldr	r0, [pc, #564]	@ (8004b78 <HAL_ADC_ConfigChannel+0x92c>)
 8004942:	f7fe fde1 	bl	8003508 <LL_ADC_IsEnabled>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	bf0c      	ite	eq
 800494c:	2301      	moveq	r3, #1
 800494e:	2300      	movne	r3, #0
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	f000 8088 	beq.w	8004a68 <HAL_ADC_ConfigChannel+0x81c>
          {
            /* If the requested internal measurement path has already been enabled, */
            /* bypass the configuration processing.                                 */
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a87      	ldr	r2, [pc, #540]	@ (8004b7c <HAL_ADC_ConfigChannel+0x930>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d132      	bne.n	80049c8 <HAL_ADC_ConfigChannel+0x77c>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004966:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d12c      	bne.n	80049c8 <HAL_ADC_ConfigChannel+0x77c>
            {
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a7e      	ldr	r2, [pc, #504]	@ (8004b6c <HAL_ADC_ConfigChannel+0x920>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d005      	beq.n	8004984 <HAL_ADC_ConfigChannel+0x738>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a7e      	ldr	r2, [pc, #504]	@ (8004b78 <HAL_ADC_ConfigChannel+0x92c>)
 800497e:	4293      	cmp	r3, r2
 8004980:	f040 832b 	bne.w	8004fda <HAL_ADC_ConfigChannel+0xd8e>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a78      	ldr	r2, [pc, #480]	@ (8004b6c <HAL_ADC_ConfigChannel+0x920>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d101      	bne.n	8004992 <HAL_ADC_ConfigChannel+0x746>
 800498e:	4a78      	ldr	r2, [pc, #480]	@ (8004b70 <HAL_ADC_ConfigChannel+0x924>)
 8004990:	e000      	b.n	8004994 <HAL_ADC_ConfigChannel+0x748>
 8004992:	4a78      	ldr	r2, [pc, #480]	@ (8004b74 <HAL_ADC_ConfigChannel+0x928>)
 8004994:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004998:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800499c:	4619      	mov	r1, r3
 800499e:	4610      	mov	r0, r2
 80049a0:	f7fe fab3 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
                /* Wait loop initialization and execution */
                /* Note: Variable divided by 2 to compensate partially              */
                /*       CPU processing cycles, scaling in us split to not          */
                /*       exceed 32 bits register capacity and handle low frequency. */
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
                                   * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049a4:	4b76      	ldr	r3, [pc, #472]	@ (8004b80 <HAL_ADC_ConfigChannel+0x934>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	099b      	lsrs	r3, r3, #6
 80049aa:	4a76      	ldr	r2, [pc, #472]	@ (8004b84 <HAL_ADC_ConfigChannel+0x938>)
 80049ac:	fba2 2303 	umull	r2, r3, r2, r3
 80049b0:	099b      	lsrs	r3, r3, #6
 80049b2:	3301      	adds	r3, #1
 80049b4:	005b      	lsls	r3, r3, #1
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
 80049b6:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 80049b8:	e002      	b.n	80049c0 <HAL_ADC_ConfigChannel+0x774>
                {
                  wait_loop_index--;
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	3b01      	subs	r3, #1
 80049be:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d1f9      	bne.n	80049ba <HAL_ADC_ConfigChannel+0x76e>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80049c6:	e308      	b.n	8004fda <HAL_ADC_ConfigChannel+0xd8e>
                }
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a6e      	ldr	r2, [pc, #440]	@ (8004b88 <HAL_ADC_ConfigChannel+0x93c>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d121      	bne.n	8004a16 <HAL_ADC_ConfigChannel+0x7ca>
                                                                 & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80049d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d11b      	bne.n	8004a16 <HAL_ADC_ConfigChannel+0x7ca>
            {
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a62      	ldr	r2, [pc, #392]	@ (8004b6c <HAL_ADC_ConfigChannel+0x920>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d005      	beq.n	80049f4 <HAL_ADC_ConfigChannel+0x7a8>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a62      	ldr	r2, [pc, #392]	@ (8004b78 <HAL_ADC_ConfigChannel+0x92c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	f040 82f5 	bne.w	8004fde <HAL_ADC_ConfigChannel+0xd92>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a5c      	ldr	r2, [pc, #368]	@ (8004b6c <HAL_ADC_ConfigChannel+0x920>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d101      	bne.n	8004a02 <HAL_ADC_ConfigChannel+0x7b6>
 80049fe:	4a5c      	ldr	r2, [pc, #368]	@ (8004b70 <HAL_ADC_ConfigChannel+0x924>)
 8004a00:	e000      	b.n	8004a04 <HAL_ADC_ConfigChannel+0x7b8>
 8004a02:	4a5c      	ldr	r2, [pc, #368]	@ (8004b74 <HAL_ADC_ConfigChannel+0x928>)
 8004a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	4610      	mov	r0, r2
 8004a10:	f7fe fa7b 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004a14:	e2e3      	b.n	8004fde <HAL_ADC_ConfigChannel+0xd92>
                                               LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a5c      	ldr	r2, [pc, #368]	@ (8004b8c <HAL_ADC_ConfigChannel+0x940>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	f040 82df 	bne.w	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
                     && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f040 82d8 	bne.w	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
            {
              if (ADC_VREFINT_INSTANCE(hadc))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a4d      	ldr	r2, [pc, #308]	@ (8004b6c <HAL_ADC_ConfigChannel+0x920>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d005      	beq.n	8004a46 <HAL_ADC_ConfigChannel+0x7fa>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a4e      	ldr	r2, [pc, #312]	@ (8004b78 <HAL_ADC_ConfigChannel+0x92c>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	f040 82cd 	bne.w	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a48      	ldr	r2, [pc, #288]	@ (8004b6c <HAL_ADC_ConfigChannel+0x920>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d101      	bne.n	8004a54 <HAL_ADC_ConfigChannel+0x808>
 8004a50:	4a47      	ldr	r2, [pc, #284]	@ (8004b70 <HAL_ADC_ConfigChannel+0x924>)
 8004a52:	e000      	b.n	8004a56 <HAL_ADC_ConfigChannel+0x80a>
 8004a54:	4a47      	ldr	r2, [pc, #284]	@ (8004b74 <HAL_ADC_ConfigChannel+0x928>)
 8004a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a5a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004a5e:	4619      	mov	r1, r3
 8004a60:	4610      	mov	r0, r2
 8004a62:	f7fe fa52 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
 8004a66:	e2bb      	b.n	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
          /* enabled and other ADC of the common group are enabled, internal      */
          /* measurement paths cannot be enabled.                                 */
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a6c:	f043 0220 	orr.w	r2, r3, #32
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	679a      	str	r2, [r3, #120]	@ 0x78

            tmp_hal_status = HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8004a7a:	e2b1      	b.n	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
        }
      }
    }
    else
    {
      tmp_channel = pConfig->Channel;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

      /* Remap internal channels on STM32U5-2M revA */
#if defined (STM32U575xx) || defined (STM32U585xx)
      if (HAL_GetREVID() == REV_ID_A)
 8004a84:	f7fe fa20 	bl	8002ec8 <HAL_GetREVID>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a8e:	d130      	bne.n	8004af2 <HAL_ADC_ConfigChannel+0x8a6>
      {
        if (pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a3e      	ldr	r2, [pc, #248]	@ (8004b90 <HAL_ADC_ConfigChannel+0x944>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d103      	bne.n	8004aa2 <HAL_ADC_ConfigChannel+0x856>
        {
          tmp_channel = (LL_ADC_CHANNEL_22 | ADC_CHANNEL_ID_INTERNAL_CH);
 8004a9a:	4b3e      	ldr	r3, [pc, #248]	@ (8004b94 <HAL_ADC_ConfigChannel+0x948>)
 8004a9c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004aa0:	e027      	b.n	8004af2 <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC4_CHANNEL_VBAT)
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a3c      	ldr	r2, [pc, #240]	@ (8004b98 <HAL_ADC_ConfigChannel+0x94c>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d103      	bne.n	8004ab4 <HAL_ADC_ConfigChannel+0x868>
        {
          tmp_channel = (LL_ADC_CHANNEL_23 | ADC_CHANNEL_ID_INTERNAL_CH);
 8004aac:	4b3b      	ldr	r3, [pc, #236]	@ (8004b9c <HAL_ADC_ConfigChannel+0x950>)
 8004aae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004ab2:	e01e      	b.n	8004af2 <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a39      	ldr	r2, [pc, #228]	@ (8004ba0 <HAL_ADC_ConfigChannel+0x954>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d103      	bne.n	8004ac6 <HAL_ADC_ConfigChannel+0x87a>
        {
          tmp_channel = (LL_ADC_CHANNEL_VREFINT | LL_ADC_CHANNEL_DIFFERENCIATION_VREFINT_VCORE);
 8004abe:	4b39      	ldr	r3, [pc, #228]	@ (8004ba4 <HAL_ADC_ConfigChannel+0x958>)
 8004ac0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004ac4:	e015      	b.n	8004af2 <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH1_ADC4)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a37      	ldr	r2, [pc, #220]	@ (8004ba8 <HAL_ADC_ConfigChannel+0x95c>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d103      	bne.n	8004ad8 <HAL_ADC_ConfigChannel+0x88c>
        {
          tmp_channel = (LL_ADC_CHANNEL_20 | ADC_CHANNEL_ID_INTERNAL_CH);
 8004ad0:	4b36      	ldr	r3, [pc, #216]	@ (8004bac <HAL_ADC_ConfigChannel+0x960>)
 8004ad2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004ad6:	e00c      	b.n	8004af2 <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a34      	ldr	r2, [pc, #208]	@ (8004bb0 <HAL_ADC_ConfigChannel+0x964>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d103      	bne.n	8004aea <HAL_ADC_ConfigChannel+0x89e>
        {
          tmp_channel = (LL_ADC_CHANNEL_21 | ADC_CHANNEL_ID_INTERNAL_CH);
 8004ae2:	4b31      	ldr	r3, [pc, #196]	@ (8004ba8 <HAL_ADC_ConfigChannel+0x95c>)
 8004ae4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004ae8:	e003      	b.n	8004af2 <HAL_ADC_ConfigChannel+0x8a6>
        }
        else
        {
          tmp_channel = pConfig->Channel;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      /* If sequencer set to not fully configurable with channel rank set to    */
      /* none, remove the channel from the sequencer.                           */
      /* Otherwise (sequencer set to fully configurable or to to not fully      */
      /* configurable with channel rank to be set), configure the selected      */
      /* channel.                                                               */
      if (pConfig->Rank != ADC4_RANK_NONE)
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	f000 81a2 	beq.w	8004e40 <HAL_ADC_ConfigChannel+0xbf4>
        /* Note: ADC channel configuration requires few ADC clock cycles        */
        /*       to be ready. Processing of ADC settings in this function       */
        /*       induce that a specific wait time is not necessary.             */
        /*       For more details on ADC channel configuration ready,           */
        /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b04:	d004      	beq.n	8004b10 <HAL_ADC_ConfigChannel+0x8c4>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004b0a:	4a2a      	ldr	r2, [pc, #168]	@ (8004bb4 <HAL_ADC_ConfigChannel+0x968>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d107      	bne.n	8004b20 <HAL_ADC_ConfigChannel+0x8d4>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Set the channel by enabling the corresponding bitfield.            */
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f7fe fb8b 	bl	8003234 <LL_ADC_REG_SetSequencerChAdd>
 8004b1e:	e0c1      	b.n	8004ca4 <HAL_ADC_ConfigChannel+0xa58>
        {
          /* Sequencer set to fully configurable:                               */
          /* Set the channel by entering it into the selected rank.             */

          /* Memorize the channel set into variable in HAL ADC handle */
          MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f003 031f 	and.w	r3, r3, #31
 8004b2e:	210f      	movs	r1, #15
 8004b30:	fa01 f303 	lsl.w	r3, r1, r3
 8004b34:	43db      	mvns	r3, r3
 8004b36:	401a      	ands	r2, r3
 8004b38:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004b3c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d105      	bne.n	8004b50 <HAL_ADC_ConfigChannel+0x904>
 8004b44:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004b48:	0e9b      	lsrs	r3, r3, #26
 8004b4a:	f003 031f 	and.w	r3, r3, #31
 8004b4e:	e037      	b.n	8004bc0 <HAL_ADC_ConfigChannel+0x974>
 8004b50:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004b54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b58:	fa93 f3a3 	rbit	r3, r3
 8004b5c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d127      	bne.n	8004bb8 <HAL_ADC_ConfigChannel+0x96c>
    return 32U;
 8004b68:	2320      	movs	r3, #32
 8004b6a:	e029      	b.n	8004bc0 <HAL_ADC_ConfigChannel+0x974>
 8004b6c:	42028000 	.word	0x42028000
 8004b70:	42028308 	.word	0x42028308
 8004b74:	46021308 	.word	0x46021308
 8004b78:	46021000 	.word	0x46021000
 8004b7c:	ce080000 	.word	0xce080000
 8004b80:	2000035c 	.word	0x2000035c
 8004b84:	053e2d63 	.word	0x053e2d63
 8004b88:	ca040000 	.word	0xca040000
 8004b8c:	80000001 	.word	0x80000001
 8004b90:	b6002000 	.word	0xb6002000
 8004b94:	da400000 	.word	0xda400000
 8004b98:	ba004000 	.word	0xba004000
 8004b9c:	de800000 	.word	0xde800000
 8004ba0:	b2001000 	.word	0xb2001000
 8004ba4:	81000001 	.word	0x81000001
 8004ba8:	d6200000 	.word	0xd6200000
 8004bac:	d2100000 	.word	0xd2100000
 8004bb0:	d7200000 	.word	0xd7200000
 8004bb4:	80000010 	.word	0x80000010
  return __builtin_clz(value);
 8004bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bba:	fab3 f383 	clz	r3, r3
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	6839      	ldr	r1, [r7, #0]
 8004bc2:	6849      	ldr	r1, [r1, #4]
 8004bc4:	f001 011f 	and.w	r1, r1, #31
 8004bc8:	408b      	lsls	r3, r1
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

          /* If the selected rank is below ADC group regular sequencer length,  */
          /* apply the configuration in ADC register.                           */
          /* Note: Otherwise, configuration is not applied.                     */
          /*       To apply it, parameter'NbrOfConversion' must be increased.   */
          if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	089b      	lsrs	r3, r3, #2
 8004bd8:	1c5a      	adds	r2, r3, #1
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d860      	bhi.n	8004ca4 <HAL_ADC_ConfigChannel+0xa58>
          {
#if !defined (ADC2)
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8004be2:	f7fe f971 	bl	8002ec8 <HAL_GetREVID>
 8004be6:	4603      	mov	r3, r0
 8004be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bec:	d851      	bhi.n	8004c92 <HAL_ADC_ConfigChannel+0xa46>
            {
              if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) >= 20UL)
 8004bee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004bf2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d10a      	bne.n	8004c10 <HAL_ADC_ConfigChannel+0x9c4>
 8004bfa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004bfe:	0e9b      	lsrs	r3, r3, #26
 8004c00:	f003 031f 	and.w	r3, r3, #31
 8004c04:	2b13      	cmp	r3, #19
 8004c06:	bf8c      	ite	hi
 8004c08:	2301      	movhi	r3, #1
 8004c0a:	2300      	movls	r3, #0
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	e016      	b.n	8004c3e <HAL_ADC_ConfigChannel+0x9f2>
 8004c10:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004c14:	61fb      	str	r3, [r7, #28]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	fa93 f3a3 	rbit	r3, r3
 8004c1c:	61bb      	str	r3, [r7, #24]
  return result;
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004c22:	6a3b      	ldr	r3, [r7, #32]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <HAL_ADC_ConfigChannel+0x9e0>
    return 32U;
 8004c28:	2320      	movs	r3, #32
 8004c2a:	e003      	b.n	8004c34 <HAL_ADC_ConfigChannel+0x9e8>
  return __builtin_clz(value);
 8004c2c:	6a3b      	ldr	r3, [r7, #32]
 8004c2e:	fab3 f383 	clz	r3, r3
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b13      	cmp	r3, #19
 8004c36:	bf8c      	ite	hi
 8004c38:	2301      	movhi	r3, #1
 8004c3a:	2300      	movls	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d027      	beq.n	8004c92 <HAL_ADC_ConfigChannel+0xa46>
              {
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
 8004c42:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004c46:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d109      	bne.n	8004c62 <HAL_ADC_ConfigChannel+0xa16>
 8004c4e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004c52:	0e9b      	lsrs	r3, r3, #26
 8004c54:	f003 031f 	and.w	r3, r3, #31
 8004c58:	3b09      	subs	r3, #9
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	e015      	b.n	8004c8e <HAL_ADC_ConfigChannel+0xa42>
 8004c62:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004c66:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	fa93 f3a3 	rbit	r3, r3
 8004c6e:	60fb      	str	r3, [r7, #12]
  return result;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_ADC_ConfigChannel+0xa32>
    return 32U;
 8004c7a:	2320      	movs	r3, #32
 8004c7c:	e003      	b.n	8004c86 <HAL_ADC_ConfigChannel+0xa3a>
  return __builtin_clz(value);
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	fab3 f383 	clz	r3, r3
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	3b09      	subs	r3, #9
 8004c88:	2201      	movs	r2, #1
 8004c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
              }
            }
#endif /* ADC2 */
            LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, tmp_channel);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6818      	ldr	r0, [r3, #0]
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	f7fe fa68 	bl	8003174 <LL_ADC_REG_SetSequencerRanks>
          }
        }

        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6818      	ldr	r0, [r3, #0]
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	461a      	mov	r2, r3
 8004cae:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8004cb2:	f7fe fb2b 	bl	800330c <LL_ADC_SetChannelSamplingTime>
        /* internal measurement paths enable: If internal channel selected,     */
        /* enable dedicated internal buffers and path.                          */
        /* Note: these internal measurement paths can be disabled using         */
        /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
        /*       channel configuration parameter "Rank".                        */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f280 8190 	bge.w	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a97      	ldr	r2, [pc, #604]	@ (8004f24 <HAL_ADC_ConfigChannel+0xcd8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d101      	bne.n	8004cce <HAL_ADC_ConfigChannel+0xa82>
 8004cca:	4b97      	ldr	r3, [pc, #604]	@ (8004f28 <HAL_ADC_ConfigChannel+0xcdc>)
 8004ccc:	e000      	b.n	8004cd0 <HAL_ADC_ConfigChannel+0xa84>
 8004cce:	4b97      	ldr	r3, [pc, #604]	@ (8004f2c <HAL_ADC_ConfigChannel+0xce0>)
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7fe f92d 	bl	8002f30 <LL_ADC_GetCommonPathInternalCh>
 8004cd6:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* If the requested internal measurement path has already been enabled,   */
          /* bypass the configuration processing.                                   */
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a94      	ldr	r2, [pc, #592]	@ (8004f30 <HAL_ADC_ConfigChannel+0xce4>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d126      	bne.n	8004d32 <HAL_ADC_ConfigChannel+0xae6>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ce8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d120      	bne.n	8004d32 <HAL_ADC_ConfigChannel+0xae6>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a8b      	ldr	r2, [pc, #556]	@ (8004f24 <HAL_ADC_ConfigChannel+0xcd8>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d101      	bne.n	8004cfe <HAL_ADC_ConfigChannel+0xab2>
 8004cfa:	4a8b      	ldr	r2, [pc, #556]	@ (8004f28 <HAL_ADC_ConfigChannel+0xcdc>)
 8004cfc:	e000      	b.n	8004d00 <HAL_ADC_ConfigChannel+0xab4>
 8004cfe:	4a8b      	ldr	r2, [pc, #556]	@ (8004f2c <HAL_ADC_ConfigChannel+0xce0>)
 8004d00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004d08:	4619      	mov	r1, r3
 8004d0a:	4610      	mov	r0, r2
 8004d0c:	f7fe f8fd 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004d10:	4b88      	ldr	r3, [pc, #544]	@ (8004f34 <HAL_ADC_ConfigChannel+0xce8>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	099b      	lsrs	r3, r3, #6
 8004d16:	4a88      	ldr	r2, [pc, #544]	@ (8004f38 <HAL_ADC_ConfigChannel+0xcec>)
 8004d18:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1c:	099b      	lsrs	r3, r3, #6
 8004d1e:	005b      	lsls	r3, r3, #1
 8004d20:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8004d22:	e002      	b.n	8004d2a <HAL_ADC_ConfigChannel+0xade>
            {
              wait_loop_index--;
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	3b01      	subs	r3, #1
 8004d28:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1f9      	bne.n	8004d24 <HAL_ADC_ConfigChannel+0xad8>
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8004d30:	e067      	b.n	8004e02 <HAL_ADC_ConfigChannel+0xbb6>
            }
          }
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a81      	ldr	r2, [pc, #516]	@ (8004f3c <HAL_ADC_ConfigChannel+0xcf0>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d116      	bne.n	8004d6a <HAL_ADC_ConfigChannel+0xb1e>
                                                                & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d110      	bne.n	8004d6a <HAL_ADC_ConfigChannel+0xb1e>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a75      	ldr	r2, [pc, #468]	@ (8004f24 <HAL_ADC_ConfigChannel+0xcd8>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d101      	bne.n	8004d56 <HAL_ADC_ConfigChannel+0xb0a>
 8004d52:	4a75      	ldr	r2, [pc, #468]	@ (8004f28 <HAL_ADC_ConfigChannel+0xcdc>)
 8004d54:	e000      	b.n	8004d58 <HAL_ADC_ConfigChannel+0xb0c>
 8004d56:	4a75      	ldr	r2, [pc, #468]	@ (8004f2c <HAL_ADC_ConfigChannel+0xce0>)
 8004d58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d5c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d60:	4619      	mov	r1, r3
 8004d62:	4610      	mov	r0, r2
 8004d64:	f7fe f8d1 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
 8004d68:	e04b      	b.n	8004e02 <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)                                                          \
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a74      	ldr	r2, [pc, #464]	@ (8004f40 <HAL_ADC_ConfigChannel+0xcf4>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d116      	bne.n	8004da2 <HAL_ADC_ConfigChannel+0xb56>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d110      	bne.n	8004da2 <HAL_ADC_ConfigChannel+0xb56>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a67      	ldr	r2, [pc, #412]	@ (8004f24 <HAL_ADC_ConfigChannel+0xcd8>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d101      	bne.n	8004d8e <HAL_ADC_ConfigChannel+0xb42>
 8004d8a:	4a67      	ldr	r2, [pc, #412]	@ (8004f28 <HAL_ADC_ConfigChannel+0xcdc>)
 8004d8c:	e000      	b.n	8004d90 <HAL_ADC_ConfigChannel+0xb44>
 8004d8e:	4a67      	ldr	r2, [pc, #412]	@ (8004f2c <HAL_ADC_ConfigChannel+0xce0>)
 8004d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004d98:	4619      	mov	r1, r3
 8004d9a:	4610      	mov	r0, r2
 8004d9c:	f7fe f8b5 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
 8004da0:	e02f      	b.n	8004e02 <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE)                                                            \
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a67      	ldr	r2, [pc, #412]	@ (8004f44 <HAL_ADC_ConfigChannel+0xcf8>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d12a      	bne.n	8004e02 <HAL_ADC_ConfigChannel+0xbb6>
                   && ((tmp_config_internal_channel  & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004db0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d124      	bne.n	8004e02 <HAL_ADC_ConfigChannel+0xbb6>
          {
#if !defined (ADC2)
            if (ADC_VCORE_INSTANCE(hadc))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a62      	ldr	r2, [pc, #392]	@ (8004f48 <HAL_ADC_ConfigChannel+0xcfc>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d11f      	bne.n	8004e02 <HAL_ADC_ConfigChannel+0xbb6>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a57      	ldr	r2, [pc, #348]	@ (8004f24 <HAL_ADC_ConfigChannel+0xcd8>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d101      	bne.n	8004dd0 <HAL_ADC_ConfigChannel+0xb84>
 8004dcc:	4a56      	ldr	r2, [pc, #344]	@ (8004f28 <HAL_ADC_ConfigChannel+0xcdc>)
 8004dce:	e000      	b.n	8004dd2 <HAL_ADC_ConfigChannel+0xb86>
 8004dd0:	4a56      	ldr	r2, [pc, #344]	@ (8004f2c <HAL_ADC_ConfigChannel+0xce0>)
 8004dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dd6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004dda:	4619      	mov	r1, r3
 8004ddc:	4610      	mov	r0, r2
 8004dde:	f7fe f894 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
                                             LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
              if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8004de2:	f7fe f871 	bl	8002ec8 <HAL_GetREVID>
 8004de6:	4603      	mov	r3, r0
 8004de8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dec:	d809      	bhi.n	8004e02 <HAL_ADC_ConfigChannel+0xbb6>
              {
                SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0201 	orr.w	r2, r2, #1
 8004dfe:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 8004e02:	f7fe f861 	bl	8002ec8 <HAL_GetREVID>
 8004e06:	4603      	mov	r3, r0
 8004e08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e0c:	f040 80e8 	bne.w	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a4d      	ldr	r2, [pc, #308]	@ (8004f4c <HAL_ADC_ConfigChannel+0xd00>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	f040 80e2 	bne.w	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004e1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	f040 80db 	bne.w	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f042 0201 	orr.w	r2, r2, #1
 8004e3a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8004e3e:	e0cf      	b.n	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
        /* Regular sequencer configuration */
        /* Note: Case of sequencer set to fully configurable:                   */
        /*       Sequencer rank cannot be disabled, only affected to            */
        /*       another channel.                                               */
        /*       To remove a rank, use parameter 'NbrOfConversion".             */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e48:	d004      	beq.n	8004e54 <HAL_ADC_ConfigChannel+0xc08>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004e4e:	4a40      	ldr	r2, [pc, #256]	@ (8004f50 <HAL_ADC_ConfigChannel+0xd04>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d106      	bne.n	8004e62 <HAL_ADC_ConfigChannel+0xc16>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Reset the channel by disabling the corresponding bitfield.         */
          LL_ADC_REG_SetSequencerChRem(hadc->Instance, tmp_channel);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f7fe fa1c 	bl	800329a <LL_ADC_REG_SetSequencerChRem>
        }

        /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	f280 80ba 	bge.w	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a2c      	ldr	r2, [pc, #176]	@ (8004f24 <HAL_ADC_ConfigChannel+0xcd8>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d101      	bne.n	8004e7a <HAL_ADC_ConfigChannel+0xc2e>
 8004e76:	4b2c      	ldr	r3, [pc, #176]	@ (8004f28 <HAL_ADC_ConfigChannel+0xcdc>)
 8004e78:	e000      	b.n	8004e7c <HAL_ADC_ConfigChannel+0xc30>
 8004e7a:	4b2c      	ldr	r3, [pc, #176]	@ (8004f2c <HAL_ADC_ConfigChannel+0xce0>)
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f7fe f857 	bl	8002f30 <LL_ADC_GetCommonPathInternalCh>
 8004e82:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a32      	ldr	r2, [pc, #200]	@ (8004f54 <HAL_ADC_ConfigChannel+0xd08>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d110      	bne.n	8004eb2 <HAL_ADC_ConfigChannel+0xc66>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a23      	ldr	r2, [pc, #140]	@ (8004f24 <HAL_ADC_ConfigChannel+0xcd8>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d101      	bne.n	8004e9e <HAL_ADC_ConfigChannel+0xc52>
 8004e9a:	4a23      	ldr	r2, [pc, #140]	@ (8004f28 <HAL_ADC_ConfigChannel+0xcdc>)
 8004e9c:	e000      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0xc54>
 8004e9e:	4a23      	ldr	r2, [pc, #140]	@ (8004f2c <HAL_ADC_ConfigChannel+0xce0>)
 8004ea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ea4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	4610      	mov	r0, r2
 8004eac:	f7fe f82d 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
 8004eb0:	e06d      	b.n	8004f8e <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a28      	ldr	r2, [pc, #160]	@ (8004f58 <HAL_ADC_ConfigChannel+0xd0c>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d110      	bne.n	8004ede <HAL_ADC_ConfigChannel+0xc92>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a18      	ldr	r2, [pc, #96]	@ (8004f24 <HAL_ADC_ConfigChannel+0xcd8>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d101      	bne.n	8004eca <HAL_ADC_ConfigChannel+0xc7e>
 8004ec6:	4a18      	ldr	r2, [pc, #96]	@ (8004f28 <HAL_ADC_ConfigChannel+0xcdc>)
 8004ec8:	e000      	b.n	8004ecc <HAL_ADC_ConfigChannel+0xc80>
 8004eca:	4a18      	ldr	r2, [pc, #96]	@ (8004f2c <HAL_ADC_ConfigChannel+0xce0>)
 8004ecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ed0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	4610      	mov	r0, r2
 8004ed8:	f7fe f817 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
 8004edc:	e057      	b.n	8004f8e <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a17      	ldr	r2, [pc, #92]	@ (8004f40 <HAL_ADC_ConfigChannel+0xcf4>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d110      	bne.n	8004f0a <HAL_ADC_ConfigChannel+0xcbe>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a0d      	ldr	r2, [pc, #52]	@ (8004f24 <HAL_ADC_ConfigChannel+0xcd8>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d101      	bne.n	8004ef6 <HAL_ADC_ConfigChannel+0xcaa>
 8004ef2:	4a0d      	ldr	r2, [pc, #52]	@ (8004f28 <HAL_ADC_ConfigChannel+0xcdc>)
 8004ef4:	e000      	b.n	8004ef8 <HAL_ADC_ConfigChannel+0xcac>
 8004ef6:	4a0d      	ldr	r2, [pc, #52]	@ (8004f2c <HAL_ADC_ConfigChannel+0xce0>)
 8004ef8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004efc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004f00:	4619      	mov	r1, r3
 8004f02:	4610      	mov	r0, r2
 8004f04:	f7fe f801 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
 8004f08:	e041      	b.n	8004f8e <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a0d      	ldr	r2, [pc, #52]	@ (8004f44 <HAL_ADC_ConfigChannel+0xcf8>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d13c      	bne.n	8004f8e <HAL_ADC_ConfigChannel+0xd42>
          {
#if !defined (ADC2)
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a02      	ldr	r2, [pc, #8]	@ (8004f24 <HAL_ADC_ConfigChannel+0xcd8>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d11e      	bne.n	8004f5c <HAL_ADC_ConfigChannel+0xd10>
 8004f1e:	4a02      	ldr	r2, [pc, #8]	@ (8004f28 <HAL_ADC_ConfigChannel+0xcdc>)
 8004f20:	e01d      	b.n	8004f5e <HAL_ADC_ConfigChannel+0xd12>
 8004f22:	bf00      	nop
 8004f24:	42028000 	.word	0x42028000
 8004f28:	42028308 	.word	0x42028308
 8004f2c:	46021308 	.word	0x46021308
 8004f30:	b6002000 	.word	0xb6002000
 8004f34:	2000035c 	.word	0x2000035c
 8004f38:	053e2d63 	.word	0x053e2d63
 8004f3c:	ba004000 	.word	0xba004000
 8004f40:	80000001 	.word	0x80000001
 8004f44:	b2001000 	.word	0xb2001000
 8004f48:	46021000 	.word	0x46021000
 8004f4c:	d7200000 	.word	0xd7200000
 8004f50:	80000010 	.word	0x80000010
 8004f54:	ce080000 	.word	0xce080000
 8004f58:	ca040000 	.word	0xca040000
 8004f5c:	4a25      	ldr	r2, [pc, #148]	@ (8004ff4 <HAL_ADC_ConfigChannel+0xda8>)
 8004f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f62:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004f66:	4619      	mov	r1, r3
 8004f68:	4610      	mov	r0, r2
 8004f6a:	f7fd ffce 	bl	8002f0a <LL_ADC_SetCommonPathInternalCh>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8004f6e:	f7fd ffab 	bl	8002ec8 <HAL_GetREVID>
 8004f72:	4603      	mov	r3, r0
 8004f74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f78:	d809      	bhi.n	8004f8e <HAL_ADC_ConfigChannel+0xd42>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f042 0201 	orr.w	r2, r2, #1
 8004f8a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 2M silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 8004f8e:	f7fd ff9b 	bl	8002ec8 <HAL_GetREVID>
 8004f92:	4603      	mov	r3, r0
 8004f94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f98:	d122      	bne.n	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a16      	ldr	r2, [pc, #88]	@ (8004ff8 <HAL_ADC_ConfigChannel+0xdac>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d11d      	bne.n	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004fa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fa8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d117      	bne.n	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f042 0201 	orr.w	r2, r2, #1
 8004fc0:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8004fc4:	e00c      	b.n	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004fca:	f043 0220 	orr.w	r2, r3, #32
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	679a      	str	r2, [r3, #120]	@ 0x78
    tmp_hal_status = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8004fd8:	e002      	b.n	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004fda:	bf00      	nop
 8004fdc:	e000      	b.n	8004fe0 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fde:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8004fe8:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	37f0      	adds	r7, #240	@ 0xf0
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	46021308 	.word	0x46021308
 8004ff8:	d7200000 	.word	0xd7200000

08004ffc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4618      	mov	r0, r3
 800500a:	f7fe fa7d 	bl	8003508 <LL_ADC_IsEnabled>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d15a      	bne.n	80050ca <ADC_Enable+0xce>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	689a      	ldr	r2, [r3, #8]
 800501a:	4b2e      	ldr	r3, [pc, #184]	@ (80050d4 <ADC_Enable+0xd8>)
 800501c:	4013      	ands	r3, r2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00d      	beq.n	800503e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005026:	f043 0210 	orr.w	r2, r3, #16
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005032:	f043 0201 	orr.w	r2, r3, #1
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e046      	b.n	80050cc <ADC_Enable+0xd0>
    }

    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_RDY);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2201      	movs	r2, #1
 8005044:	601a      	str	r2, [r3, #0]

    LL_ADC_Enable(hadc->Instance);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4618      	mov	r0, r3
 800504c:	f7fe fa34 	bl	80034b8 <LL_ADC_Enable>

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if ((hadc->Init.LowPowerAutoPowerOff == ADC_LOW_POWER_NONE) || (hadc->Instance != ADC4))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d004      	beq.n	8005062 <ADC_Enable+0x66>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a1e      	ldr	r2, [pc, #120]	@ (80050d8 <ADC_Enable+0xdc>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d033      	beq.n	80050ca <ADC_Enable+0xce>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8005062:	f7fd ff01 	bl	8002e68 <HAL_GetTick>
 8005066:	60f8      	str	r0, [r7, #12]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
         )
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005068:	e028      	b.n	80050bc <ADC_Enable+0xc0>
              The workaround is to continue setting ADEN until ADRDY is becomes 1.
              Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
              4 ADC clock cycle duration */
          /* Note: Test of ADC enabled required due to hardware constraint to     */
          /*       not enable ADC if already enabled.                             */
          if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4618      	mov	r0, r3
 8005070:	f7fe fa4a 	bl	8003508 <LL_ADC_IsEnabled>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d104      	bne.n	8005084 <ADC_Enable+0x88>
          {
            LL_ADC_Enable(hadc->Instance);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4618      	mov	r0, r3
 8005080:	f7fe fa1a 	bl	80034b8 <LL_ADC_Enable>
          }

          if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005084:	f7fd fef0 	bl	8002e68 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	2b02      	cmp	r3, #2
 8005090:	d914      	bls.n	80050bc <ADC_Enable+0xc0>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0301 	and.w	r3, r3, #1
 800509c:	2b01      	cmp	r3, #1
 800509e:	d00d      	beq.n	80050bc <ADC_Enable+0xc0>
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050a4:	f043 0210 	orr.w	r2, r3, #16
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050b0:	f043 0201 	orr.w	r2, r3, #1
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	67da      	str	r2, [r3, #124]	@ 0x7c

              return HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e007      	b.n	80050cc <ADC_Enable+0xd0>
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d1cf      	bne.n	800506a <ADC_Enable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	8000003f 	.word	0x8000003f
 80050d8:	46021000 	.word	0x46021000

080050dc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7fe fa20 	bl	800352e <LL_ADC_IsDisableOngoing>
 80050ee:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4618      	mov	r0, r3
 80050f6:	f7fe fa07 	bl	8003508 <LL_ADC_IsEnabled>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d047      	beq.n	8005190 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d144      	bne.n	8005190 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f003 030d 	and.w	r3, r3, #13
 8005110:	2b01      	cmp	r3, #1
 8005112:	d10c      	bne.n	800512e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4618      	mov	r0, r3
 800511a:	f7fe f9e1 	bl	80034e0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2203      	movs	r2, #3
 8005124:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005126:	f7fd fe9f 	bl	8002e68 <HAL_GetTick>
 800512a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800512c:	e029      	b.n	8005182 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005132:	f043 0210 	orr.w	r2, r3, #16
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	679a      	str	r2, [r3, #120]	@ 0x78
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800513e:	f043 0201 	orr.w	r2, r3, #1
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	67da      	str	r2, [r3, #124]	@ 0x7c
      return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e023      	b.n	8005192 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800514a:	f7fd fe8d 	bl	8002e68 <HAL_GetTick>
 800514e:	4602      	mov	r2, r0
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	2b02      	cmp	r3, #2
 8005156:	d914      	bls.n	8005182 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f003 0301 	and.w	r3, r3, #1
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00d      	beq.n	8005182 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800516a:	f043 0210 	orr.w	r2, r3, #16
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005176:	f043 0201 	orr.w	r2, r3, #1
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e007      	b.n	8005192 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f003 0301 	and.w	r3, r3, #1
 800518c:	2b00      	cmp	r3, #0
 800518e:	d1dc      	bne.n	800514a <ADC_Disable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}

0800519a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800519a:	b580      	push	{r7, lr}
 800519c:	b084      	sub	sp, #16
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051a6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051ac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d14b      	bne.n	800524c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d021      	beq.n	8005212 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f7fd ffba 	bl	800314c <LL_ADC_REG_IsTriggerSourceSWStart>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d032      	beq.n	8005244 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_CONT) == 0UL)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d12b      	bne.n	8005244 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	679a      	str	r2, [r3, #120]	@ 0x78
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d11f      	bne.n	8005244 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005208:	f043 0201 	orr.w	r2, r3, #1
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	679a      	str	r2, [r3, #120]	@ 0x78
 8005210:	e018      	b.n	8005244 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT) == 0UL)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	f003 0303 	and.w	r3, r3, #3
 800521c:	2b00      	cmp	r3, #0
 800521e:	d111      	bne.n	8005244 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005224:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	679a      	str	r2, [r3, #120]	@ 0x78
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005230:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d105      	bne.n	8005244 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800523c:	f043 0201 	orr.w	r2, r3, #1
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f7fd f9eb 	bl	8002620 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800524a:	e00e      	b.n	800526a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005250:	f003 0310 	and.w	r3, r3, #16
 8005254:	2b00      	cmp	r3, #0
 8005256:	d003      	beq.n	8005260 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005258:	68f8      	ldr	r0, [r7, #12]
 800525a:	f7fe ffcf 	bl	80041fc <HAL_ADC_ErrorCallback>
}
 800525e:	e004      	b.n	800526a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005264:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	4798      	blx	r3
}
 800526a:	bf00      	nop
 800526c:	3710      	adds	r7, #16
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}

08005272 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005272:	b580      	push	{r7, lr}
 8005274:	b084      	sub	sp, #16
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800527e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005280:	68f8      	ldr	r0, [r7, #12]
 8005282:	f7fe ffa7 	bl	80041d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005286:	bf00      	nop
 8005288:	3710      	adds	r7, #16
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}

0800528e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800528e:	b580      	push	{r7, lr}
 8005290:	b084      	sub	sp, #16
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800529a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80052a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052ac:	f043 0204 	orr.w	r2, r3, #4
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f7fe ffa1 	bl	80041fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80052ba:	bf00      	nop
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
	...

080052c4 <LL_ADC_StartCalibration>:
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	6039      	str	r1, [r7, #0]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a0f      	ldr	r2, [pc, #60]	@ (8005310 <LL_ADC_StartCalibration+0x4c>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d00c      	beq.n	80052f0 <LL_ADC_StartCalibration+0x2c>
    MODIFY_REG(ADCx->CR,
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	689a      	ldr	r2, [r3, #8]
 80052da:	4b0e      	ldr	r3, [pc, #56]	@ (8005314 <LL_ADC_StartCalibration+0x50>)
 80052dc:	4013      	ands	r3, r2
 80052de:	683a      	ldr	r2, [r7, #0]
 80052e0:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 80052e4:	4313      	orrs	r3, r2
 80052e6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	609a      	str	r2, [r3, #8]
}
 80052ee:	e009      	b.n	8005304 <LL_ADC_StartCalibration+0x40>
    MODIFY_REG(ADCx->CR,  ADC_CR_BITS_PROPERTY_RS,    ADC_CR_ADCAL);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80052f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80052fc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	609a      	str	r2, [r3, #8]
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr
 8005310:	46021000 	.word	0x46021000
 8005314:	7ffeffc0 	.word	0x7ffeffc0

08005318 <LL_ADC_IsCalibrationOnGoing>:
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005328:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800532c:	d101      	bne.n	8005332 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800532e:	2301      	movs	r3, #1
 8005330:	e000      	b.n	8005334 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b08a      	sub	sp, #40	@ 0x28
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800534c:	2300      	movs	r3, #0
 800534e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  __HAL_LOCK(hadc);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8005356:	2b01      	cmp	r3, #1
 8005358:	d101      	bne.n	800535e <HAL_ADCEx_Calibration_Start+0x1e>
 800535a:	2302      	movs	r3, #2
 800535c:	e138      	b.n	80055d0 <HAL_ADCEx_Calibration_Start+0x290>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f7ff feb8 	bl	80050dc <ADC_Disable>
 800536c:	4603      	mov	r3, r0
 800536e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005372:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005376:	2b00      	cmp	r3, #0
 8005378:	f040 811e 	bne.w	80055b8 <HAL_ADCEx_Calibration_Start+0x278>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_BUSY_INTERNAL);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005380:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005384:	f023 0302 	bic.w	r3, r3, #2
 8005388:	f043 0202 	orr.w	r2, r3, #2
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hadc->Instance == ADC4)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a90      	ldr	r2, [pc, #576]	@ (80055d8 <HAL_ADCEx_Calibration_Start+0x298>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d150      	bne.n	800543c <HAL_ADCEx_Calibration_Start+0xfc>
      /* Note: Specificity of this STM32 series: Calibration factor is          */
      /*       available in data register and also transferred by DMA.          */
      /*       To not insert ADC calibration factor among ADC conversion data   */
      /*       in array variable, DMA transfer must be disabled during          */
      /*       calibration.                                                     */
      backup_setting_pwrr  = READ_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053a0:	f003 0301 	and.w	r3, r3, #1
 80053a4:	61bb      	str	r3, [r7, #24]
      backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f003 0303 	and.w	r3, r3, #3
 80053b0:	617b      	str	r3, [r7, #20]
      CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68da      	ldr	r2, [r3, #12]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f022 0203 	bic.w	r2, r2, #3
 80053c0:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f022 0201 	bic.w	r2, r2, #1
 80053d0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Start ADC calibration in mode single-ended */
      LL_ADC_StartCalibration(hadc->Instance, LL_ADC_CALIB_OFFSET);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2100      	movs	r1, #0
 80053d8:	4618      	mov	r0, r3
 80053da:	f7ff ff73 	bl	80052c4 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80053de:	e014      	b.n	800540a <HAL_ADCEx_Calibration_Start+0xca>
      {
        wait_loop_index++;
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	3301      	adds	r3, #1
 80053e4:	613b      	str	r3, [r7, #16]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	4a7c      	ldr	r2, [pc, #496]	@ (80055dc <HAL_ADCEx_Calibration_Start+0x29c>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d90d      	bls.n	800540a <HAL_ADCEx_Calibration_Start+0xca>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053f2:	f023 0312 	bic.w	r3, r3, #18
 80053f6:	f043 0210 	orr.w	r2, r3, #16
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	679a      	str	r2, [r3, #120]	@ 0x78

          __HAL_UNLOCK(hadc);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e0e2      	b.n	80055d0 <HAL_ADCEx_Calibration_Start+0x290>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4618      	mov	r0, r3
 8005410:	f7ff ff82 	bl	8005318 <LL_ADC_IsCalibrationOnGoing>
 8005414:	4603      	mov	r3, r0
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1e2      	bne.n	80053e0 <HAL_ADCEx_Calibration_Start+0xa0>
        }
      }

      /* Restore configuration after calibration */
      SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68d9      	ldr	r1, [r3, #12]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	697a      	ldr	r2, [r7, #20]
 8005426:	430a      	orrs	r2, r1
 8005428:	60da      	str	r2, [r3, #12]
      SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	69ba      	ldr	r2, [r7, #24]
 8005436:	430a      	orrs	r2, r1
 8005438:	645a      	str	r2, [r3, #68]	@ 0x44
 800543a:	e0b4      	b.n	80055a6 <HAL_ADCEx_Calibration_Start+0x266>
    }
    else /* ADC instance ADC1 or ADC2 */
    {
      /* Get device information */
      uint32_t dev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID);
 800543c:	4b68      	ldr	r3, [pc, #416]	@ (80055e0 <HAL_ADCEx_Calibration_Start+0x2a0>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005444:	623b      	str	r3, [r7, #32]
      uint32_t rev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos;
 8005446:	4b66      	ldr	r3, [pc, #408]	@ (80055e0 <HAL_ADCEx_Calibration_Start+0x2a0>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	0c1b      	lsrs	r3, r3, #16
 800544c:	b29b      	uxth	r3, r3
 800544e:	61fb      	str	r3, [r7, #28]

      /* Assess whether extended calibration is available on the selected device */
      if ((dev_id == 0x455UL) || (dev_id == 0x476UL)
 8005450:	6a3b      	ldr	r3, [r7, #32]
 8005452:	f240 4255 	movw	r2, #1109	@ 0x455
 8005456:	4293      	cmp	r3, r2
 8005458:	d012      	beq.n	8005480 <HAL_ADCEx_Calibration_Start+0x140>
 800545a:	6a3b      	ldr	r3, [r7, #32]
 800545c:	f240 4276 	movw	r2, #1142	@ 0x476
 8005460:	4293      	cmp	r3, r2
 8005462:	d00d      	beq.n	8005480 <HAL_ADCEx_Calibration_Start+0x140>
          || (((dev_id == 0x481UL) || (dev_id == 0x482UL)) && (rev_id >= 0x3000UL)))
 8005464:	6a3b      	ldr	r3, [r7, #32]
 8005466:	f240 4281 	movw	r2, #1153	@ 0x481
 800546a:	4293      	cmp	r3, r2
 800546c:	d004      	beq.n	8005478 <HAL_ADCEx_Calibration_Start+0x138>
 800546e:	6a3b      	ldr	r3, [r7, #32]
 8005470:	f240 4282 	movw	r2, #1154	@ 0x482
 8005474:	4293      	cmp	r3, r2
 8005476:	d172      	bne.n	800555e <HAL_ADCEx_Calibration_Start+0x21e>
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800547e:	d36e      	bcc.n	800555e <HAL_ADCEx_Calibration_Start+0x21e>
      {
        /* Perform extended calibration */
        /* Refer to ref manual for extended calibration procedure details */
        tmp_hal_status = ADC_Enable(hadc);
 8005480:	68f8      	ldr	r0, [r7, #12]
 8005482:	f7ff fdbb 	bl	8004ffc <ADC_Enable>
 8005486:	4603      	mov	r3, r0
 8005488:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (tmp_hal_status == HAL_OK)
 800548c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005490:	2b00      	cmp	r3, #0
 8005492:	f040 8088 	bne.w	80055a6 <HAL_ADCEx_Calibration_Start+0x266>
        {
          /* Use a Data Memory Barrier instruction to avoid synchronization issues when accessing ADC registers */
          MODIFY_REG(hadc->Instance->CR, ADC_CR_CALINDEX, 0x9UL << ADC_CR_CALINDEX_Pos);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f042 6210 	orr.w	r2, r2, #150994944	@ 0x9000000
 80054a8:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 80054aa:	f3bf 8f5f 	dmb	sy
}
 80054ae:	bf00      	nop
          __DMB();
          MODIFY_REG(hadc->Instance->CALFACT2, 0xFFFFFF00UL, 0x03021100UL);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80054b8:	b2d9      	uxtb	r1, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	4b49      	ldr	r3, [pc, #292]	@ (80055e4 <HAL_ADCEx_Calibration_Start+0x2a4>)
 80054c0:	430b      	orrs	r3, r1
 80054c2:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
  __ASM volatile ("dmb 0xF":::"memory");
 80054c6:	f3bf 8f5f 	dmb	sy
}
 80054ca:	bf00      	nop
          __DMB();
          SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80054dc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

          tmp_hal_status = ADC_Disable(hadc);
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f7ff fdfb 	bl	80050dc <ADC_Disable>
 80054e6:	4603      	mov	r3, r0
 80054e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

          if (CalibrationMode == ADC_CALIB_OFFSET_LINEARITY)
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 80054f2:	d109      	bne.n	8005508 <HAL_ADCEx_Calibration_Start+0x1c8>
          {
            MODIFY_REG(hadc->Instance->CR, ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCALLIN);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	689a      	ldr	r2, [r3, #8]
 80054fa:	4b3b      	ldr	r3, [pc, #236]	@ (80055e8 <HAL_ADCEx_Calibration_Start+0x2a8>)
 80054fc:	4013      	ands	r3, r2
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	6812      	ldr	r2, [r2, #0]
 8005502:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005506:	6093      	str	r3, [r2, #8]
          }

          MODIFY_REG(hadc->Instance->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCAL);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005512:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	6812      	ldr	r2, [r2, #0]
 800551a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800551e:	6093      	str	r3, [r2, #8]

          /* Wait for calibration completion */
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005520:	e014      	b.n	800554c <HAL_ADCEx_Calibration_Start+0x20c>
          {
            wait_loop_index++;
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	3301      	adds	r3, #1
 8005526:	613b      	str	r3, [r7, #16]
            if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	4a2c      	ldr	r2, [pc, #176]	@ (80055dc <HAL_ADCEx_Calibration_Start+0x29c>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d90d      	bls.n	800554c <HAL_ADCEx_Calibration_Start+0x20c>
            {
              /* Update ADC state machine to error */
              ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005534:	f023 0312 	bic.w	r3, r3, #18
 8005538:	f043 0210 	orr.w	r2, r3, #16
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	679a      	str	r2, [r3, #120]	@ 0x78

              __HAL_UNLOCK(hadc);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

              return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e041      	b.n	80055d0 <HAL_ADCEx_Calibration_Start+0x290>
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4618      	mov	r0, r3
 8005552:	f7ff fee1 	bl	8005318 <LL_ADC_IsCalibrationOnGoing>
 8005556:	4603      	mov	r3, r0
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1e2      	bne.n	8005522 <HAL_ADCEx_Calibration_Start+0x1e2>
        if (tmp_hal_status == HAL_OK)
 800555c:	e023      	b.n	80055a6 <HAL_ADCEx_Calibration_Start+0x266>
        }
      }
      else
      {
        /* Start ADC calibration in mode single-ended or differential */
        LL_ADC_StartCalibration(hadc->Instance, CalibrationMode);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68b9      	ldr	r1, [r7, #8]
 8005564:	4618      	mov	r0, r3
 8005566:	f7ff fead 	bl	80052c4 <LL_ADC_StartCalibration>

        /* Wait for calibration completion */
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800556a:	e014      	b.n	8005596 <HAL_ADCEx_Calibration_Start+0x256>
        {
          wait_loop_index++;
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	3301      	adds	r3, #1
 8005570:	613b      	str	r3, [r7, #16]
          if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	4a19      	ldr	r2, [pc, #100]	@ (80055dc <HAL_ADCEx_Calibration_Start+0x29c>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d90d      	bls.n	8005596 <HAL_ADCEx_Calibration_Start+0x256>
          {
            /* Update ADC state machine to error */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800557e:	f023 0312 	bic.w	r3, r3, #18
 8005582:	f043 0210 	orr.w	r2, r3, #16
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	679a      	str	r2, [r3, #120]	@ 0x78

            __HAL_UNLOCK(hadc);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

            return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e01c      	b.n	80055d0 <HAL_ADCEx_Calibration_Start+0x290>
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4618      	mov	r0, r3
 800559c:	f7ff febc 	bl	8005318 <LL_ADC_IsCalibrationOnGoing>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1e2      	bne.n	800556c <HAL_ADCEx_Calibration_Start+0x22c>
        }
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055aa:	f023 0303 	bic.w	r3, r3, #3
 80055ae:	f043 0201 	orr.w	r2, r3, #1
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	679a      	str	r2, [r3, #120]	@ 0x78
 80055b6:	e005      	b.n	80055c4 <HAL_ADCEx_Calibration_Start+0x284>
  }
  else /* ADC not disabled */
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055bc:	f043 0210 	orr.w	r2, r3, #16
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 80055cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3728      	adds	r7, #40	@ 0x28
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	46021000 	.word	0x46021000
 80055dc:	022b6b7f 	.word	0x022b6b7f
 80055e0:	e0044000 	.word	0xe0044000
 80055e4:	03021100 	.word	0x03021100
 80055e8:	7ffeffc0 	.word	0x7ffeffc0

080055ec <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800561c:	bf00      	nop
 800561e:	370c      	adds	r7, #12
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f003 0307 	and.w	r3, r3, #7
 800564a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800564c:	4b0c      	ldr	r3, [pc, #48]	@ (8005680 <__NVIC_SetPriorityGrouping+0x44>)
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005652:	68ba      	ldr	r2, [r7, #8]
 8005654:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005658:	4013      	ands	r3, r2
 800565a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005664:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005668:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800566c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800566e:	4a04      	ldr	r2, [pc, #16]	@ (8005680 <__NVIC_SetPriorityGrouping+0x44>)
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	60d3      	str	r3, [r2, #12]
}
 8005674:	bf00      	nop
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr
 8005680:	e000ed00 	.word	0xe000ed00

08005684 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005684:	b480      	push	{r7}
 8005686:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005688:	4b04      	ldr	r3, [pc, #16]	@ (800569c <__NVIC_GetPriorityGrouping+0x18>)
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	0a1b      	lsrs	r3, r3, #8
 800568e:	f003 0307 	and.w	r3, r3, #7
}
 8005692:	4618      	mov	r0, r3
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	e000ed00 	.word	0xe000ed00

080056a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	4603      	mov	r3, r0
 80056a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	db0b      	blt.n	80056ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056b2:	79fb      	ldrb	r3, [r7, #7]
 80056b4:	f003 021f 	and.w	r2, r3, #31
 80056b8:	4907      	ldr	r1, [pc, #28]	@ (80056d8 <__NVIC_EnableIRQ+0x38>)
 80056ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056be:	095b      	lsrs	r3, r3, #5
 80056c0:	2001      	movs	r0, #1
 80056c2:	fa00 f202 	lsl.w	r2, r0, r2
 80056c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80056ca:	bf00      	nop
 80056cc:	370c      	adds	r7, #12
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop
 80056d8:	e000e100 	.word	0xe000e100

080056dc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	4603      	mov	r3, r0
 80056e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	db12      	blt.n	8005714 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056ee:	79fb      	ldrb	r3, [r7, #7]
 80056f0:	f003 021f 	and.w	r2, r3, #31
 80056f4:	490a      	ldr	r1, [pc, #40]	@ (8005720 <__NVIC_DisableIRQ+0x44>)
 80056f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056fa:	095b      	lsrs	r3, r3, #5
 80056fc:	2001      	movs	r0, #1
 80056fe:	fa00 f202 	lsl.w	r2, r0, r2
 8005702:	3320      	adds	r3, #32
 8005704:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005708:	f3bf 8f4f 	dsb	sy
}
 800570c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800570e:	f3bf 8f6f 	isb	sy
}
 8005712:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005714:	bf00      	nop
 8005716:	370c      	adds	r7, #12
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr
 8005720:	e000e100 	.word	0xe000e100

08005724 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	4603      	mov	r3, r0
 800572c:	6039      	str	r1, [r7, #0]
 800572e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005734:	2b00      	cmp	r3, #0
 8005736:	db0a      	blt.n	800574e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	b2da      	uxtb	r2, r3
 800573c:	490c      	ldr	r1, [pc, #48]	@ (8005770 <__NVIC_SetPriority+0x4c>)
 800573e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005742:	0112      	lsls	r2, r2, #4
 8005744:	b2d2      	uxtb	r2, r2
 8005746:	440b      	add	r3, r1
 8005748:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800574c:	e00a      	b.n	8005764 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	b2da      	uxtb	r2, r3
 8005752:	4908      	ldr	r1, [pc, #32]	@ (8005774 <__NVIC_SetPriority+0x50>)
 8005754:	79fb      	ldrb	r3, [r7, #7]
 8005756:	f003 030f 	and.w	r3, r3, #15
 800575a:	3b04      	subs	r3, #4
 800575c:	0112      	lsls	r2, r2, #4
 800575e:	b2d2      	uxtb	r2, r2
 8005760:	440b      	add	r3, r1
 8005762:	761a      	strb	r2, [r3, #24]
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr
 8005770:	e000e100 	.word	0xe000e100
 8005774:	e000ed00 	.word	0xe000ed00

08005778 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005778:	b480      	push	{r7}
 800577a:	b089      	sub	sp, #36	@ 0x24
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f003 0307 	and.w	r3, r3, #7
 800578a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	f1c3 0307 	rsb	r3, r3, #7
 8005792:	2b04      	cmp	r3, #4
 8005794:	bf28      	it	cs
 8005796:	2304      	movcs	r3, #4
 8005798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	3304      	adds	r3, #4
 800579e:	2b06      	cmp	r3, #6
 80057a0:	d902      	bls.n	80057a8 <NVIC_EncodePriority+0x30>
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	3b03      	subs	r3, #3
 80057a6:	e000      	b.n	80057aa <NVIC_EncodePriority+0x32>
 80057a8:	2300      	movs	r3, #0
 80057aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057ac:	f04f 32ff 	mov.w	r2, #4294967295
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	fa02 f303 	lsl.w	r3, r2, r3
 80057b6:	43da      	mvns	r2, r3
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	401a      	ands	r2, r3
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80057c0:	f04f 31ff 	mov.w	r1, #4294967295
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	fa01 f303 	lsl.w	r3, r1, r3
 80057ca:	43d9      	mvns	r1, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057d0:	4313      	orrs	r3, r2
         );
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3724      	adds	r7, #36	@ 0x24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr

080057de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057de:	b580      	push	{r7, lr}
 80057e0:	b082      	sub	sp, #8
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7ff ff28 	bl	800563c <__NVIC_SetPriorityGrouping>
}
 80057ec:	bf00      	nop
 80057ee:	3708      	adds	r7, #8
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b086      	sub	sp, #24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	4603      	mov	r3, r0
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	607a      	str	r2, [r7, #4]
 8005800:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005802:	f7ff ff3f 	bl	8005684 <__NVIC_GetPriorityGrouping>
 8005806:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	68b9      	ldr	r1, [r7, #8]
 800580c:	6978      	ldr	r0, [r7, #20]
 800580e:	f7ff ffb3 	bl	8005778 <NVIC_EncodePriority>
 8005812:	4602      	mov	r2, r0
 8005814:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005818:	4611      	mov	r1, r2
 800581a:	4618      	mov	r0, r3
 800581c:	f7ff ff82 	bl	8005724 <__NVIC_SetPriority>
}
 8005820:	bf00      	nop
 8005822:	3718      	adds	r7, #24
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	4603      	mov	r3, r0
 8005830:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005836:	4618      	mov	r0, r3
 8005838:	f7ff ff32 	bl	80056a0 <__NVIC_EnableIRQ>
}
 800583c:	bf00      	nop
 800583e:	3708      	adds	r7, #8
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	af00      	add	r7, sp, #0
 800584a:	4603      	mov	r3, r0
 800584c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800584e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005852:	4618      	mov	r0, r3
 8005854:	f7ff ff42 	bl	80056dc <__NVIC_DisableIRQ>
}
 8005858:	bf00      	nop
 800585a:	3708      	adds	r7, #8
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	3b01      	subs	r3, #1
 800586c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005870:	d301      	bcc.n	8005876 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8005872:	2301      	movs	r3, #1
 8005874:	e00d      	b.n	8005892 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8005876:	4a0a      	ldr	r2, [pc, #40]	@ (80058a0 <HAL_SYSTICK_Config+0x40>)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	3b01      	subs	r3, #1
 800587c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800587e:	4b08      	ldr	r3, [pc, #32]	@ (80058a0 <HAL_SYSTICK_Config+0x40>)
 8005880:	2200      	movs	r2, #0
 8005882:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8005884:	4b06      	ldr	r3, [pc, #24]	@ (80058a0 <HAL_SYSTICK_Config+0x40>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a05      	ldr	r2, [pc, #20]	@ (80058a0 <HAL_SYSTICK_Config+0x40>)
 800588a:	f043 0303 	orr.w	r3, r3, #3
 800588e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	370c      	adds	r7, #12
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	e000e010 	.word	0xe000e010

080058a4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b04      	cmp	r3, #4
 80058b0:	d844      	bhi.n	800593c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80058b2:	a201      	add	r2, pc, #4	@ (adr r2, 80058b8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80058b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b8:	080058db 	.word	0x080058db
 80058bc:	080058f9 	.word	0x080058f9
 80058c0:	0800591b 	.word	0x0800591b
 80058c4:	0800593d 	.word	0x0800593d
 80058c8:	080058cd 	.word	0x080058cd
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80058cc:	4b1f      	ldr	r3, [pc, #124]	@ (800594c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a1e      	ldr	r2, [pc, #120]	@ (800594c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80058d2:	f043 0304 	orr.w	r3, r3, #4
 80058d6:	6013      	str	r3, [r2, #0]
      break;
 80058d8:	e031      	b.n	800593e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80058da:	4b1c      	ldr	r3, [pc, #112]	@ (800594c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a1b      	ldr	r2, [pc, #108]	@ (800594c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80058e0:	f023 0304 	bic.w	r3, r3, #4
 80058e4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80058e6:	4b1a      	ldr	r3, [pc, #104]	@ (8005950 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80058e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058ec:	4a18      	ldr	r2, [pc, #96]	@ (8005950 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80058ee:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80058f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80058f6:	e022      	b.n	800593e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80058f8:	4b14      	ldr	r3, [pc, #80]	@ (800594c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a13      	ldr	r2, [pc, #76]	@ (800594c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80058fe:	f023 0304 	bic.w	r3, r3, #4
 8005902:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8005904:	4b12      	ldr	r3, [pc, #72]	@ (8005950 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800590a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800590e:	4a10      	ldr	r2, [pc, #64]	@ (8005950 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005910:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005914:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8005918:	e011      	b.n	800593e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800591a:	4b0c      	ldr	r3, [pc, #48]	@ (800594c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a0b      	ldr	r2, [pc, #44]	@ (800594c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005920:	f023 0304 	bic.w	r3, r3, #4
 8005924:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8005926:	4b0a      	ldr	r3, [pc, #40]	@ (8005950 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005928:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800592c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005930:	4a07      	ldr	r2, [pc, #28]	@ (8005950 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005932:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005936:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800593a:	e000      	b.n	800593e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800593c:	bf00      	nop
  }
}
 800593e:	bf00      	nop
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	e000e010 	.word	0xe000e010
 8005950:	46020c00 	.word	0x46020c00

08005954 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800595a:	4b19      	ldr	r3, [pc, #100]	@ (80059c0 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0304 	and.w	r3, r3, #4
 8005962:	2b00      	cmp	r3, #0
 8005964:	d002      	beq.n	800596c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8005966:	2304      	movs	r3, #4
 8005968:	607b      	str	r3, [r7, #4]
 800596a:	e021      	b.n	80059b0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 800596c:	4b15      	ldr	r3, [pc, #84]	@ (80059c4 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 800596e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005972:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005976:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800597e:	d011      	beq.n	80059a4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005986:	d810      	bhi.n	80059aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d004      	beq.n	8005998 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005994:	d003      	beq.n	800599e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8005996:	e008      	b.n	80059aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8005998:	2300      	movs	r3, #0
 800599a:	607b      	str	r3, [r7, #4]
        break;
 800599c:	e008      	b.n	80059b0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800599e:	2301      	movs	r3, #1
 80059a0:	607b      	str	r3, [r7, #4]
        break;
 80059a2:	e005      	b.n	80059b0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80059a4:	2302      	movs	r3, #2
 80059a6:	607b      	str	r3, [r7, #4]
        break;
 80059a8:	e002      	b.n	80059b0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80059aa:	2300      	movs	r3, #0
 80059ac:	607b      	str	r3, [r7, #4]
        break;
 80059ae:	bf00      	nop
    }
  }
  return systick_source;
 80059b0:	687b      	ldr	r3, [r7, #4]
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	370c      	adds	r7, #12
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	e000e010 	.word	0xe000e010
 80059c4:	46020c00 	.word	0x46020c00

080059c8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b082      	sub	sp, #8
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d101      	bne.n	80059da <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e014      	b.n	8005a04 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	791b      	ldrb	r3, [r3, #4]
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d105      	bne.n	80059f0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7fc ff3e 	bl	800286c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2202      	movs	r2, #2
 80059f4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3708      	adds	r7, #8
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d101      	bne.n	8005a20 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e056      	b.n	8005ace <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	795b      	ldrb	r3, [r3, #5]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d101      	bne.n	8005a2c <HAL_DAC_Start+0x20>
 8005a28:	2302      	movs	r3, #2
 8005a2a:	e050      	b.n	8005ace <HAL_DAC_Start+0xc2>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2202      	movs	r2, #2
 8005a36:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	6819      	ldr	r1, [r3, #0]
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	f003 0310 	and.w	r3, r3, #16
 8005a44:	2201      	movs	r2, #1
 8005a46:	409a      	lsls	r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a50:	4b22      	ldr	r3, [pc, #136]	@ (8005adc <HAL_DAC_Start+0xd0>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	099b      	lsrs	r3, r3, #6
 8005a56:	4a22      	ldr	r2, [pc, #136]	@ (8005ae0 <HAL_DAC_Start+0xd4>)
 8005a58:	fba2 2303 	umull	r2, r3, r2, r3
 8005a5c:	099b      	lsrs	r3, r3, #6
 8005a5e:	3301      	adds	r3, #1
 8005a60:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005a62:	e002      	b.n	8005a6a <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	3b01      	subs	r3, #1
 8005a68:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d1f9      	bne.n	8005a64 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d10f      	bne.n	8005a96 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d11d      	bne.n	8005ac0 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	685a      	ldr	r2, [r3, #4]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0201 	orr.w	r2, r2, #1
 8005a92:	605a      	str	r2, [r3, #4]
 8005a94:	e014      	b.n	8005ac0 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	f003 0310 	and.w	r3, r3, #16
 8005aa6:	2102      	movs	r1, #2
 8005aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d107      	bne.n	8005ac0 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f042 0202 	orr.w	r2, r2, #2
 8005abe:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3714      	adds	r7, #20
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	2000035c 	.word	0x2000035c
 8005ae0:	053e2d63 	.word	0x053e2d63

08005ae4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b087      	sub	sp, #28
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	607a      	str	r2, [r7, #4]
 8005af0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005af2:	2300      	movs	r3, #0
 8005af4:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e018      	b.n	8005b32 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d105      	bne.n	8005b1e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005b12:	697a      	ldr	r2, [r7, #20]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4413      	add	r3, r2
 8005b18:	3308      	adds	r3, #8
 8005b1a:	617b      	str	r3, [r7, #20]
 8005b1c:	e004      	b.n	8005b28 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4413      	add	r3, r2
 8005b24:	3314      	adds	r3, #20
 8005b26:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	371c      	adds	r7, #28
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr
	...

08005b40 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b08a      	sub	sp, #40	@ 0x28
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d002      	beq.n	8005b5c <HAL_DAC_ConfigChannel+0x1c>
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d101      	bne.n	8005b60 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e187      	b.n	8005e70 <HAL_DAC_ConfigChannel+0x330>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	795b      	ldrb	r3, [r3, #5]
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d101      	bne.n	8005b72 <HAL_DAC_ConfigChannel+0x32>
 8005b6e:	2302      	movs	r3, #2
 8005b70:	e17e      	b.n	8005e70 <HAL_DAC_ConfigChannel+0x330>
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2201      	movs	r2, #1
 8005b76:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	2b04      	cmp	r3, #4
 8005b84:	d17a      	bne.n	8005c7c <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005b86:	f7fd f96f 	bl	8002e68 <HAL_GetTick>
 8005b8a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d13d      	bne.n	8005c0e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b92:	e018      	b.n	8005bc6 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005b94:	f7fd f968 	bl	8002e68 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d911      	bls.n	8005bc6 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ba8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00a      	beq.n	8005bc6 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	691b      	ldr	r3, [r3, #16]
 8005bb4:	f043 0208 	orr.w	r2, r3, #8
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2203      	movs	r2, #3
 8005bc0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e154      	b.n	8005e70 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1df      	bne.n	8005b94 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005bdc:	641a      	str	r2, [r3, #64]	@ 0x40
 8005bde:	e020      	b.n	8005c22 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005be0:	f7fd f942 	bl	8002e68 <HAL_GetTick>
 8005be4:	4602      	mov	r2, r0
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d90f      	bls.n	8005c0e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	da0a      	bge.n	8005c0e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	691b      	ldr	r3, [r3, #16]
 8005bfc:	f043 0208 	orr.w	r2, r3, #8
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2203      	movs	r2, #3
 8005c08:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	e130      	b.n	8005e70 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	dbe3      	blt.n	8005be0 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c20:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f003 0310 	and.w	r3, r3, #16
 8005c2e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005c32:	fa01 f303 	lsl.w	r3, r1, r3
 8005c36:	43db      	mvns	r3, r3
 8005c38:	ea02 0103 	and.w	r1, r2, r3
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f003 0310 	and.w	r3, r3, #16
 8005c46:	409a      	lsls	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f003 0310 	and.w	r3, r3, #16
 8005c5c:	21ff      	movs	r1, #255	@ 0xff
 8005c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c62:	43db      	mvns	r3, r3
 8005c64:	ea02 0103 	and.w	r1, r2, r3
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f003 0310 	and.w	r3, r3, #16
 8005c72:	409a      	lsls	r2, r3
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  /* Autonomous mode configuration */
  MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->DAC_AutonomousMode);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c82:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	685a      	ldr	r2, [r3, #4]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	655a      	str	r2, [r3, #84]	@ 0x54

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	69db      	ldr	r3, [r3, #28]
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d11d      	bne.n	8005cd6 <HAL_DAC_ConfigChannel+0x196>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f003 0310 	and.w	r3, r3, #16
 8005ca8:	221f      	movs	r2, #31
 8005caa:	fa02 f303 	lsl.w	r3, r2, r3
 8005cae:	43db      	mvns	r3, r3
 8005cb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
 8005cba:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f003 0310 	and.w	r3, r3, #16
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cd4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cdc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f003 0310 	and.w	r3, r3, #16
 8005ce4:	2207      	movs	r2, #7
 8005ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cea:	43db      	mvns	r3, r3
 8005cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cee:	4013      	ands	r3, r2
 8005cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d102      	bne.n	8005d00 <HAL_DAC_ConfigChannel+0x1c0>
  {
    connectOnChip = 0x00000000UL;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	623b      	str	r3, [r7, #32]
 8005cfe:	e00f      	b.n	8005d20 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d102      	bne.n	8005d0e <HAL_DAC_ConfigChannel+0x1ce>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	623b      	str	r3, [r7, #32]
 8005d0c:	e008      	b.n	8005d20 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d102      	bne.n	8005d1c <HAL_DAC_ConfigChannel+0x1dc>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005d16:	2301      	movs	r3, #1
 8005d18:	623b      	str	r3, [r7, #32]
 8005d1a:	e001      	b.n	8005d20 <HAL_DAC_ConfigChannel+0x1e0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	68da      	ldr	r2, [r3, #12]
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	695b      	ldr	r3, [r3, #20]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	6a3a      	ldr	r2, [r7, #32]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f003 0310 	and.w	r3, r3, #16
 8005d36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3e:	43db      	mvns	r3, r3
 8005d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d42:	4013      	ands	r3, r2
 8005d44:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	7a1b      	ldrb	r3, [r3, #8]
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d102      	bne.n	8005d54 <HAL_DAC_ConfigChannel+0x214>
 8005d4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005d52:	e000      	b.n	8005d56 <HAL_DAC_ConfigChannel+0x216>
 8005d54:	2300      	movs	r3, #0
 8005d56:	697a      	ldr	r2, [r7, #20]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f003 0310 	and.w	r3, r3, #16
 8005d62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d66:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6a:	43db      	mvns	r3, r3
 8005d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d6e:	4013      	ands	r3, r2
 8005d70:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	7a5b      	ldrb	r3, [r3, #9]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d102      	bne.n	8005d80 <HAL_DAC_ConfigChannel+0x240>
 8005d7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005d7e:	e000      	b.n	8005d82 <HAL_DAC_ConfigChannel+0x242>
 8005d80:	2300      	movs	r3, #0
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d114      	bne.n	8005dc2 <HAL_DAC_ConfigChannel+0x282>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005d98:	f003 fa38 	bl	800920c <HAL_RCC_GetHCLKFreq>
 8005d9c:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	4a35      	ldr	r2, [pc, #212]	@ (8005e78 <HAL_DAC_ConfigChannel+0x338>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d904      	bls.n	8005db0 <HAL_DAC_ConfigChannel+0x270>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dac:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dae:	e00f      	b.n	8005dd0 <HAL_DAC_ConfigChannel+0x290>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	4a32      	ldr	r2, [pc, #200]	@ (8005e7c <HAL_DAC_ConfigChannel+0x33c>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d90a      	bls.n	8005dce <HAL_DAC_ConfigChannel+0x28e>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005dbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dc0:	e006      	b.n	8005dd0 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dcc:	e000      	b.n	8005dd0 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005dce:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f003 0310 	and.w	r3, r3, #16
 8005dd6:	697a      	ldr	r2, [r7, #20]
 8005dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dde:	4313      	orrs	r3, r2
 8005de0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	6819      	ldr	r1, [r3, #0]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f003 0310 	and.w	r3, r3, #16
 8005df6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfe:	43da      	mvns	r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	400a      	ands	r2, r1
 8005e06:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f003 0310 	and.w	r3, r3, #16
 8005e16:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e1e:	43db      	mvns	r3, r3
 8005e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e22:	4013      	ands	r3, r2
 8005e24:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f003 0310 	and.w	r3, r3, #16
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	fa02 f303 	lsl.w	r3, r2, r3
 8005e38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e44:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	6819      	ldr	r1, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f003 0310 	and.w	r3, r3, #16
 8005e52:	22c0      	movs	r2, #192	@ 0xc0
 8005e54:	fa02 f303 	lsl.w	r3, r2, r3
 8005e58:	43da      	mvns	r2, r3
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	400a      	ands	r2, r1
 8005e60:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2201      	movs	r2, #1
 8005e66:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005e6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3728      	adds	r7, #40	@ 0x28
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	09896800 	.word	0x09896800
 8005e7c:	04c4b400 	.word	0x04c4b400

08005e80 <HAL_DACEx_SetConfigAutonomousMode>:
  * @param sConfig pointer to Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_SetConfigAutonomousMode(DAC_HandleTypeDef *hdac,
                                                    const DAC_AutonomousModeConfTypeDef *sConfig)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle and autonomous mode configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <HAL_DACEx_SetConfigAutonomousMode+0x16>
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_DACEx_SetConfigAutonomousMode+0x1a>
  {
    return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e024      	b.n	8005ee4 <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }

  assert_param(IS_DAC_AUTONOMOUS(sConfig->AutonomousModeState));

  if (hdac->State == HAL_DAC_STATE_READY)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	791b      	ldrb	r3, [r3, #4]
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d11e      	bne.n	8005ee2 <HAL_DACEx_SetConfigAutonomousMode+0x62>
  {
    /* Process Locked */
    __HAL_LOCK(hdac);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	795b      	ldrb	r3, [r3, #5]
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d101      	bne.n	8005eb0 <HAL_DACEx_SetConfigAutonomousMode+0x30>
 8005eac:	2302      	movs	r3, #2
 8005eae:	e019      	b.n	8005ee4 <HAL_DACEx_SetConfigAutonomousMode+0x64>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	715a      	strb	r2, [r3, #5]

    hdac->State = HAL_DAC_STATE_BUSY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2202      	movs	r2, #2
 8005eba:	711a      	strb	r2, [r3, #4]

    /* NOTE: The set/reset of the bit automode in the AUTOCR
             register is for both dac_channel1 and dac_channel2 */

    /* Update the AUTOCR register */
    MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->AutonomousModeState);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec2:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Update the DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	711a      	strb	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdac);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	715a      	strb	r2, [r3, #5]

    return HAL_OK;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	e000      	b.n	8005ee4 <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }
  else
  {
    return HAL_BUSY;
 8005ee2:	2302      	movs	r3, #2
  }
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8005ef8:	f7fc ffb6 	bl	8002e68 <HAL_GetTick>
 8005efc:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d101      	bne.n	8005f08 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e0f0      	b.n	80060ea <HAL_DMA_Init+0x1fa>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a79      	ldr	r2, [pc, #484]	@ (80060f4 <HAL_DMA_Init+0x204>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	f000 809f 	beq.w	8006052 <HAL_DMA_Init+0x162>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a77      	ldr	r2, [pc, #476]	@ (80060f8 <HAL_DMA_Init+0x208>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	f000 8099 	beq.w	8006052 <HAL_DMA_Init+0x162>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a75      	ldr	r2, [pc, #468]	@ (80060fc <HAL_DMA_Init+0x20c>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	f000 8093 	beq.w	8006052 <HAL_DMA_Init+0x162>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a73      	ldr	r2, [pc, #460]	@ (8006100 <HAL_DMA_Init+0x210>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	f000 808d 	beq.w	8006052 <HAL_DMA_Init+0x162>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a71      	ldr	r2, [pc, #452]	@ (8006104 <HAL_DMA_Init+0x214>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	f000 8087 	beq.w	8006052 <HAL_DMA_Init+0x162>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a6f      	ldr	r2, [pc, #444]	@ (8006108 <HAL_DMA_Init+0x218>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	f000 8081 	beq.w	8006052 <HAL_DMA_Init+0x162>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a6d      	ldr	r2, [pc, #436]	@ (800610c <HAL_DMA_Init+0x21c>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d07b      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a6c      	ldr	r2, [pc, #432]	@ (8006110 <HAL_DMA_Init+0x220>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d076      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a6a      	ldr	r2, [pc, #424]	@ (8006114 <HAL_DMA_Init+0x224>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d071      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a69      	ldr	r2, [pc, #420]	@ (8006118 <HAL_DMA_Init+0x228>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d06c      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a67      	ldr	r2, [pc, #412]	@ (800611c <HAL_DMA_Init+0x22c>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d067      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a66      	ldr	r2, [pc, #408]	@ (8006120 <HAL_DMA_Init+0x230>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d062      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a64      	ldr	r2, [pc, #400]	@ (8006124 <HAL_DMA_Init+0x234>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d05d      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a63      	ldr	r2, [pc, #396]	@ (8006128 <HAL_DMA_Init+0x238>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d058      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a61      	ldr	r2, [pc, #388]	@ (800612c <HAL_DMA_Init+0x23c>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d053      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a60      	ldr	r2, [pc, #384]	@ (8006130 <HAL_DMA_Init+0x240>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d04e      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a5e      	ldr	r2, [pc, #376]	@ (8006134 <HAL_DMA_Init+0x244>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d049      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a5d      	ldr	r2, [pc, #372]	@ (8006138 <HAL_DMA_Init+0x248>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d044      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a5b      	ldr	r2, [pc, #364]	@ (800613c <HAL_DMA_Init+0x24c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d03f      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a5a      	ldr	r2, [pc, #360]	@ (8006140 <HAL_DMA_Init+0x250>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d03a      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a58      	ldr	r2, [pc, #352]	@ (8006144 <HAL_DMA_Init+0x254>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d035      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a57      	ldr	r2, [pc, #348]	@ (8006148 <HAL_DMA_Init+0x258>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d030      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a55      	ldr	r2, [pc, #340]	@ (800614c <HAL_DMA_Init+0x25c>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d02b      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a54      	ldr	r2, [pc, #336]	@ (8006150 <HAL_DMA_Init+0x260>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d026      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a52      	ldr	r2, [pc, #328]	@ (8006154 <HAL_DMA_Init+0x264>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d021      	beq.n	8006052 <HAL_DMA_Init+0x162>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a51      	ldr	r2, [pc, #324]	@ (8006158 <HAL_DMA_Init+0x268>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d01c      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a4f      	ldr	r2, [pc, #316]	@ (800615c <HAL_DMA_Init+0x26c>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d017      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a4e      	ldr	r2, [pc, #312]	@ (8006160 <HAL_DMA_Init+0x270>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d012      	beq.n	8006052 <HAL_DMA_Init+0x162>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a4c      	ldr	r2, [pc, #304]	@ (8006164 <HAL_DMA_Init+0x274>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d00d      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a4b      	ldr	r2, [pc, #300]	@ (8006168 <HAL_DMA_Init+0x278>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d008      	beq.n	8006052 <HAL_DMA_Init+0x162>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a49      	ldr	r2, [pc, #292]	@ (800616c <HAL_DMA_Init+0x27c>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d003      	beq.n	8006052 <HAL_DMA_Init+0x162>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a48      	ldr	r2, [pc, #288]	@ (8006170 <HAL_DMA_Init+0x280>)
 8006050:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10e      	bne.n	8006084 <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2202      	movs	r2, #2
 8006088:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	695a      	ldr	r2, [r3, #20]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f042 0206 	orr.w	r2, r2, #6
 800609a:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800609c:	e00f      	b.n	80060be <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800609e:	f7fc fee3 	bl	8002e68 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	2b05      	cmp	r3, #5
 80060aa:	d908      	bls.n	80060be <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2210      	movs	r2, #16
 80060b0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2203      	movs	r2, #3
 80060b6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e015      	b.n	80060ea <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	695b      	ldr	r3, [r3, #20]
 80060c4:	f003 0301 	and.w	r3, r3, #1
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d1e8      	bne.n	800609e <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 fa9d 	bl	800660c <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop
 80060f4:	40020050 	.word	0x40020050
 80060f8:	50020050 	.word	0x50020050
 80060fc:	400200d0 	.word	0x400200d0
 8006100:	500200d0 	.word	0x500200d0
 8006104:	40020150 	.word	0x40020150
 8006108:	50020150 	.word	0x50020150
 800610c:	400201d0 	.word	0x400201d0
 8006110:	500201d0 	.word	0x500201d0
 8006114:	40020250 	.word	0x40020250
 8006118:	50020250 	.word	0x50020250
 800611c:	400202d0 	.word	0x400202d0
 8006120:	500202d0 	.word	0x500202d0
 8006124:	40020350 	.word	0x40020350
 8006128:	50020350 	.word	0x50020350
 800612c:	400203d0 	.word	0x400203d0
 8006130:	500203d0 	.word	0x500203d0
 8006134:	40020450 	.word	0x40020450
 8006138:	50020450 	.word	0x50020450
 800613c:	400204d0 	.word	0x400204d0
 8006140:	500204d0 	.word	0x500204d0
 8006144:	40020550 	.word	0x40020550
 8006148:	50020550 	.word	0x50020550
 800614c:	400205d0 	.word	0x400205d0
 8006150:	500205d0 	.word	0x500205d0
 8006154:	40020650 	.word	0x40020650
 8006158:	50020650 	.word	0x50020650
 800615c:	400206d0 	.word	0x400206d0
 8006160:	500206d0 	.word	0x500206d0
 8006164:	40020750 	.word	0x40020750
 8006168:	50020750 	.word	0x50020750
 800616c:	400207d0 	.word	0x400207d0
 8006170:	500207d0 	.word	0x500207d0

08006174 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
 8006180:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d101      	bne.n	800618c <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e04f      	b.n	800622c <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006192:	2b01      	cmp	r3, #1
 8006194:	d101      	bne.n	800619a <HAL_DMA_Start_IT+0x26>
 8006196:	2302      	movs	r3, #2
 8006198:	e048      	b.n	800622c <HAL_DMA_Start_IT+0xb8>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d136      	bne.n	800621c <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2202      	movs	r2, #2
 80061b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	68b9      	ldr	r1, [r7, #8]
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f000 f9fc 	bl	80065c0 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	695a      	ldr	r2, [r3, #20]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80061d6:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d007      	beq.n	80061f0 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	695a      	ldr	r2, [r3, #20]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061ee:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d007      	beq.n	8006208 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	695a      	ldr	r2, [r3, #20]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006206:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	695a      	ldr	r2, [r3, #20]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f042 0201 	orr.w	r2, r2, #1
 8006216:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8006218:	2300      	movs	r3, #0
 800621a:	e007      	b.n	800622c <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2240      	movs	r2, #64	@ 0x40
 8006220:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
}
 800622c:	4618      	mov	r0, r3
 800622e:	3710      	adds	r7, #16
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}

08006234 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d101      	bne.n	8006246 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e019      	b.n	800627a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800624c:	b2db      	uxtb	r3, r3
 800624e:	2b02      	cmp	r3, #2
 8006250:	d004      	beq.n	800625c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2220      	movs	r2, #32
 8006256:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e00e      	b.n	800627a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2204      	movs	r2, #4
 8006260:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	6812      	ldr	r2, [r2, #0]
 800626e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006272:	f043 0304 	orr.w	r3, r3, #4
 8006276:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8006278:	2300      	movs	r3, #0
}
 800627a:	4618      	mov	r0, r3
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr

08006286 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b086      	sub	sp, #24
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8006296:	f023 030f 	bic.w	r3, r3, #15
 800629a:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062a4:	3b50      	subs	r3, #80	@ 0x50
 80062a6:	09db      	lsrs	r3, r3, #7
 80062a8:	f003 031f 	and.w	r3, r3, #31
 80062ac:	2201      	movs	r2, #1
 80062ae:	fa02 f303 	lsl.w	r3, r2, r3
 80062b2:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	693a      	ldr	r2, [r7, #16]
 80062ba:	4013      	ands	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	f000 813b 	beq.w	800653c <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d011      	beq.n	80062f8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	695b      	ldr	r3, [r3, #20]
 80062da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00a      	beq.n	80062f8 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80062ea:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062f0:	f043 0201 	orr.w	r2, r3, #1
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006302:	2b00      	cmp	r3, #0
 8006304:	d011      	beq.n	800632a <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	695b      	ldr	r3, [r3, #20]
 800630c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006310:	2b00      	cmp	r3, #0
 8006312:	d00a      	beq.n	800632a <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800631c:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006322:	f043 0202 	orr.w	r2, r3, #2
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006334:	2b00      	cmp	r3, #0
 8006336:	d011      	beq.n	800635c <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00a      	beq.n	800635c <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800634e:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006354:	f043 0204 	orr.w	r2, r3, #4
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d011      	beq.n	800638e <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	695b      	ldr	r3, [r3, #20]
 8006370:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00a      	beq.n	800638e <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006380:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006386:	f043 0208 	orr.w	r2, r3, #8
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	691b      	ldr	r3, [r3, #16]
 8006394:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006398:	2b00      	cmp	r3, #0
 800639a:	d013      	beq.n	80063c4 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00c      	beq.n	80063c4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063b2:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d003      	beq.n	80063c4 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d04c      	beq.n	800646c <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	695b      	ldr	r3, [r3, #20]
 80063d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d045      	beq.n	800646c <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80063e8:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b04      	cmp	r3, #4
 80063f4:	d12e      	bne.n	8006454 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	695a      	ldr	r2, [r3, #20]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006404:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	695a      	ldr	r2, [r3, #20]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f042 0202 	orr.w	r2, r2, #2
 8006414:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006426:	2b00      	cmp	r3, #0
 8006428:	d007      	beq.n	800643a <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800642e:	2201      	movs	r2, #1
 8006430:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	2200      	movs	r2, #0
 8006438:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006446:	2b00      	cmp	r3, #0
 8006448:	d07a      	beq.n	8006540 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	4798      	blx	r3
        }

        return;
 8006452:	e075      	b.n	8006540 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2205      	movs	r2, #5
 8006458:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006460:	2b00      	cmp	r3, #0
 8006462:	d003      	beq.n	800646c <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006476:	2b00      	cmp	r3, #0
 8006478:	d039      	beq.n	80064ee <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006484:	2b00      	cmp	r3, #0
 8006486:	d032      	beq.n	80064ee <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800648c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006490:	2b00      	cmp	r3, #0
 8006492:	d012      	beq.n	80064ba <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800649a:	2b00      	cmp	r3, #0
 800649c:	d116      	bne.n	80064cc <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d111      	bne.n	80064cc <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064b4:	2201      	movs	r2, #1
 80064b6:	731a      	strb	r2, [r3, #12]
 80064b8:	e008      	b.n	80064cc <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d103      	bne.n	80064cc <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2201      	movs	r2, #1
 80064c8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80064d4:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d003      	beq.n	80064ee <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d025      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	695a      	ldr	r2, [r3, #20]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f042 0202 	orr.w	r2, r2, #2
 8006504:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006516:	2b00      	cmp	r3, #0
 8006518:	d003      	beq.n	8006522 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800651e:	2201      	movs	r2, #1
 8006520:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800652e:	2b00      	cmp	r3, #0
 8006530:	d007      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	4798      	blx	r3
 800653a:	e002      	b.n	8006542 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 800653c:	bf00      	nop
 800653e:	e000      	b.n	8006542 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8006540:	bf00      	nop
    }
  }
}
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e02b      	b.n	80065b4 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8006564:	f023 030f 	bic.w	r3, r3, #15
 8006568:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006572:	3b50      	subs	r3, #80	@ 0x50
 8006574:	09db      	lsrs	r3, r3, #7
 8006576:	f003 031f 	and.w	r3, r3, #31
 800657a:	2201      	movs	r2, #1
 800657c:	fa02 f303 	lsl.w	r3, r2, r3
 8006580:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	f003 0310 	and.w	r3, r3, #16
 8006588:	2b00      	cmp	r3, #0
 800658a:	d012      	beq.n	80065b2 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	f003 0311 	and.w	r3, r3, #17
 8006592:	2b11      	cmp	r3, #17
 8006594:	d106      	bne.n	80065a4 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	685a      	ldr	r2, [r3, #4]
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	431a      	orrs	r2, r3
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	605a      	str	r2, [r3, #4]
 80065a2:	e006      	b.n	80065b2 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	685a      	ldr	r2, [r3, #4]
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	43db      	mvns	r3, r3
 80065ac:	401a      	ands	r2, r3
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 80065b2:	2300      	movs	r3, #0
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3714      	adds	r7, #20
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
 80065cc:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065d4:	0c1b      	lsrs	r3, r3, #16
 80065d6:	041b      	lsls	r3, r3, #16
 80065d8:	683a      	ldr	r2, [r7, #0]
 80065da:	b291      	uxth	r1, r2
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	6812      	ldr	r2, [r2, #0]
 80065e0:	430b      	orrs	r3, r1
 80065e2:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80065ec:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68ba      	ldr	r2, [r7, #8]
 80065f4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80065fe:	bf00      	nop
 8006600:	3714      	adds	r7, #20
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr
	...

0800660c <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6a1b      	ldr	r3, [r3, #32]
 8006618:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68fa      	ldr	r2, [r7, #12]
 800662a:	430a      	orrs	r2, r1
 800662c:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	695a      	ldr	r2, [r3, #20]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	69db      	ldr	r3, [r3, #28]
 8006636:	431a      	orrs	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	691b      	ldr	r3, [r3, #16]
 800663c:	431a      	orrs	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	699b      	ldr	r3, [r3, #24]
 8006642:	4313      	orrs	r3, r2
 8006644:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a53      	ldr	r2, [pc, #332]	@ (8006798 <DMA_Init+0x18c>)
 800664c:	4293      	cmp	r3, r2
 800664e:	f000 80a0 	beq.w	8006792 <DMA_Init+0x186>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a51      	ldr	r2, [pc, #324]	@ (800679c <DMA_Init+0x190>)
 8006658:	4293      	cmp	r3, r2
 800665a:	f000 809a 	beq.w	8006792 <DMA_Init+0x186>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a4f      	ldr	r2, [pc, #316]	@ (80067a0 <DMA_Init+0x194>)
 8006664:	4293      	cmp	r3, r2
 8006666:	f000 8094 	beq.w	8006792 <DMA_Init+0x186>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a4d      	ldr	r2, [pc, #308]	@ (80067a4 <DMA_Init+0x198>)
 8006670:	4293      	cmp	r3, r2
 8006672:	f000 808e 	beq.w	8006792 <DMA_Init+0x186>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a4b      	ldr	r2, [pc, #300]	@ (80067a8 <DMA_Init+0x19c>)
 800667c:	4293      	cmp	r3, r2
 800667e:	f000 8088 	beq.w	8006792 <DMA_Init+0x186>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a49      	ldr	r2, [pc, #292]	@ (80067ac <DMA_Init+0x1a0>)
 8006688:	4293      	cmp	r3, r2
 800668a:	f000 8082 	beq.w	8006792 <DMA_Init+0x186>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a47      	ldr	r2, [pc, #284]	@ (80067b0 <DMA_Init+0x1a4>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d07c      	beq.n	8006792 <DMA_Init+0x186>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a45      	ldr	r2, [pc, #276]	@ (80067b4 <DMA_Init+0x1a8>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d077      	beq.n	8006792 <DMA_Init+0x186>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a44      	ldr	r2, [pc, #272]	@ (80067b8 <DMA_Init+0x1ac>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d072      	beq.n	8006792 <DMA_Init+0x186>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a42      	ldr	r2, [pc, #264]	@ (80067bc <DMA_Init+0x1b0>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d06d      	beq.n	8006792 <DMA_Init+0x186>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a41      	ldr	r2, [pc, #260]	@ (80067c0 <DMA_Init+0x1b4>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d068      	beq.n	8006792 <DMA_Init+0x186>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a3f      	ldr	r2, [pc, #252]	@ (80067c4 <DMA_Init+0x1b8>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d063      	beq.n	8006792 <DMA_Init+0x186>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a3e      	ldr	r2, [pc, #248]	@ (80067c8 <DMA_Init+0x1bc>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d05e      	beq.n	8006792 <DMA_Init+0x186>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a3c      	ldr	r2, [pc, #240]	@ (80067cc <DMA_Init+0x1c0>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d059      	beq.n	8006792 <DMA_Init+0x186>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a3b      	ldr	r2, [pc, #236]	@ (80067d0 <DMA_Init+0x1c4>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d054      	beq.n	8006792 <DMA_Init+0x186>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a39      	ldr	r2, [pc, #228]	@ (80067d4 <DMA_Init+0x1c8>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d04f      	beq.n	8006792 <DMA_Init+0x186>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a38      	ldr	r2, [pc, #224]	@ (80067d8 <DMA_Init+0x1cc>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d04a      	beq.n	8006792 <DMA_Init+0x186>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a36      	ldr	r2, [pc, #216]	@ (80067dc <DMA_Init+0x1d0>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d045      	beq.n	8006792 <DMA_Init+0x186>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a35      	ldr	r2, [pc, #212]	@ (80067e0 <DMA_Init+0x1d4>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d040      	beq.n	8006792 <DMA_Init+0x186>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a33      	ldr	r2, [pc, #204]	@ (80067e4 <DMA_Init+0x1d8>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d03b      	beq.n	8006792 <DMA_Init+0x186>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a32      	ldr	r2, [pc, #200]	@ (80067e8 <DMA_Init+0x1dc>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d036      	beq.n	8006792 <DMA_Init+0x186>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a30      	ldr	r2, [pc, #192]	@ (80067ec <DMA_Init+0x1e0>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d031      	beq.n	8006792 <DMA_Init+0x186>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a2f      	ldr	r2, [pc, #188]	@ (80067f0 <DMA_Init+0x1e4>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d02c      	beq.n	8006792 <DMA_Init+0x186>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a2d      	ldr	r2, [pc, #180]	@ (80067f4 <DMA_Init+0x1e8>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d027      	beq.n	8006792 <DMA_Init+0x186>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a2c      	ldr	r2, [pc, #176]	@ (80067f8 <DMA_Init+0x1ec>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d022      	beq.n	8006792 <DMA_Init+0x186>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a2a      	ldr	r2, [pc, #168]	@ (80067fc <DMA_Init+0x1f0>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d01d      	beq.n	8006792 <DMA_Init+0x186>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a29      	ldr	r2, [pc, #164]	@ (8006800 <DMA_Init+0x1f4>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d018      	beq.n	8006792 <DMA_Init+0x186>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a27      	ldr	r2, [pc, #156]	@ (8006804 <DMA_Init+0x1f8>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d013      	beq.n	8006792 <DMA_Init+0x186>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a26      	ldr	r2, [pc, #152]	@ (8006808 <DMA_Init+0x1fc>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d00e      	beq.n	8006792 <DMA_Init+0x186>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a24      	ldr	r2, [pc, #144]	@ (800680c <DMA_Init+0x200>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d009      	beq.n	8006792 <DMA_Init+0x186>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a23      	ldr	r2, [pc, #140]	@ (8006810 <DMA_Init+0x204>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d004      	beq.n	8006792 <DMA_Init+0x186>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a21      	ldr	r2, [pc, #132]	@ (8006814 <DMA_Init+0x208>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d142      	bne.n	8006818 <DMA_Init+0x20c>
 8006792:	2301      	movs	r3, #1
 8006794:	e041      	b.n	800681a <DMA_Init+0x20e>
 8006796:	bf00      	nop
 8006798:	40020050 	.word	0x40020050
 800679c:	50020050 	.word	0x50020050
 80067a0:	400200d0 	.word	0x400200d0
 80067a4:	500200d0 	.word	0x500200d0
 80067a8:	40020150 	.word	0x40020150
 80067ac:	50020150 	.word	0x50020150
 80067b0:	400201d0 	.word	0x400201d0
 80067b4:	500201d0 	.word	0x500201d0
 80067b8:	40020250 	.word	0x40020250
 80067bc:	50020250 	.word	0x50020250
 80067c0:	400202d0 	.word	0x400202d0
 80067c4:	500202d0 	.word	0x500202d0
 80067c8:	40020350 	.word	0x40020350
 80067cc:	50020350 	.word	0x50020350
 80067d0:	400203d0 	.word	0x400203d0
 80067d4:	500203d0 	.word	0x500203d0
 80067d8:	40020450 	.word	0x40020450
 80067dc:	50020450 	.word	0x50020450
 80067e0:	400204d0 	.word	0x400204d0
 80067e4:	500204d0 	.word	0x500204d0
 80067e8:	40020550 	.word	0x40020550
 80067ec:	50020550 	.word	0x50020550
 80067f0:	400205d0 	.word	0x400205d0
 80067f4:	500205d0 	.word	0x500205d0
 80067f8:	40020650 	.word	0x40020650
 80067fc:	50020650 	.word	0x50020650
 8006800:	400206d0 	.word	0x400206d0
 8006804:	500206d0 	.word	0x500206d0
 8006808:	40020750 	.word	0x40020750
 800680c:	50020750 	.word	0x50020750
 8006810:	400207d0 	.word	0x400207d0
 8006814:	500207d0 	.word	0x500207d0
 8006818:	2300      	movs	r3, #0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d012      	beq.n	8006844 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006826:	3b01      	subs	r3, #1
 8006828:	051b      	lsls	r3, r3, #20
 800682a:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800682e:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006834:	3b01      	subs	r3, #1
 8006836:	011b      	lsls	r3, r3, #4
 8006838:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 800683c:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	4313      	orrs	r3, r2
 8006842:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684a:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	430a      	orrs	r2, r1
 8006856:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	689a      	ldr	r2, [r3, #8]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006864:	431a      	orrs	r2, r3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800686a:	4313      	orrs	r3, r2
 800686c:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006876:	f040 80b0 	bne.w	80069da <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a82      	ldr	r2, [pc, #520]	@ (8006a88 <DMA_Init+0x47c>)
 8006880:	4293      	cmp	r3, r2
 8006882:	f000 80a0 	beq.w	80069c6 <DMA_Init+0x3ba>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a80      	ldr	r2, [pc, #512]	@ (8006a8c <DMA_Init+0x480>)
 800688c:	4293      	cmp	r3, r2
 800688e:	f000 809a 	beq.w	80069c6 <DMA_Init+0x3ba>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a7e      	ldr	r2, [pc, #504]	@ (8006a90 <DMA_Init+0x484>)
 8006898:	4293      	cmp	r3, r2
 800689a:	f000 8094 	beq.w	80069c6 <DMA_Init+0x3ba>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a7c      	ldr	r2, [pc, #496]	@ (8006a94 <DMA_Init+0x488>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	f000 808e 	beq.w	80069c6 <DMA_Init+0x3ba>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a7a      	ldr	r2, [pc, #488]	@ (8006a98 <DMA_Init+0x48c>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	f000 8088 	beq.w	80069c6 <DMA_Init+0x3ba>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a78      	ldr	r2, [pc, #480]	@ (8006a9c <DMA_Init+0x490>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	f000 8082 	beq.w	80069c6 <DMA_Init+0x3ba>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a76      	ldr	r2, [pc, #472]	@ (8006aa0 <DMA_Init+0x494>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d07c      	beq.n	80069c6 <DMA_Init+0x3ba>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a74      	ldr	r2, [pc, #464]	@ (8006aa4 <DMA_Init+0x498>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d077      	beq.n	80069c6 <DMA_Init+0x3ba>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a73      	ldr	r2, [pc, #460]	@ (8006aa8 <DMA_Init+0x49c>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d072      	beq.n	80069c6 <DMA_Init+0x3ba>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a71      	ldr	r2, [pc, #452]	@ (8006aac <DMA_Init+0x4a0>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d06d      	beq.n	80069c6 <DMA_Init+0x3ba>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a70      	ldr	r2, [pc, #448]	@ (8006ab0 <DMA_Init+0x4a4>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d068      	beq.n	80069c6 <DMA_Init+0x3ba>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a6e      	ldr	r2, [pc, #440]	@ (8006ab4 <DMA_Init+0x4a8>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d063      	beq.n	80069c6 <DMA_Init+0x3ba>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a6d      	ldr	r2, [pc, #436]	@ (8006ab8 <DMA_Init+0x4ac>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d05e      	beq.n	80069c6 <DMA_Init+0x3ba>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a6b      	ldr	r2, [pc, #428]	@ (8006abc <DMA_Init+0x4b0>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d059      	beq.n	80069c6 <DMA_Init+0x3ba>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a6a      	ldr	r2, [pc, #424]	@ (8006ac0 <DMA_Init+0x4b4>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d054      	beq.n	80069c6 <DMA_Init+0x3ba>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a68      	ldr	r2, [pc, #416]	@ (8006ac4 <DMA_Init+0x4b8>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d04f      	beq.n	80069c6 <DMA_Init+0x3ba>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a67      	ldr	r2, [pc, #412]	@ (8006ac8 <DMA_Init+0x4bc>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d04a      	beq.n	80069c6 <DMA_Init+0x3ba>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a65      	ldr	r2, [pc, #404]	@ (8006acc <DMA_Init+0x4c0>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d045      	beq.n	80069c6 <DMA_Init+0x3ba>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a64      	ldr	r2, [pc, #400]	@ (8006ad0 <DMA_Init+0x4c4>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d040      	beq.n	80069c6 <DMA_Init+0x3ba>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a62      	ldr	r2, [pc, #392]	@ (8006ad4 <DMA_Init+0x4c8>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d03b      	beq.n	80069c6 <DMA_Init+0x3ba>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a61      	ldr	r2, [pc, #388]	@ (8006ad8 <DMA_Init+0x4cc>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d036      	beq.n	80069c6 <DMA_Init+0x3ba>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a5f      	ldr	r2, [pc, #380]	@ (8006adc <DMA_Init+0x4d0>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d031      	beq.n	80069c6 <DMA_Init+0x3ba>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a5e      	ldr	r2, [pc, #376]	@ (8006ae0 <DMA_Init+0x4d4>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d02c      	beq.n	80069c6 <DMA_Init+0x3ba>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a5c      	ldr	r2, [pc, #368]	@ (8006ae4 <DMA_Init+0x4d8>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d027      	beq.n	80069c6 <DMA_Init+0x3ba>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a5b      	ldr	r2, [pc, #364]	@ (8006ae8 <DMA_Init+0x4dc>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d022      	beq.n	80069c6 <DMA_Init+0x3ba>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a59      	ldr	r2, [pc, #356]	@ (8006aec <DMA_Init+0x4e0>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d01d      	beq.n	80069c6 <DMA_Init+0x3ba>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a58      	ldr	r2, [pc, #352]	@ (8006af0 <DMA_Init+0x4e4>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d018      	beq.n	80069c6 <DMA_Init+0x3ba>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a56      	ldr	r2, [pc, #344]	@ (8006af4 <DMA_Init+0x4e8>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d013      	beq.n	80069c6 <DMA_Init+0x3ba>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a55      	ldr	r2, [pc, #340]	@ (8006af8 <DMA_Init+0x4ec>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d00e      	beq.n	80069c6 <DMA_Init+0x3ba>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a53      	ldr	r2, [pc, #332]	@ (8006afc <DMA_Init+0x4f0>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d009      	beq.n	80069c6 <DMA_Init+0x3ba>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a52      	ldr	r2, [pc, #328]	@ (8006b00 <DMA_Init+0x4f4>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d004      	beq.n	80069c6 <DMA_Init+0x3ba>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a50      	ldr	r2, [pc, #320]	@ (8006b04 <DMA_Init+0x4f8>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d101      	bne.n	80069ca <DMA_Init+0x3be>
 80069c6:	2301      	movs	r3, #1
 80069c8:	e000      	b.n	80069cc <DMA_Init+0x3c0>
 80069ca:	2300      	movs	r3, #0
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d00d      	beq.n	80069ec <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80069d6:	60fb      	str	r3, [r7, #12]
 80069d8:	e008      	b.n	80069ec <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069e2:	d103      	bne.n	80069ec <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80069ea:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069f2:	4b45      	ldr	r3, [pc, #276]	@ (8006b08 <DMA_Init+0x4fc>)
 80069f4:	4013      	ands	r3, r2
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	6812      	ldr	r2, [r2, #0]
 80069fa:	68f9      	ldr	r1, [r7, #12]
 80069fc:	430b      	orrs	r3, r1
 80069fe:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2200      	movs	r2, #0
 8006a06:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a36      	ldr	r2, [pc, #216]	@ (8006ae8 <DMA_Init+0x4dc>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d022      	beq.n	8006a58 <DMA_Init+0x44c>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a35      	ldr	r2, [pc, #212]	@ (8006aec <DMA_Init+0x4e0>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d01d      	beq.n	8006a58 <DMA_Init+0x44c>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a33      	ldr	r2, [pc, #204]	@ (8006af0 <DMA_Init+0x4e4>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d018      	beq.n	8006a58 <DMA_Init+0x44c>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a32      	ldr	r2, [pc, #200]	@ (8006af4 <DMA_Init+0x4e8>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d013      	beq.n	8006a58 <DMA_Init+0x44c>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a30      	ldr	r2, [pc, #192]	@ (8006af8 <DMA_Init+0x4ec>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d00e      	beq.n	8006a58 <DMA_Init+0x44c>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a2f      	ldr	r2, [pc, #188]	@ (8006afc <DMA_Init+0x4f0>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d009      	beq.n	8006a58 <DMA_Init+0x44c>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a2d      	ldr	r2, [pc, #180]	@ (8006b00 <DMA_Init+0x4f4>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d004      	beq.n	8006a58 <DMA_Init+0x44c>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a2c      	ldr	r2, [pc, #176]	@ (8006b04 <DMA_Init+0x4f8>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d101      	bne.n	8006a5c <DMA_Init+0x450>
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e000      	b.n	8006a5e <DMA_Init+0x452>
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d007      	beq.n	8006a72 <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2200      	movs	r2, #0
 8006a68:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2200      	movs	r2, #0
 8006a78:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8006a7a:	bf00      	nop
 8006a7c:	3714      	adds	r7, #20
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	40020050 	.word	0x40020050
 8006a8c:	50020050 	.word	0x50020050
 8006a90:	400200d0 	.word	0x400200d0
 8006a94:	500200d0 	.word	0x500200d0
 8006a98:	40020150 	.word	0x40020150
 8006a9c:	50020150 	.word	0x50020150
 8006aa0:	400201d0 	.word	0x400201d0
 8006aa4:	500201d0 	.word	0x500201d0
 8006aa8:	40020250 	.word	0x40020250
 8006aac:	50020250 	.word	0x50020250
 8006ab0:	400202d0 	.word	0x400202d0
 8006ab4:	500202d0 	.word	0x500202d0
 8006ab8:	40020350 	.word	0x40020350
 8006abc:	50020350 	.word	0x50020350
 8006ac0:	400203d0 	.word	0x400203d0
 8006ac4:	500203d0 	.word	0x500203d0
 8006ac8:	40020450 	.word	0x40020450
 8006acc:	50020450 	.word	0x50020450
 8006ad0:	400204d0 	.word	0x400204d0
 8006ad4:	500204d0 	.word	0x500204d0
 8006ad8:	40020550 	.word	0x40020550
 8006adc:	50020550 	.word	0x50020550
 8006ae0:	400205d0 	.word	0x400205d0
 8006ae4:	500205d0 	.word	0x500205d0
 8006ae8:	40020650 	.word	0x40020650
 8006aec:	50020650 	.word	0x50020650
 8006af0:	400206d0 	.word	0x400206d0
 8006af4:	500206d0 	.word	0x500206d0
 8006af8:	40020750 	.word	0x40020750
 8006afc:	50020750 	.word	0x50020750
 8006b00:	400207d0 	.word	0x400207d0
 8006b04:	500207d0 	.word	0x500207d0
 8006b08:	3cc03180 	.word	0x3cc03180

08006b0c <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b086      	sub	sp, #24
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d003      	beq.n	8006b22 <HAL_DMAEx_List_Start_IT+0x16>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d101      	bne.n	8006b26 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8006b22:	2301      	movs	r3, #1
 8006b24:	e082      	b.n	8006c2c <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006b2c:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	695b      	ldr	r3, [r3, #20]
 8006b34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b38:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8006b3a:	7dfb      	ldrb	r3, [r7, #23]
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d005      	beq.n	8006b4c <HAL_DMAEx_List_Start_IT+0x40>
 8006b40:	7dfb      	ldrb	r3, [r7, #23]
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d16a      	bne.n	8006c1c <HAL_DMAEx_List_Start_IT+0x110>
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d067      	beq.n	8006c1c <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d157      	bne.n	8006c08 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d101      	bne.n	8006b66 <HAL_DMAEx_List_Start_IT+0x5a>
 8006b62:	2302      	movs	r3, #2
 8006b64:	e062      	b.n	8006c2c <HAL_DMAEx_List_Start_IT+0x120>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2202      	movs	r2, #2
 8006b72:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b7a:	2202      	movs	r2, #2
 8006b7c:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b88:	2200      	movs	r2, #0
 8006b8a:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	695a      	ldr	r2, [r3, #20]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8006b9a:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d007      	beq.n	8006bb4 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	695a      	ldr	r2, [r3, #20]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bb2:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d007      	beq.n	8006bcc <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	695a      	ldr	r2, [r3, #20]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bca:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f107 010c 	add.w	r1, r7, #12
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	4618      	mov	r0, r3
 8006bda:	f000 f94b 	bl	8006e74 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4619      	mov	r1, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	0c0b      	lsrs	r3, r1, #16
 8006bec:	041b      	lsls	r3, r3, #16
 8006bee:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	68f9      	ldr	r1, [r7, #12]
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	6812      	ldr	r2, [r2, #0]
 8006c04:	430b      	orrs	r3, r1
 8006c06:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	695a      	ldr	r2, [r3, #20]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f042 0201 	orr.w	r2, r2, #1
 8006c16:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	e007      	b.n	8006c2c <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2240      	movs	r2, #64	@ 0x40
 8006c20:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3718      	adds	r7, #24
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d002      	beq.n	8006c4a <HAL_DMAEx_List_GetNodeConfig+0x16>
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d101      	bne.n	8006c4e <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e004      	b.n	8006c58 <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
 8006c4e:	6839      	ldr	r1, [r7, #0]
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 f805 	bl	8006c60 <DMA_List_GetNodeConfig>

  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3708      	adds	r7, #8
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b085      	sub	sp, #20
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	b2da      	uxtb	r2, r3
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 0208 	and.w	r2, r3, #8
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0203 	and.w	r2, r3, #3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
 8006ca8:	091b      	lsrs	r3, r3, #4
 8006caa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cae:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
 8006cb8:	0d1b      	lsrs	r3, r3, #20
 8006cba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cbe:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	4b66      	ldr	r3, [pc, #408]	@ (8006e70 <DMA_List_GetNodeConfig+0x210>)
 8006cd6:	4013      	ands	r3, r2
 8006cd8:	687a      	ldr	r2, [r7, #4]
 8006cda:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d008      	beq.n	8006d06 <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cfa:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d02:	60da      	str	r2, [r3, #12]
 8006d04:	e013      	b.n	8006d2e <DMA_List_GetNodeConfig+0xce>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d004      	beq.n	8006d28 <DMA_List_GetNodeConfig+0xc8>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006d24:	60da      	str	r2, [r3, #12]
 8006d26:	e002      	b.n	8006d2e <DMA_List_GetNodeConfig+0xce>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
 8006d56:	0c1b      	lsrs	r3, r3, #16
 8006d58:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 0302 	and.w	r3, r3, #2
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d008      	beq.n	8006d94 <DMA_List_GetNodeConfig+0x134>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	0c1b      	lsrs	r3, r3, #16
 8006d88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d8c:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	64da      	str	r2, [r3, #76]	@ 0x4c
 8006d92:	e002      	b.n	8006d9a <DMA_List_GetNodeConfig+0x13a>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	68da      	ldr	r2, [r3, #12]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	691a      	ldr	r2, [r3, #16]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0302 	and.w	r3, r3, #2
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d04a      	beq.n	8006e4c <DMA_List_GetNodeConfig+0x1ec>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	695b      	ldr	r3, [r3, #20]
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006dc0:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
 8006dc2:	89fa      	ldrh	r2, [r7, #14]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	695b      	ldr	r3, [r3, #20]
 8006dcc:	0c1b      	lsrs	r3, r3, #16
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006dd4:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
 8006dd6:	89fa      	ldrh	r2, [r7, #14]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d004      	beq.n	8006df2 <DMA_List_GetNodeConfig+0x192>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dec:	425a      	negs	r2, r3
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d004      	beq.n	8006e08 <DMA_List_GetNodeConfig+0x1a8>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e02:	425a      	negs	r2, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	699b      	ldr	r3, [r3, #24]
 8006e0c:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
 8006e0e:	89fa      	ldrh	r2, [r7, #14]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	0c1b      	lsrs	r3, r3, #16
 8006e1a:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
 8006e1c:	89fa      	ldrh	r2, [r7, #14]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d004      	beq.n	8006e38 <DMA_List_GetNodeConfig+0x1d8>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e32:	425a      	negs	r2, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	da11      	bge.n	8006e64 <DMA_List_GetNodeConfig+0x204>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e44:	425a      	negs	r2, r3
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
 8006e4a:	e00b      	b.n	8006e64 <DMA_List_GetNodeConfig+0x204>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006e64:	bf00      	nop
 8006e66:	3714      	adds	r7, #20
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr
 8006e70:	0c002000 	.word	0x0c002000

08006e74 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	60b9      	str	r1, [r7, #8]
 8006e7e:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6a1b      	ldr	r3, [r3, #32]
 8006e84:	f003 0302 	and.w	r3, r3, #2
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d00c      	beq.n	8006ea6 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d002      	beq.n	8006e98 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	4a0d      	ldr	r2, [pc, #52]	@ (8006ecc <DMA_List_GetCLLRNodeInfo+0x58>)
 8006e96:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00f      	beq.n	8006ebe <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2207      	movs	r2, #7
 8006ea2:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8006ea4:	e00b      	b.n	8006ebe <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d002      	beq.n	8006eb2 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	4a08      	ldr	r2, [pc, #32]	@ (8006ed0 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8006eb0:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d002      	beq.n	8006ebe <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2205      	movs	r2, #5
 8006ebc:	601a      	str	r2, [r3, #0]
}
 8006ebe:	bf00      	nop
 8006ec0:	3714      	adds	r7, #20
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	fe010000 	.word	0xfe010000
 8006ed0:	f8010000 	.word	0xf8010000

08006ed4 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b087      	sub	sp, #28
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	460b      	mov	r3, r1
 8006ede:	607a      	str	r2, [r7, #4]
 8006ee0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8006ee6:	7afb      	ldrb	r3, [r7, #11]
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d011      	beq.n	8006f10 <HAL_EXTI_RegisterCallback+0x3c>
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	dc13      	bgt.n	8006f18 <HAL_EXTI_RegisterCallback+0x44>
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d002      	beq.n	8006efa <HAL_EXTI_RegisterCallback+0x26>
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d007      	beq.n	8006f08 <HAL_EXTI_RegisterCallback+0x34>
 8006ef8:	e00e      	b.n	8006f18 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	609a      	str	r2, [r3, #8]
      break;
 8006f06:	e00a      	b.n	8006f1e <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	605a      	str	r2, [r3, #4]
      break;
 8006f0e:	e006      	b.n	8006f1e <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	609a      	str	r2, [r3, #8]
      break;
 8006f16:	e002      	b.n	8006f1e <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	75fb      	strb	r3, [r7, #23]
      break;
 8006f1c:	bf00      	nop
  }

  return status;
 8006f1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	371c      	adds	r7, #28
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d101      	bne.n	8006f40 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e003      	b.n	8006f48 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	683a      	ldr	r2, [r7, #0]
 8006f44:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8006f46:	2300      	movs	r3, #0
  }
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b086      	sub	sp, #24
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	0c1b      	lsrs	r3, r3, #16
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 031f 	and.w	r3, r3, #31
 8006f70:	2201      	movs	r2, #1
 8006f72:	fa02 f303 	lsl.w	r3, r2, r3
 8006f76:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	015a      	lsls	r2, r3, #5
 8006f7c:	4b17      	ldr	r3, [pc, #92]	@ (8006fdc <HAL_EXTI_IRQHandler+0x88>)
 8006f7e:	4413      	add	r3, r2
 8006f80:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	693a      	ldr	r2, [r7, #16]
 8006f88:	4013      	ands	r3, r2
 8006f8a:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d009      	beq.n	8006fa6 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	693a      	ldr	r2, [r7, #16]
 8006f96:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d002      	beq.n	8006fa6 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	015a      	lsls	r2, r3, #5
 8006faa:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe0 <HAL_EXTI_IRQHandler+0x8c>)
 8006fac:	4413      	add	r3, r2
 8006fae:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	693a      	ldr	r2, [r7, #16]
 8006fb6:	4013      	ands	r3, r2
 8006fb8:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d009      	beq.n	8006fd4 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d002      	beq.n	8006fd4 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	4798      	blx	r3
    }
  }
}
 8006fd4:	bf00      	nop
 8006fd6:	3718      	adds	r7, #24
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	4602200c 	.word	0x4602200c
 8006fe0:	46022010 	.word	0x46022010

08006fe4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d101      	bne.n	8006ff6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e142      	b.n	800727c <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d106      	bne.n	8007010 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f7fb fc96 	bl	800293c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	699a      	ldr	r2, [r3, #24]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f022 0210 	bic.w	r2, r2, #16
 800701e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007020:	f7fb ff22 	bl	8002e68 <HAL_GetTick>
 8007024:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007026:	e012      	b.n	800704e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007028:	f7fb ff1e 	bl	8002e68 <HAL_GetTick>
 800702c:	4602      	mov	r2, r0
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	2b0a      	cmp	r3, #10
 8007034:	d90b      	bls.n	800704e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800703a:	f043 0201 	orr.w	r2, r3, #1
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2203      	movs	r2, #3
 8007046:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e116      	b.n	800727c <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	699b      	ldr	r3, [r3, #24]
 8007054:	f003 0308 	and.w	r3, r3, #8
 8007058:	2b08      	cmp	r3, #8
 800705a:	d0e5      	beq.n	8007028 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	699a      	ldr	r2, [r3, #24]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f042 0201 	orr.w	r2, r2, #1
 800706a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800706c:	f7fb fefc 	bl	8002e68 <HAL_GetTick>
 8007070:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007072:	e012      	b.n	800709a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007074:	f7fb fef8 	bl	8002e68 <HAL_GetTick>
 8007078:	4602      	mov	r2, r0
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	2b0a      	cmp	r3, #10
 8007080:	d90b      	bls.n	800709a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007086:	f043 0201 	orr.w	r2, r3, #1
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2203      	movs	r2, #3
 8007092:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e0f0      	b.n	800727c <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	699b      	ldr	r3, [r3, #24]
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d0e5      	beq.n	8007074 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	699a      	ldr	r2, [r3, #24]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f042 0202 	orr.w	r2, r2, #2
 80070b6:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80070b8:	4a72      	ldr	r2, [pc, #456]	@ (8007284 <HAL_FDCAN_Init+0x2a0>)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	7c1b      	ldrb	r3, [r3, #16]
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d108      	bne.n	80070da <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	699a      	ldr	r2, [r3, #24]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070d6:	619a      	str	r2, [r3, #24]
 80070d8:	e007      	b.n	80070ea <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	699a      	ldr	r2, [r3, #24]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80070e8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	7c5b      	ldrb	r3, [r3, #17]
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d108      	bne.n	8007104 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	699a      	ldr	r2, [r3, #24]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007100:	619a      	str	r2, [r3, #24]
 8007102:	e007      	b.n	8007114 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	699a      	ldr	r2, [r3, #24]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007112:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	7c9b      	ldrb	r3, [r3, #18]
 8007118:	2b01      	cmp	r3, #1
 800711a:	d108      	bne.n	800712e <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	699a      	ldr	r2, [r3, #24]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800712a:	619a      	str	r2, [r3, #24]
 800712c:	e007      	b.n	800713e <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	699a      	ldr	r2, [r3, #24]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800713c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	689a      	ldr	r2, [r3, #8]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	430a      	orrs	r2, r1
 8007152:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	699a      	ldr	r2, [r3, #24]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8007162:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	691a      	ldr	r2, [r3, #16]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f022 0210 	bic.w	r2, r2, #16
 8007172:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	2b01      	cmp	r3, #1
 800717a:	d108      	bne.n	800718e <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	699a      	ldr	r2, [r3, #24]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f042 0204 	orr.w	r2, r2, #4
 800718a:	619a      	str	r2, [r3, #24]
 800718c:	e02c      	b.n	80071e8 <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	68db      	ldr	r3, [r3, #12]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d028      	beq.n	80071e8 <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	2b02      	cmp	r3, #2
 800719c:	d01c      	beq.n	80071d8 <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	699a      	ldr	r2, [r3, #24]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80071ac:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	691a      	ldr	r2, [r3, #16]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f042 0210 	orr.w	r2, r2, #16
 80071bc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	2b03      	cmp	r3, #3
 80071c4:	d110      	bne.n	80071e8 <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	699a      	ldr	r2, [r3, #24]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f042 0220 	orr.w	r2, r2, #32
 80071d4:	619a      	str	r2, [r3, #24]
 80071d6:	e007      	b.n	80071e8 <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	699a      	ldr	r2, [r3, #24]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f042 0220 	orr.w	r2, r2, #32
 80071e6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	699b      	ldr	r3, [r3, #24]
 80071ec:	3b01      	subs	r3, #1
 80071ee:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	69db      	ldr	r3, [r3, #28]
 80071f4:	3b01      	subs	r3, #1
 80071f6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80071f8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a1b      	ldr	r3, [r3, #32]
 80071fe:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007200:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	695b      	ldr	r3, [r3, #20]
 8007208:	3b01      	subs	r3, #1
 800720a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007210:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007212:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800721c:	d115      	bne.n	800724a <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007222:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007228:	3b01      	subs	r3, #1
 800722a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800722c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007232:	3b01      	subs	r3, #1
 8007234:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007236:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800723e:	3b01      	subs	r3, #1
 8007240:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007246:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007248:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	430a      	orrs	r2, r1
 800725c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 f9b9 	bl	80075d8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2201      	movs	r2, #1
 8007276:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3710      	adds	r7, #16
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	4000a500 	.word	0x4000a500

08007288 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b08c      	sub	sp, #48	@ 0x30
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007296:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800729a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072a4:	4013      	ands	r3, r2
 80072a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072ae:	f003 0307 	and.w	r3, r3, #7
 80072b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072bc:	4013      	ands	r3, r2
 80072be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80072ca:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072d4:	4013      	ands	r3, r2
 80072d6:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072de:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 80072e2:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072ea:	6a3a      	ldr	r2, [r7, #32]
 80072ec:	4013      	ands	r3, r2
 80072ee:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80072fa:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007302:	69fa      	ldr	r2, [r7, #28]
 8007304:	4013      	ands	r3, r2
 8007306:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800730e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007316:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	099b      	lsrs	r3, r3, #6
 800731c:	f003 0301 	and.w	r3, r3, #1
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00c      	beq.n	800733e <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8007324:	69bb      	ldr	r3, [r7, #24]
 8007326:	099b      	lsrs	r3, r3, #6
 8007328:	f003 0301 	and.w	r3, r3, #1
 800732c:	2b00      	cmp	r3, #0
 800732e:	d006      	beq.n	800733e <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2240      	movs	r2, #64	@ 0x40
 8007336:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f000 f92d 	bl	8007598 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	0a1b      	lsrs	r3, r3, #8
 8007342:	f003 0301 	and.w	r3, r3, #1
 8007346:	2b00      	cmp	r3, #0
 8007348:	d01a      	beq.n	8007380 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	0a1b      	lsrs	r3, r3, #8
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	2b00      	cmp	r3, #0
 8007354:	d014      	beq.n	8007380 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800735e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	4013      	ands	r3, r2
 800736c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007376:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007378:	6939      	ldr	r1, [r7, #16]
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f000 f8ed 	bl	800755a <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8007380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007382:	2b00      	cmp	r3, #0
 8007384:	d007      	beq.n	8007396 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800738c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800738e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 f8ac 	bl	80074ee <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8007396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007398:	2b00      	cmp	r3, #0
 800739a:	d007      	beq.n	80073ac <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80073a2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80073a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 f8ac 	bl	8007504 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80073ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d007      	beq.n	80073c2 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073b8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80073ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 f8ac 	bl	800751a <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	0a5b      	lsrs	r3, r3, #9
 80073c6:	f003 0301 	and.w	r3, r3, #1
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00d      	beq.n	80073ea <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	0a5b      	lsrs	r3, r3, #9
 80073d2:	f003 0301 	and.w	r3, r3, #1
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d007      	beq.n	80073ea <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073e2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f000 f8a3 	bl	8007530 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	09db      	lsrs	r3, r3, #7
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d019      	beq.n	800742a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	09db      	lsrs	r3, r3, #7
 80073fa:	f003 0301 	and.w	r3, r3, #1
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d013      	beq.n	800742a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800740a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	4013      	ands	r3, r2
 8007418:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2280      	movs	r2, #128	@ 0x80
 8007420:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007422:	68f9      	ldr	r1, [r7, #12]
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f000 f88d 	bl	8007544 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	0b5b      	lsrs	r3, r3, #13
 800742e:	f003 0301 	and.w	r3, r3, #1
 8007432:	2b00      	cmp	r3, #0
 8007434:	d00d      	beq.n	8007452 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	0b5b      	lsrs	r3, r3, #13
 800743a:	f003 0301 	and.w	r3, r3, #1
 800743e:	2b00      	cmp	r3, #0
 8007440:	d007      	beq.n	8007452 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800744a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f88f 	bl	8007570 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	0bdb      	lsrs	r3, r3, #15
 8007456:	f003 0301 	and.w	r3, r3, #1
 800745a:	2b00      	cmp	r3, #0
 800745c:	d00d      	beq.n	800747a <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	0bdb      	lsrs	r3, r3, #15
 8007462:	f003 0301 	and.w	r3, r3, #1
 8007466:	2b00      	cmp	r3, #0
 8007468:	d007      	beq.n	800747a <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8007472:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 f885 	bl	8007584 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	0b9b      	lsrs	r3, r3, #14
 800747e:	f003 0301 	and.w	r3, r3, #1
 8007482:	2b00      	cmp	r3, #0
 8007484:	d010      	beq.n	80074a8 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8007486:	69bb      	ldr	r3, [r7, #24]
 8007488:	0b9b      	lsrs	r3, r3, #14
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00a      	beq.n	80074a8 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800749a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074a0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80074a8:	69fb      	ldr	r3, [r7, #28]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d007      	beq.n	80074be <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	69fa      	ldr	r2, [r7, #28]
 80074b4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80074b6:	69f9      	ldr	r1, [r7, #28]
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f000 f881 	bl	80075c0 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80074be:	6a3b      	ldr	r3, [r7, #32]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d009      	beq.n	80074d8 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	6a3a      	ldr	r2, [r7, #32]
 80074ca:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80074d0:	6a3b      	ldr	r3, [r7, #32]
 80074d2:	431a      	orrs	r2, r3
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d002      	beq.n	80074e6 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f000 f863 	bl	80075ac <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80074e6:	bf00      	nop
 80074e8:	3730      	adds	r7, #48	@ 0x30
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}

080074ee <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80074ee:	b480      	push	{r7}
 80074f0:	b083      	sub	sp, #12
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
 80074f6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 800750e:	bf00      	nop
 8007510:	370c      	adds	r7, #12
 8007512:	46bd      	mov	sp, r7
 8007514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007518:	4770      	bx	lr

0800751a <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800751a:	b480      	push	{r7}
 800751c:	b083      	sub	sp, #12
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
 8007522:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8007524:	bf00      	nop
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800754e:	bf00      	nop
 8007550:	370c      	adds	r7, #12
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr

0800755a <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800755a:	b480      	push	{r7}
 800755c:	b083      	sub	sp, #12
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
 8007562:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8007564:	bf00      	nop
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007570:	b480      	push	{r7}
 8007572:	b083      	sub	sp, #12
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8007578:	bf00      	nop
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800758c:	bf00      	nop
 800758e:	370c      	adds	r7, #12
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007598:	b480      	push	{r7}
 800759a:	b083      	sub	sp, #12
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80075a0:	bf00      	nop
 80075a2:	370c      	adds	r7, #12
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80075b4:	bf00      	nop
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr

080075c0 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80075ca:	bf00      	nop
 80075cc:	370c      	adds	r7, #12
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
	...

080075d8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80075e0:	4b27      	ldr	r3, [pc, #156]	@ (8007680 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80075e2:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	68ba      	ldr	r2, [r7, #8]
 80075e8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075f2:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075fa:	041a      	lsls	r2, r3, #16
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	430a      	orrs	r2, r1
 8007602:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007618:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007620:	061a      	lsls	r2, r3, #24
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	430a      	orrs	r2, r1
 8007628:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	60fb      	str	r3, [r7, #12]
 8007658:	e005      	b.n	8007666 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	3304      	adds	r3, #4
 8007664:	60fb      	str	r3, [r7, #12]
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800766c:	68fa      	ldr	r2, [r7, #12]
 800766e:	429a      	cmp	r2, r3
 8007670:	d3f3      	bcc.n	800765a <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8007672:	bf00      	nop
 8007674:	bf00      	nop
 8007676:	3714      	adds	r7, #20
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr
 8007680:	4000ac00 	.word	0x4000ac00

08007684 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8007684:	b480      	push	{r7}
 8007686:	b089      	sub	sp, #36	@ 0x24
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800768e:	2300      	movs	r3, #0
 8007690:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8007696:	e1c2      	b.n	8007a1e <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	2101      	movs	r1, #1
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	fa01 f303 	lsl.w	r3, r1, r3
 80076a4:	4013      	ands	r3, r2
 80076a6:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f000 81b2 	beq.w	8007a18 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	4a55      	ldr	r2, [pc, #340]	@ (800780c <HAL_GPIO_Init+0x188>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d15d      	bne.n	8007778 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80076c2:	2201      	movs	r2, #1
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	fa02 f303 	lsl.w	r3, r2, r3
 80076ca:	43db      	mvns	r3, r3
 80076cc:	69fa      	ldr	r2, [r7, #28]
 80076ce:	4013      	ands	r3, r2
 80076d0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	f003 0201 	and.w	r2, r3, #1
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	fa02 f303 	lsl.w	r3, r2, r3
 80076e0:	69fa      	ldr	r2, [r7, #28]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	69fa      	ldr	r2, [r7, #28]
 80076ea:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80076ec:	4a48      	ldr	r2, [pc, #288]	@ (8007810 <HAL_GPIO_Init+0x18c>)
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80076f4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80076f6:	4a46      	ldr	r2, [pc, #280]	@ (8007810 <HAL_GPIO_Init+0x18c>)
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	00db      	lsls	r3, r3, #3
 80076fc:	4413      	add	r3, r2
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8007702:	69bb      	ldr	r3, [r7, #24]
 8007704:	08da      	lsrs	r2, r3, #3
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	3208      	adds	r2, #8
 800770a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800770e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8007710:	69bb      	ldr	r3, [r7, #24]
 8007712:	f003 0307 	and.w	r3, r3, #7
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	220f      	movs	r2, #15
 800771a:	fa02 f303 	lsl.w	r3, r2, r3
 800771e:	43db      	mvns	r3, r3
 8007720:	69fa      	ldr	r2, [r7, #28]
 8007722:	4013      	ands	r3, r2
 8007724:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8007726:	69bb      	ldr	r3, [r7, #24]
 8007728:	f003 0307 	and.w	r3, r3, #7
 800772c:	009b      	lsls	r3, r3, #2
 800772e:	220b      	movs	r2, #11
 8007730:	fa02 f303 	lsl.w	r3, r2, r3
 8007734:	69fa      	ldr	r2, [r7, #28]
 8007736:	4313      	orrs	r3, r2
 8007738:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	08da      	lsrs	r2, r3, #3
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	3208      	adds	r2, #8
 8007742:	69f9      	ldr	r1, [r7, #28]
 8007744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	005b      	lsls	r3, r3, #1
 8007752:	2203      	movs	r2, #3
 8007754:	fa02 f303 	lsl.w	r3, r2, r3
 8007758:	43db      	mvns	r3, r3
 800775a:	69fa      	ldr	r2, [r7, #28]
 800775c:	4013      	ands	r3, r2
 800775e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	005b      	lsls	r3, r3, #1
 8007764:	2202      	movs	r2, #2
 8007766:	fa02 f303 	lsl.w	r3, r2, r3
 800776a:	69fa      	ldr	r2, [r7, #28]
 800776c:	4313      	orrs	r3, r2
 800776e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	69fa      	ldr	r2, [r7, #28]
 8007774:	601a      	str	r2, [r3, #0]
 8007776:	e067      	b.n	8007848 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	2b02      	cmp	r3, #2
 800777e:	d003      	beq.n	8007788 <HAL_GPIO_Init+0x104>
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	2b12      	cmp	r3, #18
 8007786:	d145      	bne.n	8007814 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	08da      	lsrs	r2, r3, #3
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	3208      	adds	r2, #8
 8007790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007794:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	f003 0307 	and.w	r3, r3, #7
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	220f      	movs	r2, #15
 80077a0:	fa02 f303 	lsl.w	r3, r2, r3
 80077a4:	43db      	mvns	r3, r3
 80077a6:	69fa      	ldr	r2, [r7, #28]
 80077a8:	4013      	ands	r3, r2
 80077aa:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	691b      	ldr	r3, [r3, #16]
 80077b0:	f003 020f 	and.w	r2, r3, #15
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	f003 0307 	and.w	r3, r3, #7
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	fa02 f303 	lsl.w	r3, r2, r3
 80077c0:	69fa      	ldr	r2, [r7, #28]
 80077c2:	4313      	orrs	r3, r2
 80077c4:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	08da      	lsrs	r2, r3, #3
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	3208      	adds	r2, #8
 80077ce:	69f9      	ldr	r1, [r7, #28]
 80077d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80077da:	69bb      	ldr	r3, [r7, #24]
 80077dc:	005b      	lsls	r3, r3, #1
 80077de:	2203      	movs	r2, #3
 80077e0:	fa02 f303 	lsl.w	r3, r2, r3
 80077e4:	43db      	mvns	r3, r3
 80077e6:	69fa      	ldr	r2, [r7, #28]
 80077e8:	4013      	ands	r3, r2
 80077ea:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	f003 0203 	and.w	r2, r3, #3
 80077f4:	69bb      	ldr	r3, [r7, #24]
 80077f6:	005b      	lsls	r3, r3, #1
 80077f8:	fa02 f303 	lsl.w	r3, r2, r3
 80077fc:	69fa      	ldr	r2, [r7, #28]
 80077fe:	4313      	orrs	r3, r2
 8007800:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	69fa      	ldr	r2, [r7, #28]
 8007806:	601a      	str	r2, [r3, #0]
 8007808:	e01e      	b.n	8007848 <HAL_GPIO_Init+0x1c4>
 800780a:	bf00      	nop
 800780c:	46020000 	.word	0x46020000
 8007810:	0800ee80 	.word	0x0800ee80
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	005b      	lsls	r3, r3, #1
 800781e:	2203      	movs	r2, #3
 8007820:	fa02 f303 	lsl.w	r3, r2, r3
 8007824:	43db      	mvns	r3, r3
 8007826:	69fa      	ldr	r2, [r7, #28]
 8007828:	4013      	ands	r3, r2
 800782a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	f003 0203 	and.w	r2, r3, #3
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	005b      	lsls	r3, r3, #1
 8007838:	fa02 f303 	lsl.w	r3, r2, r3
 800783c:	69fa      	ldr	r2, [r7, #28]
 800783e:	4313      	orrs	r3, r2
 8007840:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	69fa      	ldr	r2, [r7, #28]
 8007846:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	2b01      	cmp	r3, #1
 800784e:	d00b      	beq.n	8007868 <HAL_GPIO_Init+0x1e4>
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	2b02      	cmp	r3, #2
 8007856:	d007      	beq.n	8007868 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800785c:	2b11      	cmp	r3, #17
 800785e:	d003      	beq.n	8007868 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	2b12      	cmp	r3, #18
 8007866:	d130      	bne.n	80078ca <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	005b      	lsls	r3, r3, #1
 8007872:	2203      	movs	r2, #3
 8007874:	fa02 f303 	lsl.w	r3, r2, r3
 8007878:	43db      	mvns	r3, r3
 800787a:	69fa      	ldr	r2, [r7, #28]
 800787c:	4013      	ands	r3, r2
 800787e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	68da      	ldr	r2, [r3, #12]
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	005b      	lsls	r3, r3, #1
 8007888:	fa02 f303 	lsl.w	r3, r2, r3
 800788c:	69fa      	ldr	r2, [r7, #28]
 800788e:	4313      	orrs	r3, r2
 8007890:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	69fa      	ldr	r2, [r7, #28]
 8007896:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800789e:	2201      	movs	r2, #1
 80078a0:	69bb      	ldr	r3, [r7, #24]
 80078a2:	fa02 f303 	lsl.w	r3, r2, r3
 80078a6:	43db      	mvns	r3, r3
 80078a8:	69fa      	ldr	r2, [r7, #28]
 80078aa:	4013      	ands	r3, r2
 80078ac:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	091b      	lsrs	r3, r3, #4
 80078b4:	f003 0201 	and.w	r2, r3, #1
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	fa02 f303 	lsl.w	r3, r2, r3
 80078be:	69fa      	ldr	r2, [r7, #28]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	69fa      	ldr	r2, [r7, #28]
 80078c8:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	2b03      	cmp	r3, #3
 80078d0:	d107      	bne.n	80078e2 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80078d6:	2b03      	cmp	r3, #3
 80078d8:	d11b      	bne.n	8007912 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d017      	beq.n	8007912 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80078e8:	69bb      	ldr	r3, [r7, #24]
 80078ea:	005b      	lsls	r3, r3, #1
 80078ec:	2203      	movs	r2, #3
 80078ee:	fa02 f303 	lsl.w	r3, r2, r3
 80078f2:	43db      	mvns	r3, r3
 80078f4:	69fa      	ldr	r2, [r7, #28]
 80078f6:	4013      	ands	r3, r2
 80078f8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	689a      	ldr	r2, [r3, #8]
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	005b      	lsls	r3, r3, #1
 8007902:	fa02 f303 	lsl.w	r3, r2, r3
 8007906:	69fa      	ldr	r2, [r7, #28]
 8007908:	4313      	orrs	r3, r2
 800790a:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	69fa      	ldr	r2, [r7, #28]
 8007910:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800791a:	2b00      	cmp	r3, #0
 800791c:	d07c      	beq.n	8007a18 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800791e:	4a47      	ldr	r2, [pc, #284]	@ (8007a3c <HAL_GPIO_Init+0x3b8>)
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	089b      	lsrs	r3, r3, #2
 8007924:	3318      	adds	r3, #24
 8007926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800792a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	f003 0303 	and.w	r3, r3, #3
 8007932:	00db      	lsls	r3, r3, #3
 8007934:	220f      	movs	r2, #15
 8007936:	fa02 f303 	lsl.w	r3, r2, r3
 800793a:	43db      	mvns	r3, r3
 800793c:	69fa      	ldr	r2, [r7, #28]
 800793e:	4013      	ands	r3, r2
 8007940:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	0a9a      	lsrs	r2, r3, #10
 8007946:	4b3e      	ldr	r3, [pc, #248]	@ (8007a40 <HAL_GPIO_Init+0x3bc>)
 8007948:	4013      	ands	r3, r2
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	f002 0203 	and.w	r2, r2, #3
 8007950:	00d2      	lsls	r2, r2, #3
 8007952:	4093      	lsls	r3, r2
 8007954:	69fa      	ldr	r2, [r7, #28]
 8007956:	4313      	orrs	r3, r2
 8007958:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 800795a:	4938      	ldr	r1, [pc, #224]	@ (8007a3c <HAL_GPIO_Init+0x3b8>)
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	089b      	lsrs	r3, r3, #2
 8007960:	3318      	adds	r3, #24
 8007962:	69fa      	ldr	r2, [r7, #28]
 8007964:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8007968:	4b34      	ldr	r3, [pc, #208]	@ (8007a3c <HAL_GPIO_Init+0x3b8>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	43db      	mvns	r3, r3
 8007972:	69fa      	ldr	r2, [r7, #28]
 8007974:	4013      	ands	r3, r2
 8007976:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007980:	2b00      	cmp	r3, #0
 8007982:	d003      	beq.n	800798c <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8007984:	69fa      	ldr	r2, [r7, #28]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	4313      	orrs	r3, r2
 800798a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 800798c:	4a2b      	ldr	r2, [pc, #172]	@ (8007a3c <HAL_GPIO_Init+0x3b8>)
 800798e:	69fb      	ldr	r3, [r7, #28]
 8007990:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8007992:	4b2a      	ldr	r3, [pc, #168]	@ (8007a3c <HAL_GPIO_Init+0x3b8>)
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	43db      	mvns	r3, r3
 800799c:	69fa      	ldr	r2, [r7, #28]
 800799e:	4013      	ands	r3, r2
 80079a0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d003      	beq.n	80079b6 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80079ae:	69fa      	ldr	r2, [r7, #28]
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80079b6:	4a21      	ldr	r2, [pc, #132]	@ (8007a3c <HAL_GPIO_Init+0x3b8>)
 80079b8:	69fb      	ldr	r3, [r7, #28]
 80079ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80079bc:	4b1f      	ldr	r3, [pc, #124]	@ (8007a3c <HAL_GPIO_Init+0x3b8>)
 80079be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079c2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	43db      	mvns	r3, r3
 80079c8:	69fa      	ldr	r2, [r7, #28]
 80079ca:	4013      	ands	r3, r2
 80079cc:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d003      	beq.n	80079e2 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 80079da:	69fa      	ldr	r2, [r7, #28]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	4313      	orrs	r3, r2
 80079e0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80079e2:	4a16      	ldr	r2, [pc, #88]	@ (8007a3c <HAL_GPIO_Init+0x3b8>)
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80079ea:	4b14      	ldr	r3, [pc, #80]	@ (8007a3c <HAL_GPIO_Init+0x3b8>)
 80079ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	43db      	mvns	r3, r3
 80079f6:	69fa      	ldr	r2, [r7, #28]
 80079f8:	4013      	ands	r3, r2
 80079fa:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d003      	beq.n	8007a10 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8007a08:	69fa      	ldr	r2, [r7, #28]
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8007a10:	4a0a      	ldr	r2, [pc, #40]	@ (8007a3c <HAL_GPIO_Init+0x3b8>)
 8007a12:	69fb      	ldr	r3, [r7, #28]
 8007a14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	fa22 f303 	lsr.w	r3, r2, r3
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	f47f ae35 	bne.w	8007698 <HAL_GPIO_Init+0x14>
  }
}
 8007a2e:	bf00      	nop
 8007a30:	bf00      	nop
 8007a32:	3724      	adds	r7, #36	@ 0x24
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr
 8007a3c:	46022000 	.word	0x46022000
 8007a40:	002f7f7f 	.word	0x002f7f7f

08007a44 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b089      	sub	sp, #36	@ 0x24
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8007a56:	e0bc      	b.n	8007bd2 <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8007a58:	2201      	movs	r2, #1
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	4013      	ands	r3, r2
 8007a64:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f000 80ad 	beq.w	8007bcc <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a5e      	ldr	r2, [pc, #376]	@ (8007bf0 <HAL_GPIO_DeInit+0x1ac>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d115      	bne.n	8007aa6 <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 8007a7a:	4a5e      	ldr	r2, [pc, #376]	@ (8007bf4 <HAL_GPIO_DeInit+0x1b0>)
 8007a7c:	69fb      	ldr	r3, [r7, #28]
 8007a7e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007a82:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8007a84:	4a5b      	ldr	r2, [pc, #364]	@ (8007bf4 <HAL_GPIO_DeInit+0x1b0>)
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	00db      	lsls	r3, r3, #3
 8007a8a:	4413      	add	r3, r2
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
 8007a90:	4b57      	ldr	r3, [pc, #348]	@ (8007bf0 <HAL_GPIO_DeInit+0x1ac>)
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	2101      	movs	r1, #1
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	fa01 f303 	lsl.w	r3, r1, r3
 8007a9c:	43db      	mvns	r3, r3
 8007a9e:	4954      	ldr	r1, [pc, #336]	@ (8007bf0 <HAL_GPIO_DeInit+0x1ac>)
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	600b      	str	r3, [r1, #0]
 8007aa4:	e053      	b.n	8007b4e <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
 8007aa6:	4a54      	ldr	r2, [pc, #336]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	089b      	lsrs	r3, r3, #2
 8007aac:	3318      	adds	r3, #24
 8007aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ab2:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	f003 0303 	and.w	r3, r3, #3
 8007aba:	00db      	lsls	r3, r3, #3
 8007abc:	220f      	movs	r2, #15
 8007abe:	fa02 f303 	lsl.w	r3, r2, r3
 8007ac2:	68fa      	ldr	r2, [r7, #12]
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	0a9a      	lsrs	r2, r3, #10
 8007acc:	4b4b      	ldr	r3, [pc, #300]	@ (8007bfc <HAL_GPIO_DeInit+0x1b8>)
 8007ace:	4013      	ands	r3, r2
 8007ad0:	69ba      	ldr	r2, [r7, #24]
 8007ad2:	f002 0203 	and.w	r2, r2, #3
 8007ad6:	00d2      	lsls	r2, r2, #3
 8007ad8:	4093      	lsls	r3, r2
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d136      	bne.n	8007b4e <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
 8007ae0:	4b45      	ldr	r3, [pc, #276]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007ae2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	43db      	mvns	r3, r3
 8007aea:	4943      	ldr	r1, [pc, #268]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007aec:	4013      	ands	r3, r2
 8007aee:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
          EXTI->EMR1 &= ~(iocurrent);
 8007af2:	4b41      	ldr	r3, [pc, #260]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007af4:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	43db      	mvns	r3, r3
 8007afc:	493e      	ldr	r1, [pc, #248]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007afe:	4013      	ands	r3, r2
 8007b00:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
 8007b04:	4b3c      	ldr	r3, [pc, #240]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	43db      	mvns	r3, r3
 8007b0c:	493a      	ldr	r1, [pc, #232]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007b0e:	4013      	ands	r3, r2
 8007b10:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
 8007b12:	4b39      	ldr	r3, [pc, #228]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007b14:	685a      	ldr	r2, [r3, #4]
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	43db      	mvns	r3, r3
 8007b1a:	4937      	ldr	r1, [pc, #220]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007b1c:	4013      	ands	r3, r2
 8007b1e:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
 8007b20:	69bb      	ldr	r3, [r7, #24]
 8007b22:	f003 0303 	and.w	r3, r3, #3
 8007b26:	00db      	lsls	r3, r3, #3
 8007b28:	220f      	movs	r2, #15
 8007b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b2e:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
 8007b30:	4a31      	ldr	r2, [pc, #196]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007b32:	69bb      	ldr	r3, [r7, #24]
 8007b34:	089b      	lsrs	r3, r3, #2
 8007b36:	3318      	adds	r3, #24
 8007b38:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	43da      	mvns	r2, r3
 8007b40:	482d      	ldr	r0, [pc, #180]	@ (8007bf8 <HAL_GPIO_DeInit+0x1b4>)
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	089b      	lsrs	r3, r3, #2
 8007b46:	400a      	ands	r2, r1
 8007b48:	3318      	adds	r3, #24
 8007b4a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	69fb      	ldr	r3, [r7, #28]
 8007b54:	005b      	lsls	r3, r3, #1
 8007b56:	2103      	movs	r1, #3
 8007b58:	fa01 f303 	lsl.w	r3, r1, r3
 8007b5c:	431a      	orrs	r2, r3
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8007b62:	69fb      	ldr	r3, [r7, #28]
 8007b64:	08da      	lsrs	r2, r3, #3
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	3208      	adds	r2, #8
 8007b6a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	f003 0307 	and.w	r3, r3, #7
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	220f      	movs	r2, #15
 8007b78:	fa02 f303 	lsl.w	r3, r2, r3
 8007b7c:	43db      	mvns	r3, r3
 8007b7e:	69fa      	ldr	r2, [r7, #28]
 8007b80:	08d2      	lsrs	r2, r2, #3
 8007b82:	4019      	ands	r1, r3
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	3208      	adds	r2, #8
 8007b88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	689a      	ldr	r2, [r3, #8]
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	005b      	lsls	r3, r3, #1
 8007b94:	2103      	movs	r1, #3
 8007b96:	fa01 f303 	lsl.w	r3, r1, r3
 8007b9a:	43db      	mvns	r3, r3
 8007b9c:	401a      	ands	r2, r3
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	685a      	ldr	r2, [r3, #4]
 8007ba6:	2101      	movs	r1, #1
 8007ba8:	69fb      	ldr	r3, [r7, #28]
 8007baa:	fa01 f303 	lsl.w	r3, r1, r3
 8007bae:	43db      	mvns	r3, r3
 8007bb0:	401a      	ands	r2, r3
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	68da      	ldr	r2, [r3, #12]
 8007bba:	69fb      	ldr	r3, [r7, #28]
 8007bbc:	005b      	lsls	r3, r3, #1
 8007bbe:	2103      	movs	r1, #3
 8007bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8007bc4:	43db      	mvns	r3, r3
 8007bc6:	401a      	ands	r2, r3
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	60da      	str	r2, [r3, #12]
    }

    position++;
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	3301      	adds	r3, #1
 8007bd0:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
 8007bd2:	683a      	ldr	r2, [r7, #0]
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	f47f af3c 	bne.w	8007a58 <HAL_GPIO_DeInit+0x14>
  }
}
 8007be0:	bf00      	nop
 8007be2:	bf00      	nop
 8007be4:	3724      	adds	r7, #36	@ 0x24
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	46020000 	.word	0x46020000
 8007bf4:	0800ee80 	.word	0x0800ee80
 8007bf8:	46022000 	.word	0x46022000
 8007bfc:	002f7f7f 	.word	0x002f7f7f

08007c00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b085      	sub	sp, #20
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	460b      	mov	r3, r1
 8007c0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	691a      	ldr	r2, [r3, #16]
 8007c10:	887b      	ldrh	r3, [r7, #2]
 8007c12:	4013      	ands	r3, r2
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d002      	beq.n	8007c1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	73fb      	strb	r3, [r7, #15]
 8007c1c:	e001      	b.n	8007c22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 8007c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3714      	adds	r7, #20
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	460b      	mov	r3, r1
 8007c3a:	807b      	strh	r3, [r7, #2]
 8007c3c:	4613      	mov	r3, r2
 8007c3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007c40:	787b      	ldrb	r3, [r7, #1]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d003      	beq.n	8007c4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007c46:	887a      	ldrh	r2, [r7, #2]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8007c4c:	e002      	b.n	8007c54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8007c4e:	887a      	ldrh	r2, [r7, #2]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007c54:	bf00      	nop
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b085      	sub	sp, #20
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	460b      	mov	r3, r1
 8007c6a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	695b      	ldr	r3, [r3, #20]
 8007c70:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007c72:	887a      	ldrh	r2, [r7, #2]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	4013      	ands	r3, r2
 8007c78:	041a      	lsls	r2, r3, #16
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	43d9      	mvns	r1, r3
 8007c7e:	887b      	ldrh	r3, [r7, #2]
 8007c80:	400b      	ands	r3, r1
 8007c82:	431a      	orrs	r2, r3
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	619a      	str	r2, [r3, #24]
}
 8007c88:	bf00      	nop
 8007c8a:	3714      	adds	r7, #20
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b082      	sub	sp, #8
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8007c9e:	4b0f      	ldr	r3, [pc, #60]	@ (8007cdc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8007ca0:	68da      	ldr	r2, [r3, #12]
 8007ca2:	88fb      	ldrh	r3, [r7, #6]
 8007ca4:	4013      	ands	r3, r2
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d006      	beq.n	8007cb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8007caa:	4a0c      	ldr	r2, [pc, #48]	@ (8007cdc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8007cac:	88fb      	ldrh	r3, [r7, #6]
 8007cae:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8007cb0:	88fb      	ldrh	r3, [r7, #6]
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f000 f814 	bl	8007ce0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8007cb8:	4b08      	ldr	r3, [pc, #32]	@ (8007cdc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8007cba:	691a      	ldr	r2, [r3, #16]
 8007cbc:	88fb      	ldrh	r3, [r7, #6]
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d006      	beq.n	8007cd2 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8007cc4:	4a05      	ldr	r2, [pc, #20]	@ (8007cdc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8007cc6:	88fb      	ldrh	r3, [r7, #6]
 8007cc8:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8007cca:	88fb      	ldrh	r3, [r7, #6]
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f000 f812 	bl	8007cf6 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8007cd2:	bf00      	nop
 8007cd4:	3708      	adds	r7, #8
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop
 8007cdc:	46022000 	.word	0x46022000

08007ce0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8007cea:	bf00      	nop
 8007cec:	370c      	adds	r7, #12
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf4:	4770      	bx	lr

08007cf6 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8007cf6:	b480      	push	{r7}
 8007cf8:	b083      	sub	sp, #12
 8007cfa:	af00      	add	r7, sp, #0
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8007d10:	4b05      	ldr	r3, [pc, #20]	@ (8007d28 <HAL_ICACHE_Enable+0x1c>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a04      	ldr	r2, [pc, #16]	@ (8007d28 <HAL_ICACHE_Enable+0x1c>)
 8007d16:	f043 0301 	orr.w	r3, r3, #1
 8007d1a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr
 8007d28:	40030400 	.word	0x40030400

08007d2c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b085      	sub	sp, #20
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8007d34:	4b39      	ldr	r3, [pc, #228]	@ (8007e1c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007d3c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8007d3e:	68ba      	ldr	r2, [r7, #8]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d10b      	bne.n	8007d5e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d4c:	d905      	bls.n	8007d5a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007d4e:	4b33      	ldr	r3, [pc, #204]	@ (8007e1c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	4a32      	ldr	r2, [pc, #200]	@ (8007e1c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007d54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d58:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	e057      	b.n	8007e0e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d64:	d90a      	bls.n	8007d7c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8007d66:	4b2d      	ldr	r3, [pc, #180]	@ (8007e1c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	4313      	orrs	r3, r2
 8007d72:	4a2a      	ldr	r2, [pc, #168]	@ (8007e1c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007d74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d78:	60d3      	str	r3, [r2, #12]
 8007d7a:	e007      	b.n	8007d8c <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8007d7c:	4b27      	ldr	r3, [pc, #156]	@ (8007e1c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007d84:	4925      	ldr	r1, [pc, #148]	@ (8007e1c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8007d8c:	4b24      	ldr	r3, [pc, #144]	@ (8007e20 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a24      	ldr	r2, [pc, #144]	@ (8007e24 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007d92:	fba2 2303 	umull	r2, r3, r2, r3
 8007d96:	099b      	lsrs	r3, r3, #6
 8007d98:	2232      	movs	r2, #50	@ 0x32
 8007d9a:	fb02 f303 	mul.w	r3, r2, r3
 8007d9e:	4a21      	ldr	r2, [pc, #132]	@ (8007e24 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007da0:	fba2 2303 	umull	r2, r3, r2, r3
 8007da4:	099b      	lsrs	r3, r3, #6
 8007da6:	3301      	adds	r3, #1
 8007da8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8007daa:	e002      	b.n	8007db2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	3b01      	subs	r3, #1
 8007db0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8007db2:	4b1a      	ldr	r3, [pc, #104]	@ (8007e1c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d102      	bne.n	8007dc4 <HAL_PWREx_ControlVoltageScaling+0x98>
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d1f3      	bne.n	8007dac <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d01b      	beq.n	8007e02 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8007dca:	4b15      	ldr	r3, [pc, #84]	@ (8007e20 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a15      	ldr	r2, [pc, #84]	@ (8007e24 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8007dd4:	099b      	lsrs	r3, r3, #6
 8007dd6:	2232      	movs	r2, #50	@ 0x32
 8007dd8:	fb02 f303 	mul.w	r3, r2, r3
 8007ddc:	4a11      	ldr	r2, [pc, #68]	@ (8007e24 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007dde:	fba2 2303 	umull	r2, r3, r2, r3
 8007de2:	099b      	lsrs	r3, r3, #6
 8007de4:	3301      	adds	r3, #1
 8007de6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8007de8:	e002      	b.n	8007df0 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	3b01      	subs	r3, #1
 8007dee:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8007df0:	4b0a      	ldr	r3, [pc, #40]	@ (8007e1c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007df4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d102      	bne.n	8007e02 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1f3      	bne.n	8007dea <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d101      	bne.n	8007e0c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8007e08:	2303      	movs	r3, #3
 8007e0a:	e000      	b.n	8007e0e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8007e0c:	2300      	movs	r3, #0
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3714      	adds	r7, #20
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop
 8007e1c:	46020800 	.word	0x46020800
 8007e20:	2000035c 	.word	0x2000035c
 8007e24:	10624dd3 	.word	0x10624dd3

08007e28 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8007e2c:	4b04      	ldr	r3, [pc, #16]	@ (8007e40 <HAL_PWREx_GetVoltageRange+0x18>)
 8007e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	46bd      	mov	sp, r7
 8007e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3c:	4770      	bx	lr
 8007e3e:	bf00      	nop
 8007e40:	46020800 	.word	0x46020800

08007e44 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 8007e44:	b480      	push	{r7}
 8007e46:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 8007e48:	4b05      	ldr	r3, [pc, #20]	@ (8007e60 <HAL_PWREx_EnableVddA+0x1c>)
 8007e4a:	691b      	ldr	r3, [r3, #16]
 8007e4c:	4a04      	ldr	r2, [pc, #16]	@ (8007e60 <HAL_PWREx_EnableVddA+0x1c>)
 8007e4e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e52:	6113      	str	r3, [r2, #16]
}
 8007e54:	bf00      	nop
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop
 8007e60:	46020800 	.word	0x46020800

08007e64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b08e      	sub	sp, #56	@ 0x38
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d102      	bne.n	8007e7e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	f000 bec8 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e7e:	4b99      	ldr	r3, [pc, #612]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007e80:	69db      	ldr	r3, [r3, #28]
 8007e82:	f003 030c 	and.w	r3, r3, #12
 8007e86:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e88:	4b96      	ldr	r3, [pc, #600]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e8c:	f003 0303 	and.w	r3, r3, #3
 8007e90:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f003 0310 	and.w	r3, r3, #16
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	f000 816c 	beq.w	8008178 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d007      	beq.n	8007eb6 <HAL_RCC_OscConfig+0x52>
 8007ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea8:	2b0c      	cmp	r3, #12
 8007eaa:	f040 80de 	bne.w	800806a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	f040 80da 	bne.w	800806a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	69db      	ldr	r3, [r3, #28]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d102      	bne.n	8007ec4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	f000 bea5 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ec8:	4b86      	ldr	r3, [pc, #536]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d004      	beq.n	8007ede <HAL_RCC_OscConfig+0x7a>
 8007ed4:	4b83      	ldr	r3, [pc, #524]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007edc:	e005      	b.n	8007eea <HAL_RCC_OscConfig+0x86>
 8007ede:	4b81      	ldr	r3, [pc, #516]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007ee0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007ee4:	041b      	lsls	r3, r3, #16
 8007ee6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d255      	bcs.n	8007f9a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d10a      	bne.n	8007f0a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f001 f9a1 	bl	8009240 <RCC_SetFlashLatencyFromMSIRange>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d002      	beq.n	8007f0a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	f000 be82 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007f0a:	4b76      	ldr	r3, [pc, #472]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	4a75      	ldr	r2, [pc, #468]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007f14:	6093      	str	r3, [r2, #8]
 8007f16:	4b73      	ldr	r3, [pc, #460]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f22:	4970      	ldr	r1, [pc, #448]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f24:	4313      	orrs	r3, r2
 8007f26:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f2c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007f30:	d309      	bcc.n	8007f46 <HAL_RCC_OscConfig+0xe2>
 8007f32:	4b6c      	ldr	r3, [pc, #432]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	f023 021f 	bic.w	r2, r3, #31
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6a1b      	ldr	r3, [r3, #32]
 8007f3e:	4969      	ldr	r1, [pc, #420]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f40:	4313      	orrs	r3, r2
 8007f42:	60cb      	str	r3, [r1, #12]
 8007f44:	e07e      	b.n	8008044 <HAL_RCC_OscConfig+0x1e0>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	da0a      	bge.n	8007f64 <HAL_RCC_OscConfig+0x100>
 8007f4e:	4b65      	ldr	r3, [pc, #404]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f50:	68db      	ldr	r3, [r3, #12]
 8007f52:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6a1b      	ldr	r3, [r3, #32]
 8007f5a:	015b      	lsls	r3, r3, #5
 8007f5c:	4961      	ldr	r1, [pc, #388]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	60cb      	str	r3, [r1, #12]
 8007f62:	e06f      	b.n	8008044 <HAL_RCC_OscConfig+0x1e0>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f6c:	d30a      	bcc.n	8007f84 <HAL_RCC_OscConfig+0x120>
 8007f6e:	4b5d      	ldr	r3, [pc, #372]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f70:	68db      	ldr	r3, [r3, #12]
 8007f72:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a1b      	ldr	r3, [r3, #32]
 8007f7a:	029b      	lsls	r3, r3, #10
 8007f7c:	4959      	ldr	r1, [pc, #356]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	60cb      	str	r3, [r1, #12]
 8007f82:	e05f      	b.n	8008044 <HAL_RCC_OscConfig+0x1e0>
 8007f84:	4b57      	ldr	r3, [pc, #348]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6a1b      	ldr	r3, [r3, #32]
 8007f90:	03db      	lsls	r3, r3, #15
 8007f92:	4954      	ldr	r1, [pc, #336]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f94:	4313      	orrs	r3, r2
 8007f96:	60cb      	str	r3, [r1, #12]
 8007f98:	e054      	b.n	8008044 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007f9a:	4b52      	ldr	r3, [pc, #328]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007f9c:	689b      	ldr	r3, [r3, #8]
 8007f9e:	4a51      	ldr	r2, [pc, #324]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007fa0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007fa4:	6093      	str	r3, [r2, #8]
 8007fa6:	4b4f      	ldr	r3, [pc, #316]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb2:	494c      	ldr	r1, [pc, #304]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fbc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007fc0:	d309      	bcc.n	8007fd6 <HAL_RCC_OscConfig+0x172>
 8007fc2:	4b48      	ldr	r3, [pc, #288]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	f023 021f 	bic.w	r2, r3, #31
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6a1b      	ldr	r3, [r3, #32]
 8007fce:	4945      	ldr	r1, [pc, #276]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	60cb      	str	r3, [r1, #12]
 8007fd4:	e028      	b.n	8008028 <HAL_RCC_OscConfig+0x1c4>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	da0a      	bge.n	8007ff4 <HAL_RCC_OscConfig+0x190>
 8007fde:	4b41      	ldr	r3, [pc, #260]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007fe0:	68db      	ldr	r3, [r3, #12]
 8007fe2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6a1b      	ldr	r3, [r3, #32]
 8007fea:	015b      	lsls	r3, r3, #5
 8007fec:	493d      	ldr	r1, [pc, #244]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	60cb      	str	r3, [r1, #12]
 8007ff2:	e019      	b.n	8008028 <HAL_RCC_OscConfig+0x1c4>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ffc:	d30a      	bcc.n	8008014 <HAL_RCC_OscConfig+0x1b0>
 8007ffe:	4b39      	ldr	r3, [pc, #228]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8008000:	68db      	ldr	r3, [r3, #12]
 8008002:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	029b      	lsls	r3, r3, #10
 800800c:	4935      	ldr	r1, [pc, #212]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 800800e:	4313      	orrs	r3, r2
 8008010:	60cb      	str	r3, [r1, #12]
 8008012:	e009      	b.n	8008028 <HAL_RCC_OscConfig+0x1c4>
 8008014:	4b33      	ldr	r3, [pc, #204]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6a1b      	ldr	r3, [r3, #32]
 8008020:	03db      	lsls	r3, r3, #15
 8008022:	4930      	ldr	r1, [pc, #192]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8008024:	4313      	orrs	r3, r2
 8008026:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802a:	2b00      	cmp	r3, #0
 800802c:	d10a      	bne.n	8008044 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008032:	4618      	mov	r0, r3
 8008034:	f001 f904 	bl	8009240 <RCC_SetFlashLatencyFromMSIRange>
 8008038:	4603      	mov	r3, r0
 800803a:	2b00      	cmp	r3, #0
 800803c:	d002      	beq.n	8008044 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	f000 bde5 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8008044:	f001 f8e2 	bl	800920c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008048:	4b27      	ldr	r3, [pc, #156]	@ (80080e8 <HAL_RCC_OscConfig+0x284>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4618      	mov	r0, r3
 800804e:	f7fa fe81 	bl	8002d54 <HAL_InitTick>
 8008052:	4603      	mov	r3, r0
 8008054:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8008058:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800805c:	2b00      	cmp	r3, #0
 800805e:	f000 808a 	beq.w	8008176 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8008062:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008066:	f000 bdd2 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	69db      	ldr	r3, [r3, #28]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d066      	beq.n	8008140 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8008072:	4b1c      	ldr	r3, [pc, #112]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a1b      	ldr	r2, [pc, #108]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 8008078:	f043 0301 	orr.w	r3, r3, #1
 800807c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800807e:	f7fa fef3 	bl	8002e68 <HAL_GetTick>
 8008082:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8008084:	e009      	b.n	800809a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008086:	f7fa feef 	bl	8002e68 <HAL_GetTick>
 800808a:	4602      	mov	r2, r0
 800808c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800808e:	1ad3      	subs	r3, r2, r3
 8008090:	2b02      	cmp	r3, #2
 8008092:	d902      	bls.n	800809a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8008094:	2303      	movs	r3, #3
 8008096:	f000 bdba 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800809a:	4b12      	ldr	r3, [pc, #72]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f003 0304 	and.w	r3, r3, #4
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d0ef      	beq.n	8008086 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80080a6:	4b0f      	ldr	r3, [pc, #60]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	4a0e      	ldr	r2, [pc, #56]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 80080ac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80080b0:	6093      	str	r3, [r2, #8]
 80080b2:	4b0c      	ldr	r3, [pc, #48]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080be:	4909      	ldr	r1, [pc, #36]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 80080c0:	4313      	orrs	r3, r2
 80080c2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080c8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80080cc:	d30e      	bcc.n	80080ec <HAL_RCC_OscConfig+0x288>
 80080ce:	4b05      	ldr	r3, [pc, #20]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	f023 021f 	bic.w	r2, r3, #31
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6a1b      	ldr	r3, [r3, #32]
 80080da:	4902      	ldr	r1, [pc, #8]	@ (80080e4 <HAL_RCC_OscConfig+0x280>)
 80080dc:	4313      	orrs	r3, r2
 80080de:	60cb      	str	r3, [r1, #12]
 80080e0:	e04a      	b.n	8008178 <HAL_RCC_OscConfig+0x314>
 80080e2:	bf00      	nop
 80080e4:	46020c00 	.word	0x46020c00
 80080e8:	20000360 	.word	0x20000360
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	da0a      	bge.n	800810a <HAL_RCC_OscConfig+0x2a6>
 80080f4:	4b98      	ldr	r3, [pc, #608]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6a1b      	ldr	r3, [r3, #32]
 8008100:	015b      	lsls	r3, r3, #5
 8008102:	4995      	ldr	r1, [pc, #596]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008104:	4313      	orrs	r3, r2
 8008106:	60cb      	str	r3, [r1, #12]
 8008108:	e036      	b.n	8008178 <HAL_RCC_OscConfig+0x314>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800810e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008112:	d30a      	bcc.n	800812a <HAL_RCC_OscConfig+0x2c6>
 8008114:	4b90      	ldr	r3, [pc, #576]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a1b      	ldr	r3, [r3, #32]
 8008120:	029b      	lsls	r3, r3, #10
 8008122:	498d      	ldr	r1, [pc, #564]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008124:	4313      	orrs	r3, r2
 8008126:	60cb      	str	r3, [r1, #12]
 8008128:	e026      	b.n	8008178 <HAL_RCC_OscConfig+0x314>
 800812a:	4b8b      	ldr	r3, [pc, #556]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6a1b      	ldr	r3, [r3, #32]
 8008136:	03db      	lsls	r3, r3, #15
 8008138:	4987      	ldr	r1, [pc, #540]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 800813a:	4313      	orrs	r3, r2
 800813c:	60cb      	str	r3, [r1, #12]
 800813e:	e01b      	b.n	8008178 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8008140:	4b85      	ldr	r3, [pc, #532]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a84      	ldr	r2, [pc, #528]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008146:	f023 0301 	bic.w	r3, r3, #1
 800814a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800814c:	f7fa fe8c 	bl	8002e68 <HAL_GetTick>
 8008150:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8008152:	e009      	b.n	8008168 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008154:	f7fa fe88 	bl	8002e68 <HAL_GetTick>
 8008158:	4602      	mov	r2, r0
 800815a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800815c:	1ad3      	subs	r3, r2, r3
 800815e:	2b02      	cmp	r3, #2
 8008160:	d902      	bls.n	8008168 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8008162:	2303      	movs	r3, #3
 8008164:	f000 bd53 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8008168:	4b7b      	ldr	r3, [pc, #492]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f003 0304 	and.w	r3, r3, #4
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1ef      	bne.n	8008154 <HAL_RCC_OscConfig+0x2f0>
 8008174:	e000      	b.n	8008178 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8008176:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 0301 	and.w	r3, r3, #1
 8008180:	2b00      	cmp	r3, #0
 8008182:	f000 808b 	beq.w	800829c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8008186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008188:	2b08      	cmp	r3, #8
 800818a:	d005      	beq.n	8008198 <HAL_RCC_OscConfig+0x334>
 800818c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800818e:	2b0c      	cmp	r3, #12
 8008190:	d109      	bne.n	80081a6 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008194:	2b03      	cmp	r3, #3
 8008196:	d106      	bne.n	80081a6 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d17d      	bne.n	800829c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	f000 bd34 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081ae:	d106      	bne.n	80081be <HAL_RCC_OscConfig+0x35a>
 80081b0:	4b69      	ldr	r3, [pc, #420]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a68      	ldr	r2, [pc, #416]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80081b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80081ba:	6013      	str	r3, [r2, #0]
 80081bc:	e041      	b.n	8008242 <HAL_RCC_OscConfig+0x3de>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	685b      	ldr	r3, [r3, #4]
 80081c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80081c6:	d112      	bne.n	80081ee <HAL_RCC_OscConfig+0x38a>
 80081c8:	4b63      	ldr	r3, [pc, #396]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a62      	ldr	r2, [pc, #392]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80081ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80081d2:	6013      	str	r3, [r2, #0]
 80081d4:	4b60      	ldr	r3, [pc, #384]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a5f      	ldr	r2, [pc, #380]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80081da:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80081de:	6013      	str	r3, [r2, #0]
 80081e0:	4b5d      	ldr	r3, [pc, #372]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a5c      	ldr	r2, [pc, #368]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80081e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80081ea:	6013      	str	r3, [r2, #0]
 80081ec:	e029      	b.n	8008242 <HAL_RCC_OscConfig+0x3de>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80081f6:	d112      	bne.n	800821e <HAL_RCC_OscConfig+0x3ba>
 80081f8:	4b57      	ldr	r3, [pc, #348]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a56      	ldr	r2, [pc, #344]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80081fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008202:	6013      	str	r3, [r2, #0]
 8008204:	4b54      	ldr	r3, [pc, #336]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a53      	ldr	r2, [pc, #332]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 800820a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800820e:	6013      	str	r3, [r2, #0]
 8008210:	4b51      	ldr	r3, [pc, #324]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a50      	ldr	r2, [pc, #320]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008216:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800821a:	6013      	str	r3, [r2, #0]
 800821c:	e011      	b.n	8008242 <HAL_RCC_OscConfig+0x3de>
 800821e:	4b4e      	ldr	r3, [pc, #312]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a4d      	ldr	r2, [pc, #308]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008224:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008228:	6013      	str	r3, [r2, #0]
 800822a:	4b4b      	ldr	r3, [pc, #300]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a4a      	ldr	r2, [pc, #296]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008230:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008234:	6013      	str	r3, [r2, #0]
 8008236:	4b48      	ldr	r3, [pc, #288]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4a47      	ldr	r2, [pc, #284]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 800823c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008240:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d014      	beq.n	8008274 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800824a:	f7fa fe0d 	bl	8002e68 <HAL_GetTick>
 800824e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008250:	e009      	b.n	8008266 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008252:	f7fa fe09 	bl	8002e68 <HAL_GetTick>
 8008256:	4602      	mov	r2, r0
 8008258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800825a:	1ad3      	subs	r3, r2, r3
 800825c:	2b64      	cmp	r3, #100	@ 0x64
 800825e:	d902      	bls.n	8008266 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8008260:	2303      	movs	r3, #3
 8008262:	f000 bcd4 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008266:	4b3c      	ldr	r3, [pc, #240]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800826e:	2b00      	cmp	r3, #0
 8008270:	d0ef      	beq.n	8008252 <HAL_RCC_OscConfig+0x3ee>
 8008272:	e013      	b.n	800829c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8008274:	f7fa fdf8 	bl	8002e68 <HAL_GetTick>
 8008278:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800827a:	e009      	b.n	8008290 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800827c:	f7fa fdf4 	bl	8002e68 <HAL_GetTick>
 8008280:	4602      	mov	r2, r0
 8008282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008284:	1ad3      	subs	r3, r2, r3
 8008286:	2b64      	cmp	r3, #100	@ 0x64
 8008288:	d902      	bls.n	8008290 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	f000 bcbf 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008290:	4b31      	ldr	r3, [pc, #196]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1ef      	bne.n	800827c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f003 0302 	and.w	r3, r3, #2
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d05f      	beq.n	8008368 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80082a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082aa:	2b04      	cmp	r3, #4
 80082ac:	d005      	beq.n	80082ba <HAL_RCC_OscConfig+0x456>
 80082ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b0:	2b0c      	cmp	r3, #12
 80082b2:	d114      	bne.n	80082de <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80082b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d111      	bne.n	80082de <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d102      	bne.n	80082c8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80082c2:	2301      	movs	r3, #1
 80082c4:	f000 bca3 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80082c8:	4b23      	ldr	r3, [pc, #140]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80082ca:	691b      	ldr	r3, [r3, #16]
 80082cc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	041b      	lsls	r3, r3, #16
 80082d6:	4920      	ldr	r1, [pc, #128]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80082d8:	4313      	orrs	r3, r2
 80082da:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80082dc:	e044      	b.n	8008368 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d024      	beq.n	8008330 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80082e6:	4b1c      	ldr	r3, [pc, #112]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a1b      	ldr	r2, [pc, #108]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 80082ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082f0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80082f2:	f7fa fdb9 	bl	8002e68 <HAL_GetTick>
 80082f6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80082f8:	e009      	b.n	800830e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082fa:	f7fa fdb5 	bl	8002e68 <HAL_GetTick>
 80082fe:	4602      	mov	r2, r0
 8008300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008302:	1ad3      	subs	r3, r2, r3
 8008304:	2b02      	cmp	r3, #2
 8008306:	d902      	bls.n	800830e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008308:	2303      	movs	r3, #3
 800830a:	f000 bc80 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800830e:	4b12      	ldr	r3, [pc, #72]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008316:	2b00      	cmp	r3, #0
 8008318:	d0ef      	beq.n	80082fa <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800831a:	4b0f      	ldr	r3, [pc, #60]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 800831c:	691b      	ldr	r3, [r3, #16]
 800831e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	041b      	lsls	r3, r3, #16
 8008328:	490b      	ldr	r1, [pc, #44]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 800832a:	4313      	orrs	r3, r2
 800832c:	610b      	str	r3, [r1, #16]
 800832e:	e01b      	b.n	8008368 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8008330:	4b09      	ldr	r3, [pc, #36]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a08      	ldr	r2, [pc, #32]	@ (8008358 <HAL_RCC_OscConfig+0x4f4>)
 8008336:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800833a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800833c:	f7fa fd94 	bl	8002e68 <HAL_GetTick>
 8008340:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008342:	e00b      	b.n	800835c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008344:	f7fa fd90 	bl	8002e68 <HAL_GetTick>
 8008348:	4602      	mov	r2, r0
 800834a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800834c:	1ad3      	subs	r3, r2, r3
 800834e:	2b02      	cmp	r3, #2
 8008350:	d904      	bls.n	800835c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8008352:	2303      	movs	r3, #3
 8008354:	f000 bc5b 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
 8008358:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800835c:	4baf      	ldr	r3, [pc, #700]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1ed      	bne.n	8008344 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f003 0308 	and.w	r3, r3, #8
 8008370:	2b00      	cmp	r3, #0
 8008372:	f000 80c8 	beq.w	8008506 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8008376:	2300      	movs	r3, #0
 8008378:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800837c:	4ba7      	ldr	r3, [pc, #668]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 800837e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008382:	f003 0304 	and.w	r3, r3, #4
 8008386:	2b00      	cmp	r3, #0
 8008388:	d111      	bne.n	80083ae <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800838a:	4ba4      	ldr	r3, [pc, #656]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 800838c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008390:	4aa2      	ldr	r2, [pc, #648]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 8008392:	f043 0304 	orr.w	r3, r3, #4
 8008396:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800839a:	4ba0      	ldr	r3, [pc, #640]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 800839c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083a0:	f003 0304 	and.w	r3, r3, #4
 80083a4:	617b      	str	r3, [r7, #20]
 80083a6:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80083a8:	2301      	movs	r3, #1
 80083aa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80083ae:	4b9c      	ldr	r3, [pc, #624]	@ (8008620 <HAL_RCC_OscConfig+0x7bc>)
 80083b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b2:	f003 0301 	and.w	r3, r3, #1
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d119      	bne.n	80083ee <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80083ba:	4b99      	ldr	r3, [pc, #612]	@ (8008620 <HAL_RCC_OscConfig+0x7bc>)
 80083bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083be:	4a98      	ldr	r2, [pc, #608]	@ (8008620 <HAL_RCC_OscConfig+0x7bc>)
 80083c0:	f043 0301 	orr.w	r3, r3, #1
 80083c4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80083c6:	f7fa fd4f 	bl	8002e68 <HAL_GetTick>
 80083ca:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80083cc:	e009      	b.n	80083e2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083ce:	f7fa fd4b 	bl	8002e68 <HAL_GetTick>
 80083d2:	4602      	mov	r2, r0
 80083d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083d6:	1ad3      	subs	r3, r2, r3
 80083d8:	2b02      	cmp	r3, #2
 80083da:	d902      	bls.n	80083e2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80083dc:	2303      	movs	r3, #3
 80083de:	f000 bc16 	b.w	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80083e2:	4b8f      	ldr	r3, [pc, #572]	@ (8008620 <HAL_RCC_OscConfig+0x7bc>)
 80083e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083e6:	f003 0301 	and.w	r3, r3, #1
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d0ef      	beq.n	80083ce <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d05f      	beq.n	80084b6 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80083f6:	4b89      	ldr	r3, [pc, #548]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80083f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083fc:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	699a      	ldr	r2, [r3, #24]
 8008402:	6a3b      	ldr	r3, [r7, #32]
 8008404:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008408:	429a      	cmp	r2, r3
 800840a:	d037      	beq.n	800847c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800840c:	6a3b      	ldr	r3, [r7, #32]
 800840e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008412:	2b00      	cmp	r3, #0
 8008414:	d006      	beq.n	8008424 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8008416:	6a3b      	ldr	r3, [r7, #32]
 8008418:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800841c:	2b00      	cmp	r3, #0
 800841e:	d101      	bne.n	8008424 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	e3f4      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8008424:	6a3b      	ldr	r3, [r7, #32]
 8008426:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800842a:	2b00      	cmp	r3, #0
 800842c:	d01b      	beq.n	8008466 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800842e:	4b7b      	ldr	r3, [pc, #492]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 8008430:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008434:	4a79      	ldr	r2, [pc, #484]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 8008436:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800843a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800843e:	f7fa fd13 	bl	8002e68 <HAL_GetTick>
 8008442:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8008444:	e008      	b.n	8008458 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008446:	f7fa fd0f 	bl	8002e68 <HAL_GetTick>
 800844a:	4602      	mov	r2, r0
 800844c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800844e:	1ad3      	subs	r3, r2, r3
 8008450:	2b05      	cmp	r3, #5
 8008452:	d901      	bls.n	8008458 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8008454:	2303      	movs	r3, #3
 8008456:	e3da      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8008458:	4b70      	ldr	r3, [pc, #448]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 800845a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800845e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008462:	2b00      	cmp	r3, #0
 8008464:	d1ef      	bne.n	8008446 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8008466:	4b6d      	ldr	r3, [pc, #436]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 8008468:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800846c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	699b      	ldr	r3, [r3, #24]
 8008474:	4969      	ldr	r1, [pc, #420]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 8008476:	4313      	orrs	r3, r2
 8008478:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800847c:	4b67      	ldr	r3, [pc, #412]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 800847e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008482:	4a66      	ldr	r2, [pc, #408]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 8008484:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008488:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800848c:	f7fa fcec 	bl	8002e68 <HAL_GetTick>
 8008490:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8008492:	e008      	b.n	80084a6 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008494:	f7fa fce8 	bl	8002e68 <HAL_GetTick>
 8008498:	4602      	mov	r2, r0
 800849a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	2b05      	cmp	r3, #5
 80084a0:	d901      	bls.n	80084a6 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80084a2:	2303      	movs	r3, #3
 80084a4:	e3b3      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80084a6:	4b5d      	ldr	r3, [pc, #372]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80084a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d0ef      	beq.n	8008494 <HAL_RCC_OscConfig+0x630>
 80084b4:	e01b      	b.n	80084ee <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80084b6:	4b59      	ldr	r3, [pc, #356]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80084b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084bc:	4a57      	ldr	r2, [pc, #348]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80084be:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80084c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80084c6:	f7fa fccf 	bl	8002e68 <HAL_GetTick>
 80084ca:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80084cc:	e008      	b.n	80084e0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084ce:	f7fa fccb 	bl	8002e68 <HAL_GetTick>
 80084d2:	4602      	mov	r2, r0
 80084d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084d6:	1ad3      	subs	r3, r2, r3
 80084d8:	2b05      	cmp	r3, #5
 80084da:	d901      	bls.n	80084e0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80084dc:	2303      	movs	r3, #3
 80084de:	e396      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80084e0:	4b4e      	ldr	r3, [pc, #312]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80084e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1ef      	bne.n	80084ce <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80084ee:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d107      	bne.n	8008506 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084f6:	4b49      	ldr	r3, [pc, #292]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80084f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084fc:	4a47      	ldr	r2, [pc, #284]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80084fe:	f023 0304 	bic.w	r3, r3, #4
 8008502:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f003 0304 	and.w	r3, r3, #4
 800850e:	2b00      	cmp	r3, #0
 8008510:	f000 8111 	beq.w	8008736 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8008514:	2300      	movs	r3, #0
 8008516:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800851a:	4b40      	ldr	r3, [pc, #256]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 800851c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008520:	f003 0304 	and.w	r3, r3, #4
 8008524:	2b00      	cmp	r3, #0
 8008526:	d111      	bne.n	800854c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008528:	4b3c      	ldr	r3, [pc, #240]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 800852a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800852e:	4a3b      	ldr	r2, [pc, #236]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 8008530:	f043 0304 	orr.w	r3, r3, #4
 8008534:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008538:	4b38      	ldr	r3, [pc, #224]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 800853a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800853e:	f003 0304 	and.w	r3, r3, #4
 8008542:	613b      	str	r3, [r7, #16]
 8008544:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8008546:	2301      	movs	r3, #1
 8008548:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800854c:	4b34      	ldr	r3, [pc, #208]	@ (8008620 <HAL_RCC_OscConfig+0x7bc>)
 800854e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008550:	f003 0301 	and.w	r3, r3, #1
 8008554:	2b00      	cmp	r3, #0
 8008556:	d118      	bne.n	800858a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8008558:	4b31      	ldr	r3, [pc, #196]	@ (8008620 <HAL_RCC_OscConfig+0x7bc>)
 800855a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800855c:	4a30      	ldr	r2, [pc, #192]	@ (8008620 <HAL_RCC_OscConfig+0x7bc>)
 800855e:	f043 0301 	orr.w	r3, r3, #1
 8008562:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008564:	f7fa fc80 	bl	8002e68 <HAL_GetTick>
 8008568:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800856a:	e008      	b.n	800857e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800856c:	f7fa fc7c 	bl	8002e68 <HAL_GetTick>
 8008570:	4602      	mov	r2, r0
 8008572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008574:	1ad3      	subs	r3, r2, r3
 8008576:	2b02      	cmp	r3, #2
 8008578:	d901      	bls.n	800857e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800857a:	2303      	movs	r3, #3
 800857c:	e347      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800857e:	4b28      	ldr	r3, [pc, #160]	@ (8008620 <HAL_RCC_OscConfig+0x7bc>)
 8008580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008582:	f003 0301 	and.w	r3, r3, #1
 8008586:	2b00      	cmp	r3, #0
 8008588:	d0f0      	beq.n	800856c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	f003 0301 	and.w	r3, r3, #1
 8008592:	2b00      	cmp	r3, #0
 8008594:	d01f      	beq.n	80085d6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	689b      	ldr	r3, [r3, #8]
 800859a:	f003 0304 	and.w	r3, r3, #4
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d010      	beq.n	80085c4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80085a2:	4b1e      	ldr	r3, [pc, #120]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80085a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085a8:	4a1c      	ldr	r2, [pc, #112]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80085aa:	f043 0304 	orr.w	r3, r3, #4
 80085ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80085b2:	4b1a      	ldr	r3, [pc, #104]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80085b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085b8:	4a18      	ldr	r2, [pc, #96]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80085ba:	f043 0301 	orr.w	r3, r3, #1
 80085be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80085c2:	e018      	b.n	80085f6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80085c4:	4b15      	ldr	r3, [pc, #84]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80085c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085ca:	4a14      	ldr	r2, [pc, #80]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80085cc:	f043 0301 	orr.w	r3, r3, #1
 80085d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80085d4:	e00f      	b.n	80085f6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80085d6:	4b11      	ldr	r3, [pc, #68]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80085d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085dc:	4a0f      	ldr	r2, [pc, #60]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80085de:	f023 0301 	bic.w	r3, r3, #1
 80085e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80085e6:	4b0d      	ldr	r3, [pc, #52]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80085e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085ec:	4a0b      	ldr	r2, [pc, #44]	@ (800861c <HAL_RCC_OscConfig+0x7b8>)
 80085ee:	f023 0304 	bic.w	r3, r3, #4
 80085f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d057      	beq.n	80086ae <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80085fe:	f7fa fc33 	bl	8002e68 <HAL_GetTick>
 8008602:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008604:	e00e      	b.n	8008624 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008606:	f7fa fc2f 	bl	8002e68 <HAL_GetTick>
 800860a:	4602      	mov	r2, r0
 800860c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800860e:	1ad3      	subs	r3, r2, r3
 8008610:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008614:	4293      	cmp	r3, r2
 8008616:	d905      	bls.n	8008624 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8008618:	2303      	movs	r3, #3
 800861a:	e2f8      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
 800861c:	46020c00 	.word	0x46020c00
 8008620:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008624:	4b9c      	ldr	r3, [pc, #624]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008626:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800862a:	f003 0302 	and.w	r3, r3, #2
 800862e:	2b00      	cmp	r3, #0
 8008630:	d0e9      	beq.n	8008606 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800863a:	2b00      	cmp	r3, #0
 800863c:	d01b      	beq.n	8008676 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800863e:	4b96      	ldr	r3, [pc, #600]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008640:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008644:	4a94      	ldr	r2, [pc, #592]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800864a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800864e:	e00a      	b.n	8008666 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008650:	f7fa fc0a 	bl	8002e68 <HAL_GetTick>
 8008654:	4602      	mov	r2, r0
 8008656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800865e:	4293      	cmp	r3, r2
 8008660:	d901      	bls.n	8008666 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8008662:	2303      	movs	r3, #3
 8008664:	e2d3      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8008666:	4b8c      	ldr	r3, [pc, #560]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008668:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800866c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008670:	2b00      	cmp	r3, #0
 8008672:	d0ed      	beq.n	8008650 <HAL_RCC_OscConfig+0x7ec>
 8008674:	e053      	b.n	800871e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008676:	4b88      	ldr	r3, [pc, #544]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008678:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800867c:	4a86      	ldr	r2, [pc, #536]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 800867e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008682:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008686:	e00a      	b.n	800869e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008688:	f7fa fbee 	bl	8002e68 <HAL_GetTick>
 800868c:	4602      	mov	r2, r0
 800868e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008690:	1ad3      	subs	r3, r2, r3
 8008692:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008696:	4293      	cmp	r3, r2
 8008698:	d901      	bls.n	800869e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800869a:	2303      	movs	r3, #3
 800869c:	e2b7      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800869e:	4b7e      	ldr	r3, [pc, #504]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80086a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d1ed      	bne.n	8008688 <HAL_RCC_OscConfig+0x824>
 80086ac:	e037      	b.n	800871e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80086ae:	f7fa fbdb 	bl	8002e68 <HAL_GetTick>
 80086b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80086b4:	e00a      	b.n	80086cc <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086b6:	f7fa fbd7 	bl	8002e68 <HAL_GetTick>
 80086ba:	4602      	mov	r2, r0
 80086bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086be:	1ad3      	subs	r3, r2, r3
 80086c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d901      	bls.n	80086cc <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80086c8:	2303      	movs	r3, #3
 80086ca:	e2a0      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80086cc:	4b72      	ldr	r3, [pc, #456]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80086ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086d2:	f003 0302 	and.w	r3, r3, #2
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1ed      	bne.n	80086b6 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80086da:	4b6f      	ldr	r3, [pc, #444]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80086dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d01a      	beq.n	800871e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80086e8:	4b6b      	ldr	r3, [pc, #428]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80086ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086ee:	4a6a      	ldr	r2, [pc, #424]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80086f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80086f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80086f8:	e00a      	b.n	8008710 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086fa:	f7fa fbb5 	bl	8002e68 <HAL_GetTick>
 80086fe:	4602      	mov	r2, r0
 8008700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008702:	1ad3      	subs	r3, r2, r3
 8008704:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008708:	4293      	cmp	r3, r2
 800870a:	d901      	bls.n	8008710 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 800870c:	2303      	movs	r3, #3
 800870e:	e27e      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008710:	4b61      	ldr	r3, [pc, #388]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008712:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008716:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1ed      	bne.n	80086fa <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800871e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8008722:	2b01      	cmp	r3, #1
 8008724:	d107      	bne.n	8008736 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008726:	4b5c      	ldr	r3, [pc, #368]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008728:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800872c:	4a5a      	ldr	r2, [pc, #360]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 800872e:	f023 0304 	bic.w	r3, r3, #4
 8008732:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f003 0320 	and.w	r3, r3, #32
 800873e:	2b00      	cmp	r3, #0
 8008740:	d036      	beq.n	80087b0 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008746:	2b00      	cmp	r3, #0
 8008748:	d019      	beq.n	800877e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800874a:	4b53      	ldr	r3, [pc, #332]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a52      	ldr	r2, [pc, #328]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008750:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008754:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008756:	f7fa fb87 	bl	8002e68 <HAL_GetTick>
 800875a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800875c:	e008      	b.n	8008770 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800875e:	f7fa fb83 	bl	8002e68 <HAL_GetTick>
 8008762:	4602      	mov	r2, r0
 8008764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008766:	1ad3      	subs	r3, r2, r3
 8008768:	2b02      	cmp	r3, #2
 800876a:	d901      	bls.n	8008770 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800876c:	2303      	movs	r3, #3
 800876e:	e24e      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008770:	4b49      	ldr	r3, [pc, #292]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008778:	2b00      	cmp	r3, #0
 800877a:	d0f0      	beq.n	800875e <HAL_RCC_OscConfig+0x8fa>
 800877c:	e018      	b.n	80087b0 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800877e:	4b46      	ldr	r3, [pc, #280]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a45      	ldr	r2, [pc, #276]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008784:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008788:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800878a:	f7fa fb6d 	bl	8002e68 <HAL_GetTick>
 800878e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8008790:	e008      	b.n	80087a4 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008792:	f7fa fb69 	bl	8002e68 <HAL_GetTick>
 8008796:	4602      	mov	r2, r0
 8008798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879a:	1ad3      	subs	r3, r2, r3
 800879c:	2b02      	cmp	r3, #2
 800879e:	d901      	bls.n	80087a4 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80087a0:	2303      	movs	r3, #3
 80087a2:	e234      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80087a4:	4b3c      	ldr	r3, [pc, #240]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d1f0      	bne.n	8008792 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d036      	beq.n	800882a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d019      	beq.n	80087f8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80087c4:	4b34      	ldr	r3, [pc, #208]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a33      	ldr	r2, [pc, #204]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80087ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80087ce:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80087d0:	f7fa fb4a 	bl	8002e68 <HAL_GetTick>
 80087d4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80087d6:	e008      	b.n	80087ea <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80087d8:	f7fa fb46 	bl	8002e68 <HAL_GetTick>
 80087dc:	4602      	mov	r2, r0
 80087de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e0:	1ad3      	subs	r3, r2, r3
 80087e2:	2b02      	cmp	r3, #2
 80087e4:	d901      	bls.n	80087ea <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80087e6:	2303      	movs	r3, #3
 80087e8:	e211      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80087ea:	4b2b      	ldr	r3, [pc, #172]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d0f0      	beq.n	80087d8 <HAL_RCC_OscConfig+0x974>
 80087f6:	e018      	b.n	800882a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80087f8:	4b27      	ldr	r3, [pc, #156]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a26      	ldr	r2, [pc, #152]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 80087fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008802:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008804:	f7fa fb30 	bl	8002e68 <HAL_GetTick>
 8008808:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800880a:	e008      	b.n	800881e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800880c:	f7fa fb2c 	bl	8002e68 <HAL_GetTick>
 8008810:	4602      	mov	r2, r0
 8008812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008814:	1ad3      	subs	r3, r2, r3
 8008816:	2b02      	cmp	r3, #2
 8008818:	d901      	bls.n	800881e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800881a:	2303      	movs	r3, #3
 800881c:	e1f7      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800881e:	4b1e      	ldr	r3, [pc, #120]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008826:	2b00      	cmp	r3, #0
 8008828:	d1f0      	bne.n	800880c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008832:	2b00      	cmp	r3, #0
 8008834:	d07f      	beq.n	8008936 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800883a:	2b00      	cmp	r3, #0
 800883c:	d062      	beq.n	8008904 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800883e:	4b16      	ldr	r3, [pc, #88]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008840:	689b      	ldr	r3, [r3, #8]
 8008842:	4a15      	ldr	r2, [pc, #84]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008844:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008848:	6093      	str	r3, [r2, #8]
 800884a:	4b13      	ldr	r3, [pc, #76]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008856:	4910      	ldr	r1, [pc, #64]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008858:	4313      	orrs	r3, r2
 800885a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008860:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8008864:	d309      	bcc.n	800887a <HAL_RCC_OscConfig+0xa16>
 8008866:	4b0c      	ldr	r3, [pc, #48]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	f023 021f 	bic.w	r2, r3, #31
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6a1b      	ldr	r3, [r3, #32]
 8008872:	4909      	ldr	r1, [pc, #36]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008874:	4313      	orrs	r3, r2
 8008876:	60cb      	str	r3, [r1, #12]
 8008878:	e02a      	b.n	80088d0 <HAL_RCC_OscConfig+0xa6c>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800887e:	2b00      	cmp	r3, #0
 8008880:	da0c      	bge.n	800889c <HAL_RCC_OscConfig+0xa38>
 8008882:	4b05      	ldr	r3, [pc, #20]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008884:	68db      	ldr	r3, [r3, #12]
 8008886:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a1b      	ldr	r3, [r3, #32]
 800888e:	015b      	lsls	r3, r3, #5
 8008890:	4901      	ldr	r1, [pc, #4]	@ (8008898 <HAL_RCC_OscConfig+0xa34>)
 8008892:	4313      	orrs	r3, r2
 8008894:	60cb      	str	r3, [r1, #12]
 8008896:	e01b      	b.n	80088d0 <HAL_RCC_OscConfig+0xa6c>
 8008898:	46020c00 	.word	0x46020c00
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088a4:	d30a      	bcc.n	80088bc <HAL_RCC_OscConfig+0xa58>
 80088a6:	4ba1      	ldr	r3, [pc, #644]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80088a8:	68db      	ldr	r3, [r3, #12]
 80088aa:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a1b      	ldr	r3, [r3, #32]
 80088b2:	029b      	lsls	r3, r3, #10
 80088b4:	499d      	ldr	r1, [pc, #628]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80088b6:	4313      	orrs	r3, r2
 80088b8:	60cb      	str	r3, [r1, #12]
 80088ba:	e009      	b.n	80088d0 <HAL_RCC_OscConfig+0xa6c>
 80088bc:	4b9b      	ldr	r3, [pc, #620]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6a1b      	ldr	r3, [r3, #32]
 80088c8:	03db      	lsls	r3, r3, #15
 80088ca:	4998      	ldr	r1, [pc, #608]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80088cc:	4313      	orrs	r3, r2
 80088ce:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80088d0:	4b96      	ldr	r3, [pc, #600]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4a95      	ldr	r2, [pc, #596]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80088d6:	f043 0310 	orr.w	r3, r3, #16
 80088da:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80088dc:	f7fa fac4 	bl	8002e68 <HAL_GetTick>
 80088e0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80088e2:	e008      	b.n	80088f6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80088e4:	f7fa fac0 	bl	8002e68 <HAL_GetTick>
 80088e8:	4602      	mov	r2, r0
 80088ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ec:	1ad3      	subs	r3, r2, r3
 80088ee:	2b02      	cmp	r3, #2
 80088f0:	d901      	bls.n	80088f6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80088f2:	2303      	movs	r3, #3
 80088f4:	e18b      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80088f6:	4b8d      	ldr	r3, [pc, #564]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f003 0320 	and.w	r3, r3, #32
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d0f0      	beq.n	80088e4 <HAL_RCC_OscConfig+0xa80>
 8008902:	e018      	b.n	8008936 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8008904:	4b89      	ldr	r3, [pc, #548]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a88      	ldr	r2, [pc, #544]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 800890a:	f023 0310 	bic.w	r3, r3, #16
 800890e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008910:	f7fa faaa 	bl	8002e68 <HAL_GetTick>
 8008914:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8008916:	e008      	b.n	800892a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8008918:	f7fa faa6 	bl	8002e68 <HAL_GetTick>
 800891c:	4602      	mov	r2, r0
 800891e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008920:	1ad3      	subs	r3, r2, r3
 8008922:	2b02      	cmp	r3, #2
 8008924:	d901      	bls.n	800892a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8008926:	2303      	movs	r3, #3
 8008928:	e171      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800892a:	4b80      	ldr	r3, [pc, #512]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f003 0320 	and.w	r3, r3, #32
 8008932:	2b00      	cmp	r3, #0
 8008934:	d1f0      	bne.n	8008918 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800893a:	2b00      	cmp	r3, #0
 800893c:	f000 8166 	beq.w	8008c0c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8008940:	2300      	movs	r3, #0
 8008942:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008946:	4b79      	ldr	r3, [pc, #484]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008948:	69db      	ldr	r3, [r3, #28]
 800894a:	f003 030c 	and.w	r3, r3, #12
 800894e:	2b0c      	cmp	r3, #12
 8008950:	f000 80f2 	beq.w	8008b38 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008958:	2b02      	cmp	r3, #2
 800895a:	f040 80c5 	bne.w	8008ae8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800895e:	4b73      	ldr	r3, [pc, #460]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a72      	ldr	r2, [pc, #456]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008964:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008968:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800896a:	f7fa fa7d 	bl	8002e68 <HAL_GetTick>
 800896e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008970:	e008      	b.n	8008984 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008972:	f7fa fa79 	bl	8002e68 <HAL_GetTick>
 8008976:	4602      	mov	r2, r0
 8008978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897a:	1ad3      	subs	r3, r2, r3
 800897c:	2b02      	cmp	r3, #2
 800897e:	d901      	bls.n	8008984 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8008980:	2303      	movs	r3, #3
 8008982:	e144      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008984:	4b69      	ldr	r3, [pc, #420]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800898c:	2b00      	cmp	r3, #0
 800898e:	d1f0      	bne.n	8008972 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008990:	4b66      	ldr	r3, [pc, #408]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008992:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008996:	f003 0304 	and.w	r3, r3, #4
 800899a:	2b00      	cmp	r3, #0
 800899c:	d111      	bne.n	80089c2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800899e:	4b63      	ldr	r3, [pc, #396]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80089a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089a4:	4a61      	ldr	r2, [pc, #388]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80089a6:	f043 0304 	orr.w	r3, r3, #4
 80089aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80089ae:	4b5f      	ldr	r3, [pc, #380]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80089b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089b4:	f003 0304 	and.w	r3, r3, #4
 80089b8:	60fb      	str	r3, [r7, #12]
 80089ba:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80089bc:	2301      	movs	r3, #1
 80089be:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80089c2:	4b5b      	ldr	r3, [pc, #364]	@ (8008b30 <HAL_RCC_OscConfig+0xccc>)
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80089ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089ce:	d102      	bne.n	80089d6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80089d0:	2301      	movs	r3, #1
 80089d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80089d6:	4b56      	ldr	r3, [pc, #344]	@ (8008b30 <HAL_RCC_OscConfig+0xccc>)
 80089d8:	68db      	ldr	r3, [r3, #12]
 80089da:	4a55      	ldr	r2, [pc, #340]	@ (8008b30 <HAL_RCC_OscConfig+0xccc>)
 80089dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80089e0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80089e2:	4b52      	ldr	r3, [pc, #328]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 80089e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089ea:	f023 0303 	bic.w	r3, r3, #3
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80089f6:	3a01      	subs	r2, #1
 80089f8:	0212      	lsls	r2, r2, #8
 80089fa:	4311      	orrs	r1, r2
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008a00:	430a      	orrs	r2, r1
 8008a02:	494a      	ldr	r1, [pc, #296]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a04:	4313      	orrs	r3, r2
 8008a06:	628b      	str	r3, [r1, #40]	@ 0x28
 8008a08:	4b48      	ldr	r3, [pc, #288]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008a0c:	4b49      	ldr	r3, [pc, #292]	@ (8008b34 <HAL_RCC_OscConfig+0xcd0>)
 8008a0e:	4013      	ands	r3, r2
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008a14:	3a01      	subs	r2, #1
 8008a16:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008a1e:	3a01      	subs	r2, #1
 8008a20:	0252      	lsls	r2, r2, #9
 8008a22:	b292      	uxth	r2, r2
 8008a24:	4311      	orrs	r1, r2
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008a2a:	3a01      	subs	r2, #1
 8008a2c:	0412      	lsls	r2, r2, #16
 8008a2e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008a32:	4311      	orrs	r1, r2
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008a38:	3a01      	subs	r2, #1
 8008a3a:	0612      	lsls	r2, r2, #24
 8008a3c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008a40:	430a      	orrs	r2, r1
 8008a42:	493a      	ldr	r1, [pc, #232]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a44:	4313      	orrs	r3, r2
 8008a46:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8008a48:	4b38      	ldr	r3, [pc, #224]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a4c:	4a37      	ldr	r2, [pc, #220]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a4e:	f023 0310 	bic.w	r3, r3, #16
 8008a52:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a58:	4a34      	ldr	r2, [pc, #208]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a5a:	00db      	lsls	r3, r3, #3
 8008a5c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8008a5e:	4b33      	ldr	r3, [pc, #204]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a62:	4a32      	ldr	r2, [pc, #200]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a64:	f043 0310 	orr.w	r3, r3, #16
 8008a68:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8008a6a:	4b30      	ldr	r3, [pc, #192]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a6e:	f023 020c 	bic.w	r2, r3, #12
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a76:	492d      	ldr	r1, [pc, #180]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8008a7c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d105      	bne.n	8008a90 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8008a84:	4b2a      	ldr	r3, [pc, #168]	@ (8008b30 <HAL_RCC_OscConfig+0xccc>)
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	4a29      	ldr	r2, [pc, #164]	@ (8008b30 <HAL_RCC_OscConfig+0xccc>)
 8008a8a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008a8e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8008a90:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	d107      	bne.n	8008aa8 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8008a98:	4b24      	ldr	r3, [pc, #144]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008a9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a9e:	4a23      	ldr	r2, [pc, #140]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008aa0:	f023 0304 	bic.w	r3, r3, #4
 8008aa4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8008aa8:	4b20      	ldr	r3, [pc, #128]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a1f      	ldr	r2, [pc, #124]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008aae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008ab2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008ab4:	f7fa f9d8 	bl	8002e68 <HAL_GetTick>
 8008ab8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008aba:	e008      	b.n	8008ace <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008abc:	f7fa f9d4 	bl	8002e68 <HAL_GetTick>
 8008ac0:	4602      	mov	r2, r0
 8008ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac4:	1ad3      	subs	r3, r2, r3
 8008ac6:	2b02      	cmp	r3, #2
 8008ac8:	d901      	bls.n	8008ace <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8008aca:	2303      	movs	r3, #3
 8008acc:	e09f      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008ace:	4b17      	ldr	r3, [pc, #92]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d0f0      	beq.n	8008abc <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008ada:	4b14      	ldr	r3, [pc, #80]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ade:	4a13      	ldr	r2, [pc, #76]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008ae0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008ae4:	6293      	str	r3, [r2, #40]	@ 0x28
 8008ae6:	e091      	b.n	8008c0c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8008ae8:	4b10      	ldr	r3, [pc, #64]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a0f      	ldr	r2, [pc, #60]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008aee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008af2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008af4:	f7fa f9b8 	bl	8002e68 <HAL_GetTick>
 8008af8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008afa:	e008      	b.n	8008b0e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008afc:	f7fa f9b4 	bl	8002e68 <HAL_GetTick>
 8008b00:	4602      	mov	r2, r0
 8008b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b04:	1ad3      	subs	r3, r2, r3
 8008b06:	2b02      	cmp	r3, #2
 8008b08:	d901      	bls.n	8008b0e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	e07f      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008b0e:	4b07      	ldr	r3, [pc, #28]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d1f0      	bne.n	8008afc <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8008b1a:	4b04      	ldr	r3, [pc, #16]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b1e:	4a03      	ldr	r2, [pc, #12]	@ (8008b2c <HAL_RCC_OscConfig+0xcc8>)
 8008b20:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8008b24:	f023 0303 	bic.w	r3, r3, #3
 8008b28:	6293      	str	r3, [r2, #40]	@ 0x28
 8008b2a:	e06f      	b.n	8008c0c <HAL_RCC_OscConfig+0xda8>
 8008b2c:	46020c00 	.word	0x46020c00
 8008b30:	46020800 	.word	0x46020800
 8008b34:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8008b38:	4b37      	ldr	r3, [pc, #220]	@ (8008c18 <HAL_RCC_OscConfig+0xdb4>)
 8008b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b3c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008b3e:	4b36      	ldr	r3, [pc, #216]	@ (8008c18 <HAL_RCC_OscConfig+0xdb4>)
 8008b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b42:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d039      	beq.n	8008bc0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008b4c:	69fb      	ldr	r3, [r7, #28]
 8008b4e:	f003 0203 	and.w	r2, r3, #3
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d132      	bne.n	8008bc0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8008b5a:	69fb      	ldr	r3, [r7, #28]
 8008b5c:	0a1b      	lsrs	r3, r3, #8
 8008b5e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b66:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d129      	bne.n	8008bc0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8008b6c:	69fb      	ldr	r3, [r7, #28]
 8008b6e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d122      	bne.n	8008bc0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008b7a:	69bb      	ldr	r3, [r7, #24]
 8008b7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b84:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d11a      	bne.n	8008bc0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8008b8a:	69bb      	ldr	r3, [r7, #24]
 8008b8c:	0a5b      	lsrs	r3, r3, #9
 8008b8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b96:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	d111      	bne.n	8008bc0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8008b9c:	69bb      	ldr	r3, [r7, #24]
 8008b9e:	0c1b      	lsrs	r3, r3, #16
 8008ba0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ba8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d108      	bne.n	8008bc0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8008bae:	69bb      	ldr	r3, [r7, #24]
 8008bb0:	0e1b      	lsrs	r3, r3, #24
 8008bb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bba:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d001      	beq.n	8008bc4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e024      	b.n	8008c0e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8008bc4:	4b14      	ldr	r3, [pc, #80]	@ (8008c18 <HAL_RCC_OscConfig+0xdb4>)
 8008bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bc8:	08db      	lsrs	r3, r3, #3
 8008bca:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d01a      	beq.n	8008c0c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8008bd6:	4b10      	ldr	r3, [pc, #64]	@ (8008c18 <HAL_RCC_OscConfig+0xdb4>)
 8008bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bda:	4a0f      	ldr	r2, [pc, #60]	@ (8008c18 <HAL_RCC_OscConfig+0xdb4>)
 8008bdc:	f023 0310 	bic.w	r3, r3, #16
 8008be0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008be2:	f7fa f941 	bl	8002e68 <HAL_GetTick>
 8008be6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8008be8:	bf00      	nop
 8008bea:	f7fa f93d 	bl	8002e68 <HAL_GetTick>
 8008bee:	4602      	mov	r2, r0
 8008bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d0f9      	beq.n	8008bea <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bfa:	4a07      	ldr	r2, [pc, #28]	@ (8008c18 <HAL_RCC_OscConfig+0xdb4>)
 8008bfc:	00db      	lsls	r3, r3, #3
 8008bfe:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8008c00:	4b05      	ldr	r3, [pc, #20]	@ (8008c18 <HAL_RCC_OscConfig+0xdb4>)
 8008c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c04:	4a04      	ldr	r2, [pc, #16]	@ (8008c18 <HAL_RCC_OscConfig+0xdb4>)
 8008c06:	f043 0310 	orr.w	r3, r3, #16
 8008c0a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8008c0c:	2300      	movs	r3, #0
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3738      	adds	r7, #56	@ 0x38
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}
 8008c16:	bf00      	nop
 8008c18:	46020c00 	.word	0x46020c00

08008c1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b086      	sub	sp, #24
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d101      	bne.n	8008c30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	e1d9      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008c30:	4b9b      	ldr	r3, [pc, #620]	@ (8008ea0 <HAL_RCC_ClockConfig+0x284>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f003 030f 	and.w	r3, r3, #15
 8008c38:	683a      	ldr	r2, [r7, #0]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d910      	bls.n	8008c60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c3e:	4b98      	ldr	r3, [pc, #608]	@ (8008ea0 <HAL_RCC_ClockConfig+0x284>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f023 020f 	bic.w	r2, r3, #15
 8008c46:	4996      	ldr	r1, [pc, #600]	@ (8008ea0 <HAL_RCC_ClockConfig+0x284>)
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c4e:	4b94      	ldr	r3, [pc, #592]	@ (8008ea0 <HAL_RCC_ClockConfig+0x284>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f003 030f 	and.w	r3, r3, #15
 8008c56:	683a      	ldr	r2, [r7, #0]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d001      	beq.n	8008c60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e1c1      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f003 0310 	and.w	r3, r3, #16
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d010      	beq.n	8008c8e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	695a      	ldr	r2, [r3, #20]
 8008c70:	4b8c      	ldr	r3, [pc, #560]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d908      	bls.n	8008c8e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8008c7c:	4b89      	ldr	r3, [pc, #548]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	695b      	ldr	r3, [r3, #20]
 8008c88:	4986      	ldr	r1, [pc, #536]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f003 0308 	and.w	r3, r3, #8
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d012      	beq.n	8008cc0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	691a      	ldr	r2, [r3, #16]
 8008c9e:	4b81      	ldr	r3, [pc, #516]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008ca0:	6a1b      	ldr	r3, [r3, #32]
 8008ca2:	091b      	lsrs	r3, r3, #4
 8008ca4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d909      	bls.n	8008cc0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008cac:	4b7d      	ldr	r3, [pc, #500]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008cae:	6a1b      	ldr	r3, [r3, #32]
 8008cb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	691b      	ldr	r3, [r3, #16]
 8008cb8:	011b      	lsls	r3, r3, #4
 8008cba:	497a      	ldr	r1, [pc, #488]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f003 0304 	and.w	r3, r3, #4
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d010      	beq.n	8008cee <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	68da      	ldr	r2, [r3, #12]
 8008cd0:	4b74      	ldr	r3, [pc, #464]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008cd2:	6a1b      	ldr	r3, [r3, #32]
 8008cd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d908      	bls.n	8008cee <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008cdc:	4b71      	ldr	r3, [pc, #452]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008cde:	6a1b      	ldr	r3, [r3, #32]
 8008ce0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	68db      	ldr	r3, [r3, #12]
 8008ce8:	496e      	ldr	r1, [pc, #440]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008cea:	4313      	orrs	r3, r2
 8008cec:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f003 0302 	and.w	r3, r3, #2
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d010      	beq.n	8008d1c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	689a      	ldr	r2, [r3, #8]
 8008cfe:	4b69      	ldr	r3, [pc, #420]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008d00:	6a1b      	ldr	r3, [r3, #32]
 8008d02:	f003 030f 	and.w	r3, r3, #15
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d908      	bls.n	8008d1c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8008d0a:	4b66      	ldr	r3, [pc, #408]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008d0c:	6a1b      	ldr	r3, [r3, #32]
 8008d0e:	f023 020f 	bic.w	r2, r3, #15
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	4963      	ldr	r1, [pc, #396]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f003 0301 	and.w	r3, r3, #1
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	f000 80d2 	beq.w	8008ece <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	2b03      	cmp	r3, #3
 8008d34:	d143      	bne.n	8008dbe <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008d36:	4b5b      	ldr	r3, [pc, #364]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008d38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d3c:	f003 0304 	and.w	r3, r3, #4
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d110      	bne.n	8008d66 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008d44:	4b57      	ldr	r3, [pc, #348]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008d46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d4a:	4a56      	ldr	r2, [pc, #344]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008d4c:	f043 0304 	orr.w	r3, r3, #4
 8008d50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008d54:	4b53      	ldr	r3, [pc, #332]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008d56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d5a:	f003 0304 	and.w	r3, r3, #4
 8008d5e:	60bb      	str	r3, [r7, #8]
 8008d60:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8008d62:	2301      	movs	r3, #1
 8008d64:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8008d66:	f7fa f87f 	bl	8002e68 <HAL_GetTick>
 8008d6a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8008d6c:	4b4e      	ldr	r3, [pc, #312]	@ (8008ea8 <HAL_RCC_ClockConfig+0x28c>)
 8008d6e:	68db      	ldr	r3, [r3, #12]
 8008d70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00f      	beq.n	8008d98 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8008d78:	e008      	b.n	8008d8c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8008d7a:	f7fa f875 	bl	8002e68 <HAL_GetTick>
 8008d7e:	4602      	mov	r2, r0
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	1ad3      	subs	r3, r2, r3
 8008d84:	2b02      	cmp	r3, #2
 8008d86:	d901      	bls.n	8008d8c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8008d88:	2303      	movs	r3, #3
 8008d8a:	e12b      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8008d8c:	4b46      	ldr	r3, [pc, #280]	@ (8008ea8 <HAL_RCC_ClockConfig+0x28c>)
 8008d8e:	68db      	ldr	r3, [r3, #12]
 8008d90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d0f0      	beq.n	8008d7a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008d98:	7dfb      	ldrb	r3, [r7, #23]
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d107      	bne.n	8008dae <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008d9e:	4b41      	ldr	r3, [pc, #260]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008da0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008da4:	4a3f      	ldr	r2, [pc, #252]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008da6:	f023 0304 	bic.w	r3, r3, #4
 8008daa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008dae:	4b3d      	ldr	r3, [pc, #244]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d121      	bne.n	8008dfe <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	e112      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	685b      	ldr	r3, [r3, #4]
 8008dc2:	2b02      	cmp	r3, #2
 8008dc4:	d107      	bne.n	8008dd6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008dc6:	4b37      	ldr	r3, [pc, #220]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d115      	bne.n	8008dfe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e106      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d107      	bne.n	8008dee <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8008dde:	4b31      	ldr	r3, [pc, #196]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f003 0304 	and.w	r3, r3, #4
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d109      	bne.n	8008dfe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e0fa      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008dee:	4b2d      	ldr	r3, [pc, #180]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d101      	bne.n	8008dfe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	e0f2      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8008dfe:	4b29      	ldr	r3, [pc, #164]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008e00:	69db      	ldr	r3, [r3, #28]
 8008e02:	f023 0203 	bic.w	r2, r3, #3
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	4926      	ldr	r1, [pc, #152]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8008e10:	f7fa f82a 	bl	8002e68 <HAL_GetTick>
 8008e14:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	2b03      	cmp	r3, #3
 8008e1c:	d112      	bne.n	8008e44 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e1e:	e00a      	b.n	8008e36 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e20:	f7fa f822 	bl	8002e68 <HAL_GetTick>
 8008e24:	4602      	mov	r2, r0
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	1ad3      	subs	r3, r2, r3
 8008e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d901      	bls.n	8008e36 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8008e32:	2303      	movs	r3, #3
 8008e34:	e0d6      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e36:	4b1b      	ldr	r3, [pc, #108]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008e38:	69db      	ldr	r3, [r3, #28]
 8008e3a:	f003 030c 	and.w	r3, r3, #12
 8008e3e:	2b0c      	cmp	r3, #12
 8008e40:	d1ee      	bne.n	8008e20 <HAL_RCC_ClockConfig+0x204>
 8008e42:	e044      	b.n	8008ece <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	2b02      	cmp	r3, #2
 8008e4a:	d112      	bne.n	8008e72 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008e4c:	e00a      	b.n	8008e64 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e4e:	f7fa f80b 	bl	8002e68 <HAL_GetTick>
 8008e52:	4602      	mov	r2, r0
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	1ad3      	subs	r3, r2, r3
 8008e58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d901      	bls.n	8008e64 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008e60:	2303      	movs	r3, #3
 8008e62:	e0bf      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008e64:	4b0f      	ldr	r3, [pc, #60]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008e66:	69db      	ldr	r3, [r3, #28]
 8008e68:	f003 030c 	and.w	r3, r3, #12
 8008e6c:	2b08      	cmp	r3, #8
 8008e6e:	d1ee      	bne.n	8008e4e <HAL_RCC_ClockConfig+0x232>
 8008e70:	e02d      	b.n	8008ece <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	685b      	ldr	r3, [r3, #4]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d123      	bne.n	8008ec2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008e7a:	e00a      	b.n	8008e92 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e7c:	f7f9 fff4 	bl	8002e68 <HAL_GetTick>
 8008e80:	4602      	mov	r2, r0
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	1ad3      	subs	r3, r2, r3
 8008e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d901      	bls.n	8008e92 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8008e8e:	2303      	movs	r3, #3
 8008e90:	e0a8      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008e92:	4b04      	ldr	r3, [pc, #16]	@ (8008ea4 <HAL_RCC_ClockConfig+0x288>)
 8008e94:	69db      	ldr	r3, [r3, #28]
 8008e96:	f003 030c 	and.w	r3, r3, #12
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1ee      	bne.n	8008e7c <HAL_RCC_ClockConfig+0x260>
 8008e9e:	e016      	b.n	8008ece <HAL_RCC_ClockConfig+0x2b2>
 8008ea0:	40022000 	.word	0x40022000
 8008ea4:	46020c00 	.word	0x46020c00
 8008ea8:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008eac:	f7f9 ffdc 	bl	8002e68 <HAL_GetTick>
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	1ad3      	subs	r3, r2, r3
 8008eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d901      	bls.n	8008ec2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8008ebe:	2303      	movs	r3, #3
 8008ec0:	e090      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008ec2:	4b4a      	ldr	r3, [pc, #296]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008ec4:	69db      	ldr	r3, [r3, #28]
 8008ec6:	f003 030c 	and.w	r3, r3, #12
 8008eca:	2b04      	cmp	r3, #4
 8008ecc:	d1ee      	bne.n	8008eac <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f003 0302 	and.w	r3, r3, #2
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d010      	beq.n	8008efc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	689a      	ldr	r2, [r3, #8]
 8008ede:	4b43      	ldr	r3, [pc, #268]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008ee0:	6a1b      	ldr	r3, [r3, #32]
 8008ee2:	f003 030f 	and.w	r3, r3, #15
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d208      	bcs.n	8008efc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8008eea:	4b40      	ldr	r3, [pc, #256]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008eec:	6a1b      	ldr	r3, [r3, #32]
 8008eee:	f023 020f 	bic.w	r2, r3, #15
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	689b      	ldr	r3, [r3, #8]
 8008ef6:	493d      	ldr	r1, [pc, #244]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008efc:	4b3c      	ldr	r3, [pc, #240]	@ (8008ff0 <HAL_RCC_ClockConfig+0x3d4>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f003 030f 	and.w	r3, r3, #15
 8008f04:	683a      	ldr	r2, [r7, #0]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d210      	bcs.n	8008f2c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f0a:	4b39      	ldr	r3, [pc, #228]	@ (8008ff0 <HAL_RCC_ClockConfig+0x3d4>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f023 020f 	bic.w	r2, r3, #15
 8008f12:	4937      	ldr	r1, [pc, #220]	@ (8008ff0 <HAL_RCC_ClockConfig+0x3d4>)
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f1a:	4b35      	ldr	r3, [pc, #212]	@ (8008ff0 <HAL_RCC_ClockConfig+0x3d4>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f003 030f 	and.w	r3, r3, #15
 8008f22:	683a      	ldr	r2, [r7, #0]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d001      	beq.n	8008f2c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	e05b      	b.n	8008fe4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f003 0304 	and.w	r3, r3, #4
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d010      	beq.n	8008f5a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	68da      	ldr	r2, [r3, #12]
 8008f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008f3e:	6a1b      	ldr	r3, [r3, #32]
 8008f40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d208      	bcs.n	8008f5a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008f48:	4b28      	ldr	r3, [pc, #160]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008f4a:	6a1b      	ldr	r3, [r3, #32]
 8008f4c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	4925      	ldr	r1, [pc, #148]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008f56:	4313      	orrs	r3, r2
 8008f58:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f003 0308 	and.w	r3, r3, #8
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d012      	beq.n	8008f8c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	691a      	ldr	r2, [r3, #16]
 8008f6a:	4b20      	ldr	r3, [pc, #128]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008f6c:	6a1b      	ldr	r3, [r3, #32]
 8008f6e:	091b      	lsrs	r3, r3, #4
 8008f70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d209      	bcs.n	8008f8c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008f78:	4b1c      	ldr	r3, [pc, #112]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008f7a:	6a1b      	ldr	r3, [r3, #32]
 8008f7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	011b      	lsls	r3, r3, #4
 8008f86:	4919      	ldr	r1, [pc, #100]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f003 0310 	and.w	r3, r3, #16
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d010      	beq.n	8008fba <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	695a      	ldr	r2, [r3, #20]
 8008f9c:	4b13      	ldr	r3, [pc, #76]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fa0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d208      	bcs.n	8008fba <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8008fa8:	4b10      	ldr	r3, [pc, #64]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	695b      	ldr	r3, [r3, #20]
 8008fb4:	490d      	ldr	r1, [pc, #52]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8008fba:	f000 f821 	bl	8009000 <HAL_RCC_GetSysClockFreq>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8008fec <HAL_RCC_ClockConfig+0x3d0>)
 8008fc2:	6a1b      	ldr	r3, [r3, #32]
 8008fc4:	f003 030f 	and.w	r3, r3, #15
 8008fc8:	490a      	ldr	r1, [pc, #40]	@ (8008ff4 <HAL_RCC_ClockConfig+0x3d8>)
 8008fca:	5ccb      	ldrb	r3, [r1, r3]
 8008fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8008fd0:	4a09      	ldr	r2, [pc, #36]	@ (8008ff8 <HAL_RCC_ClockConfig+0x3dc>)
 8008fd2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008fd4:	4b09      	ldr	r3, [pc, #36]	@ (8008ffc <HAL_RCC_ClockConfig+0x3e0>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f7f9 febb 	bl	8002d54 <HAL_InitTick>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	73fb      	strb	r3, [r7, #15]

  return status;
 8008fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3718      	adds	r7, #24
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}
 8008fec:	46020c00 	.word	0x46020c00
 8008ff0:	40022000 	.word	0x40022000
 8008ff4:	0800ee30 	.word	0x0800ee30
 8008ff8:	2000035c 	.word	0x2000035c
 8008ffc:	20000360 	.word	0x20000360

08009000 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009000:	b480      	push	{r7}
 8009002:	b08b      	sub	sp, #44	@ 0x2c
 8009004:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8009006:	2300      	movs	r3, #0
 8009008:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800900a:	2300      	movs	r3, #0
 800900c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800900e:	4b78      	ldr	r3, [pc, #480]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009010:	69db      	ldr	r3, [r3, #28]
 8009012:	f003 030c 	and.w	r3, r3, #12
 8009016:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009018:	4b75      	ldr	r3, [pc, #468]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800901a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800901c:	f003 0303 	and.w	r3, r3, #3
 8009020:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d005      	beq.n	8009034 <HAL_RCC_GetSysClockFreq+0x34>
 8009028:	69bb      	ldr	r3, [r7, #24]
 800902a:	2b0c      	cmp	r3, #12
 800902c:	d121      	bne.n	8009072 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	2b01      	cmp	r3, #1
 8009032:	d11e      	bne.n	8009072 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8009034:	4b6e      	ldr	r3, [pc, #440]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009036:	689b      	ldr	r3, [r3, #8]
 8009038:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800903c:	2b00      	cmp	r3, #0
 800903e:	d107      	bne.n	8009050 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8009040:	4b6b      	ldr	r3, [pc, #428]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009042:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009046:	0b1b      	lsrs	r3, r3, #12
 8009048:	f003 030f 	and.w	r3, r3, #15
 800904c:	627b      	str	r3, [r7, #36]	@ 0x24
 800904e:	e005      	b.n	800905c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8009050:	4b67      	ldr	r3, [pc, #412]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009052:	689b      	ldr	r3, [r3, #8]
 8009054:	0f1b      	lsrs	r3, r3, #28
 8009056:	f003 030f 	and.w	r3, r3, #15
 800905a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800905c:	4a65      	ldr	r2, [pc, #404]	@ (80091f4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800905e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009064:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8009066:	69bb      	ldr	r3, [r7, #24]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d110      	bne.n	800908e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800906c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800906e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8009070:	e00d      	b.n	800908e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009072:	4b5f      	ldr	r3, [pc, #380]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009074:	69db      	ldr	r3, [r3, #28]
 8009076:	f003 030c 	and.w	r3, r3, #12
 800907a:	2b04      	cmp	r3, #4
 800907c:	d102      	bne.n	8009084 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800907e:	4b5e      	ldr	r3, [pc, #376]	@ (80091f8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8009080:	623b      	str	r3, [r7, #32]
 8009082:	e004      	b.n	800908e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009084:	69bb      	ldr	r3, [r7, #24]
 8009086:	2b08      	cmp	r3, #8
 8009088:	d101      	bne.n	800908e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800908a:	4b5c      	ldr	r3, [pc, #368]	@ (80091fc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800908c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800908e:	69bb      	ldr	r3, [r7, #24]
 8009090:	2b0c      	cmp	r3, #12
 8009092:	f040 80a5 	bne.w	80091e0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8009096:	4b56      	ldr	r3, [pc, #344]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800909a:	f003 0303 	and.w	r3, r3, #3
 800909e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80090a0:	4b53      	ldr	r3, [pc, #332]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80090a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090a4:	0a1b      	lsrs	r3, r3, #8
 80090a6:	f003 030f 	and.w	r3, r3, #15
 80090aa:	3301      	adds	r3, #1
 80090ac:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80090ae:	4b50      	ldr	r3, [pc, #320]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80090b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090b2:	091b      	lsrs	r3, r3, #4
 80090b4:	f003 0301 	and.w	r3, r3, #1
 80090b8:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80090ba:	4b4d      	ldr	r3, [pc, #308]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80090bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090be:	08db      	lsrs	r3, r3, #3
 80090c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80090c4:	68ba      	ldr	r2, [r7, #8]
 80090c6:	fb02 f303 	mul.w	r3, r2, r3
 80090ca:	ee07 3a90 	vmov	s15, r3
 80090ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090d2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	2b02      	cmp	r3, #2
 80090da:	d003      	beq.n	80090e4 <HAL_RCC_GetSysClockFreq+0xe4>
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	2b03      	cmp	r3, #3
 80090e0:	d022      	beq.n	8009128 <HAL_RCC_GetSysClockFreq+0x128>
 80090e2:	e043      	b.n	800916c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	ee07 3a90 	vmov	s15, r3
 80090ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ee:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8009200 <HAL_RCC_GetSysClockFreq+0x200>
 80090f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090f6:	4b3e      	ldr	r3, [pc, #248]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80090f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090fe:	ee07 3a90 	vmov	s15, r3
 8009102:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8009106:	ed97 6a01 	vldr	s12, [r7, #4]
 800910a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8009204 <HAL_RCC_GetSysClockFreq+0x204>
 800910e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009112:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8009116:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800911a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800911e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009122:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009126:	e046      	b.n	80091b6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	ee07 3a90 	vmov	s15, r3
 800912e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009132:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8009208 <HAL_RCC_GetSysClockFreq+0x208>
 8009136:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800913a:	4b2d      	ldr	r3, [pc, #180]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800913c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800913e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009142:	ee07 3a90 	vmov	s15, r3
 8009146:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800914a:	ed97 6a01 	vldr	s12, [r7, #4]
 800914e:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8009204 <HAL_RCC_GetSysClockFreq+0x204>
 8009152:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009156:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800915a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800915e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009166:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800916a:	e024      	b.n	80091b6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800916c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800916e:	ee07 3a90 	vmov	s15, r3
 8009172:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	ee07 3a90 	vmov	s15, r3
 800917c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009180:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009184:	4b1a      	ldr	r3, [pc, #104]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800918c:	ee07 3a90 	vmov	s15, r3
 8009190:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8009194:	ed97 6a01 	vldr	s12, [r7, #4]
 8009198:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8009204 <HAL_RCC_GetSysClockFreq+0x204>
 800919c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80091a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80091a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80091ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091b0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091b4:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80091b6:	4b0e      	ldr	r3, [pc, #56]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80091b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091ba:	0e1b      	lsrs	r3, r3, #24
 80091bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091c0:	3301      	adds	r3, #1
 80091c2:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	ee07 3a90 	vmov	s15, r3
 80091ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80091ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80091d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091da:	ee17 3a90 	vmov	r3, s15
 80091de:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80091e0:	6a3b      	ldr	r3, [r7, #32]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	372c      	adds	r7, #44	@ 0x2c
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr
 80091ee:	bf00      	nop
 80091f0:	46020c00 	.word	0x46020c00
 80091f4:	0800ee40 	.word	0x0800ee40
 80091f8:	00f42400 	.word	0x00f42400
 80091fc:	00b71b00 	.word	0x00b71b00
 8009200:	4b742400 	.word	0x4b742400
 8009204:	46000000 	.word	0x46000000
 8009208:	4b371b00 	.word	0x4b371b00

0800920c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8009210:	f7ff fef6 	bl	8009000 <HAL_RCC_GetSysClockFreq>
 8009214:	4602      	mov	r2, r0
 8009216:	4b07      	ldr	r3, [pc, #28]	@ (8009234 <HAL_RCC_GetHCLKFreq+0x28>)
 8009218:	6a1b      	ldr	r3, [r3, #32]
 800921a:	f003 030f 	and.w	r3, r3, #15
 800921e:	4906      	ldr	r1, [pc, #24]	@ (8009238 <HAL_RCC_GetHCLKFreq+0x2c>)
 8009220:	5ccb      	ldrb	r3, [r1, r3]
 8009222:	fa22 f303 	lsr.w	r3, r2, r3
 8009226:	4a05      	ldr	r2, [pc, #20]	@ (800923c <HAL_RCC_GetHCLKFreq+0x30>)
 8009228:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800922a:	4b04      	ldr	r3, [pc, #16]	@ (800923c <HAL_RCC_GetHCLKFreq+0x30>)
 800922c:	681b      	ldr	r3, [r3, #0]
}
 800922e:	4618      	mov	r0, r3
 8009230:	bd80      	pop	{r7, pc}
 8009232:	bf00      	nop
 8009234:	46020c00 	.word	0x46020c00
 8009238:	0800ee30 	.word	0x0800ee30
 800923c:	2000035c 	.word	0x2000035c

08009240 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b086      	sub	sp, #24
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009248:	4b3e      	ldr	r3, [pc, #248]	@ (8009344 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800924a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800924e:	f003 0304 	and.w	r3, r3, #4
 8009252:	2b00      	cmp	r3, #0
 8009254:	d003      	beq.n	800925e <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009256:	f7fe fde7 	bl	8007e28 <HAL_PWREx_GetVoltageRange>
 800925a:	6178      	str	r0, [r7, #20]
 800925c:	e019      	b.n	8009292 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800925e:	4b39      	ldr	r3, [pc, #228]	@ (8009344 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009260:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009264:	4a37      	ldr	r2, [pc, #220]	@ (8009344 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009266:	f043 0304 	orr.w	r3, r3, #4
 800926a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800926e:	4b35      	ldr	r3, [pc, #212]	@ (8009344 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009270:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009274:	f003 0304 	and.w	r3, r3, #4
 8009278:	60fb      	str	r3, [r7, #12]
 800927a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800927c:	f7fe fdd4 	bl	8007e28 <HAL_PWREx_GetVoltageRange>
 8009280:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009282:	4b30      	ldr	r3, [pc, #192]	@ (8009344 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009284:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009288:	4a2e      	ldr	r2, [pc, #184]	@ (8009344 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800928a:	f023 0304 	bic.w	r3, r3, #4
 800928e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009298:	d003      	beq.n	80092a2 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80092a0:	d109      	bne.n	80092b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092a8:	d202      	bcs.n	80092b0 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80092aa:	2301      	movs	r3, #1
 80092ac:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80092ae:	e033      	b.n	8009318 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80092b0:	2300      	movs	r3, #0
 80092b2:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80092b4:	e030      	b.n	8009318 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092bc:	d208      	bcs.n	80092d0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092c4:	d102      	bne.n	80092cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80092c6:	2303      	movs	r3, #3
 80092c8:	613b      	str	r3, [r7, #16]
 80092ca:	e025      	b.n	8009318 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80092cc:	2301      	movs	r3, #1
 80092ce:	e035      	b.n	800933c <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092d6:	d90f      	bls.n	80092f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80092d8:	697b      	ldr	r3, [r7, #20]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d109      	bne.n	80092f2 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80092e4:	d902      	bls.n	80092ec <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80092e6:	2300      	movs	r3, #0
 80092e8:	613b      	str	r3, [r7, #16]
 80092ea:	e015      	b.n	8009318 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80092ec:	2301      	movs	r3, #1
 80092ee:	613b      	str	r3, [r7, #16]
 80092f0:	e012      	b.n	8009318 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80092f2:	2300      	movs	r3, #0
 80092f4:	613b      	str	r3, [r7, #16]
 80092f6:	e00f      	b.n	8009318 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092fe:	d109      	bne.n	8009314 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009306:	d102      	bne.n	800930e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8009308:	2301      	movs	r3, #1
 800930a:	613b      	str	r3, [r7, #16]
 800930c:	e004      	b.n	8009318 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800930e:	2302      	movs	r3, #2
 8009310:	613b      	str	r3, [r7, #16]
 8009312:	e001      	b.n	8009318 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8009314:	2301      	movs	r3, #1
 8009316:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009318:	4b0b      	ldr	r3, [pc, #44]	@ (8009348 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f023 020f 	bic.w	r2, r3, #15
 8009320:	4909      	ldr	r1, [pc, #36]	@ (8009348 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8009322:	693b      	ldr	r3, [r7, #16]
 8009324:	4313      	orrs	r3, r2
 8009326:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8009328:	4b07      	ldr	r3, [pc, #28]	@ (8009348 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f003 030f 	and.w	r3, r3, #15
 8009330:	693a      	ldr	r2, [r7, #16]
 8009332:	429a      	cmp	r2, r3
 8009334:	d001      	beq.n	800933a <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8009336:	2301      	movs	r3, #1
 8009338:	e000      	b.n	800933c <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800933a:	2300      	movs	r3, #0
}
 800933c:	4618      	mov	r0, r3
 800933e:	3718      	adds	r7, #24
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}
 8009344:	46020c00 	.word	0x46020c00
 8009348:	40022000 	.word	0x40022000

0800934c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800934c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009350:	b0b8      	sub	sp, #224	@ 0xe0
 8009352:	af00      	add	r7, sp, #0
 8009354:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009358:	2300      	movs	r3, #0
 800935a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800935e:	2300      	movs	r3, #0
 8009360:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009364:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800936c:	f002 0401 	and.w	r4, r2, #1
 8009370:	2500      	movs	r5, #0
 8009372:	ea54 0305 	orrs.w	r3, r4, r5
 8009376:	d00b      	beq.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8009378:	4bca      	ldr	r3, [pc, #808]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800937a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800937e:	f023 0103 	bic.w	r1, r3, #3
 8009382:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009388:	4ac6      	ldr	r2, [pc, #792]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800938a:	430b      	orrs	r3, r1
 800938c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009390:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009398:	f002 0802 	and.w	r8, r2, #2
 800939c:	f04f 0900 	mov.w	r9, #0
 80093a0:	ea58 0309 	orrs.w	r3, r8, r9
 80093a4:	d00b      	beq.n	80093be <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80093a6:	4bbf      	ldr	r3, [pc, #764]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80093a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80093ac:	f023 010c 	bic.w	r1, r3, #12
 80093b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80093b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093b6:	4abb      	ldr	r2, [pc, #748]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80093b8:	430b      	orrs	r3, r1
 80093ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80093be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80093c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c6:	f002 0a04 	and.w	sl, r2, #4
 80093ca:	f04f 0b00 	mov.w	fp, #0
 80093ce:	ea5a 030b 	orrs.w	r3, sl, fp
 80093d2:	d00b      	beq.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80093d4:	4bb3      	ldr	r3, [pc, #716]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80093d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80093da:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80093de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80093e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093e4:	4aaf      	ldr	r2, [pc, #700]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80093e6:	430b      	orrs	r3, r1
 80093e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80093ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80093f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f4:	f002 0308 	and.w	r3, r2, #8
 80093f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80093fc:	2300      	movs	r3, #0
 80093fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009402:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009406:	460b      	mov	r3, r1
 8009408:	4313      	orrs	r3, r2
 800940a:	d00b      	beq.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800940c:	4ba5      	ldr	r3, [pc, #660]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800940e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009412:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009416:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800941a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800941c:	4aa1      	ldr	r2, [pc, #644]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800941e:	430b      	orrs	r3, r1
 8009420:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009424:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800942c:	f002 0310 	and.w	r3, r2, #16
 8009430:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009434:	2300      	movs	r3, #0
 8009436:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800943a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800943e:	460b      	mov	r3, r1
 8009440:	4313      	orrs	r3, r2
 8009442:	d00b      	beq.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8009444:	4b97      	ldr	r3, [pc, #604]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009446:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800944a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800944e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009452:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009454:	4a93      	ldr	r2, [pc, #588]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009456:	430b      	orrs	r3, r1
 8009458:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800945c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009464:	f002 0320 	and.w	r3, r2, #32
 8009468:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800946c:	2300      	movs	r3, #0
 800946e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009472:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009476:	460b      	mov	r3, r1
 8009478:	4313      	orrs	r3, r2
 800947a:	d00b      	beq.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800947c:	4b89      	ldr	r3, [pc, #548]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800947e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009482:	f023 0107 	bic.w	r1, r3, #7
 8009486:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800948a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800948c:	4a85      	ldr	r2, [pc, #532]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800948e:	430b      	orrs	r3, r1
 8009490:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009494:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80094a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80094a4:	2300      	movs	r3, #0
 80094a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80094aa:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80094ae:	460b      	mov	r3, r1
 80094b0:	4313      	orrs	r3, r2
 80094b2:	d00b      	beq.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80094b4:	4b7b      	ldr	r3, [pc, #492]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80094b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80094ba:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80094be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80094c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80094c4:	4a77      	ldr	r2, [pc, #476]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80094c6:	430b      	orrs	r3, r1
 80094c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80094cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80094d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80094d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80094dc:	2300      	movs	r3, #0
 80094de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80094e2:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80094e6:	460b      	mov	r3, r1
 80094e8:	4313      	orrs	r3, r2
 80094ea:	d00b      	beq.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80094ec:	4b6d      	ldr	r3, [pc, #436]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80094ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80094f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80094f6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80094fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094fc:	4a69      	ldr	r2, [pc, #420]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80094fe:	430b      	orrs	r3, r1
 8009500:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009504:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800950c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8009510:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009514:	2300      	movs	r3, #0
 8009516:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800951a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800951e:	460b      	mov	r3, r1
 8009520:	4313      	orrs	r3, r2
 8009522:	d00b      	beq.n	800953c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8009524:	4b5f      	ldr	r3, [pc, #380]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009526:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800952a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800952e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009534:	4a5b      	ldr	r2, [pc, #364]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009536:	430b      	orrs	r3, r1
 8009538:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800953c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009544:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009548:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800954c:	2300      	movs	r3, #0
 800954e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009552:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009556:	460b      	mov	r3, r1
 8009558:	4313      	orrs	r3, r2
 800955a:	d00b      	beq.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800955c:	4b51      	ldr	r3, [pc, #324]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800955e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009562:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8009566:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800956a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800956c:	4a4d      	ldr	r2, [pc, #308]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800956e:	430b      	orrs	r3, r1
 8009570:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009574:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800957c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8009580:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009584:	2300      	movs	r3, #0
 8009586:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800958a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800958e:	460b      	mov	r3, r1
 8009590:	4313      	orrs	r3, r2
 8009592:	d00b      	beq.n	80095ac <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8009594:	4b43      	ldr	r3, [pc, #268]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009596:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800959a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800959e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80095a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095a4:	4a3f      	ldr	r2, [pc, #252]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80095a6:	430b      	orrs	r3, r1
 80095a8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80095ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80095b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b4:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80095b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80095bc:	2300      	movs	r3, #0
 80095be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80095c2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80095c6:	460b      	mov	r3, r1
 80095c8:	4313      	orrs	r3, r2
 80095ca:	d00b      	beq.n	80095e4 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80095cc:	4b35      	ldr	r3, [pc, #212]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80095ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80095d2:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80095d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80095da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80095dc:	4a31      	ldr	r2, [pc, #196]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80095de:	430b      	orrs	r3, r1
 80095e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80095e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80095e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ec:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80095f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80095f2:	2300      	movs	r3, #0
 80095f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80095f6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80095fa:	460b      	mov	r3, r1
 80095fc:	4313      	orrs	r3, r2
 80095fe:	d00c      	beq.n	800961a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8009600:	4b28      	ldr	r3, [pc, #160]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009602:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009606:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800960a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800960e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009612:	4a24      	ldr	r2, [pc, #144]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009614:	430b      	orrs	r3, r1
 8009616:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800961a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800961e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009622:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009626:	673b      	str	r3, [r7, #112]	@ 0x70
 8009628:	2300      	movs	r3, #0
 800962a:	677b      	str	r3, [r7, #116]	@ 0x74
 800962c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009630:	460b      	mov	r3, r1
 8009632:	4313      	orrs	r3, r2
 8009634:	d04f      	beq.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8009636:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800963a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800963e:	2b80      	cmp	r3, #128	@ 0x80
 8009640:	d02d      	beq.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x352>
 8009642:	2b80      	cmp	r3, #128	@ 0x80
 8009644:	d827      	bhi.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009646:	2b60      	cmp	r3, #96	@ 0x60
 8009648:	d02e      	beq.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800964a:	2b60      	cmp	r3, #96	@ 0x60
 800964c:	d823      	bhi.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800964e:	2b40      	cmp	r3, #64	@ 0x40
 8009650:	d006      	beq.n	8009660 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8009652:	2b40      	cmp	r3, #64	@ 0x40
 8009654:	d81f      	bhi.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009656:	2b00      	cmp	r3, #0
 8009658:	d009      	beq.n	800966e <HAL_RCCEx_PeriphCLKConfig+0x322>
 800965a:	2b20      	cmp	r3, #32
 800965c:	d011      	beq.n	8009682 <HAL_RCCEx_PeriphCLKConfig+0x336>
 800965e:	e01a      	b.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009660:	4b10      	ldr	r3, [pc, #64]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009664:	4a0f      	ldr	r2, [pc, #60]	@ (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009666:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800966a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800966c:	e01d      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800966e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009672:	3308      	adds	r3, #8
 8009674:	4618      	mov	r0, r3
 8009676:	f000 fc0d 	bl	8009e94 <RCCEx_PLL2_Config>
 800967a:	4603      	mov	r3, r0
 800967c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009680:	e013      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009682:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009686:	332c      	adds	r3, #44	@ 0x2c
 8009688:	4618      	mov	r0, r3
 800968a:	f000 fc9b 	bl	8009fc4 <RCCEx_PLL3_Config>
 800968e:	4603      	mov	r3, r0
 8009690:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009694:	e009      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800969c:	e005      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 800969e:	bf00      	nop
 80096a0:	e003      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80096a2:	bf00      	nop
 80096a4:	46020c00 	.word	0x46020c00
        break;
 80096a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096aa:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d10d      	bne.n	80096ce <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80096b2:	4bb6      	ldr	r3, [pc, #728]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80096b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80096b8:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80096bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80096c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096c4:	4ab1      	ldr	r2, [pc, #708]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80096c6:	430b      	orrs	r3, r1
 80096c8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80096cc:	e003      	b.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096ce:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80096d2:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80096d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80096da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096de:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80096e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80096e4:	2300      	movs	r3, #0
 80096e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80096e8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80096ec:	460b      	mov	r3, r1
 80096ee:	4313      	orrs	r3, r2
 80096f0:	d053      	beq.n	800979a <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80096f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80096f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80096fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096fe:	d033      	beq.n	8009768 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8009700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009704:	d82c      	bhi.n	8009760 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8009706:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800970a:	d02f      	beq.n	800976c <HAL_RCCEx_PeriphCLKConfig+0x420>
 800970c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009710:	d826      	bhi.n	8009760 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8009712:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009716:	d008      	beq.n	800972a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8009718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800971c:	d820      	bhi.n	8009760 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800971e:	2b00      	cmp	r3, #0
 8009720:	d00a      	beq.n	8009738 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8009722:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009726:	d011      	beq.n	800974c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8009728:	e01a      	b.n	8009760 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800972a:	4b98      	ldr	r3, [pc, #608]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800972c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800972e:	4a97      	ldr	r2, [pc, #604]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009734:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009736:	e01a      	b.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009738:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800973c:	3308      	adds	r3, #8
 800973e:	4618      	mov	r0, r3
 8009740:	f000 fba8 	bl	8009e94 <RCCEx_PLL2_Config>
 8009744:	4603      	mov	r3, r0
 8009746:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 800974a:	e010      	b.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800974c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009750:	332c      	adds	r3, #44	@ 0x2c
 8009752:	4618      	mov	r0, r3
 8009754:	f000 fc36 	bl	8009fc4 <RCCEx_PLL3_Config>
 8009758:	4603      	mov	r3, r0
 800975a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 800975e:	e006      	b.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009766:	e002      	b.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8009768:	bf00      	nop
 800976a:	e000      	b.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 800976c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800976e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009772:	2b00      	cmp	r3, #0
 8009774:	d10d      	bne.n	8009792 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8009776:	4b85      	ldr	r3, [pc, #532]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009778:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800977c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8009780:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009784:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009788:	4a80      	ldr	r2, [pc, #512]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800978a:	430b      	orrs	r3, r1
 800978c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009790:	e003      	b.n	800979a <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009792:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009796:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800979a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800979e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a2:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80097a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80097a8:	2300      	movs	r3, #0
 80097aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80097ac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80097b0:	460b      	mov	r3, r1
 80097b2:	4313      	orrs	r3, r2
 80097b4:	d046      	beq.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80097b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80097ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80097be:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80097c2:	d028      	beq.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80097c4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80097c8:	d821      	bhi.n	800980e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80097ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80097ce:	d022      	beq.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80097d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80097d4:	d81b      	bhi.n	800980e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80097d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80097da:	d01c      	beq.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80097dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80097e0:	d815      	bhi.n	800980e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80097e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097e6:	d008      	beq.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80097e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097ec:	d80f      	bhi.n	800980e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d011      	beq.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80097f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097f6:	d00e      	beq.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80097f8:	e009      	b.n	800980e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80097fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80097fe:	3308      	adds	r3, #8
 8009800:	4618      	mov	r0, r3
 8009802:	f000 fb47 	bl	8009e94 <RCCEx_PLL2_Config>
 8009806:	4603      	mov	r3, r0
 8009808:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800980c:	e004      	b.n	8009818 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800980e:	2301      	movs	r3, #1
 8009810:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009814:	e000      	b.n	8009818 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 8009816:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009818:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800981c:	2b00      	cmp	r3, #0
 800981e:	d10d      	bne.n	800983c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8009820:	4b5a      	ldr	r3, [pc, #360]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009822:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009826:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800982a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800982e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009832:	4a56      	ldr	r2, [pc, #344]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009834:	430b      	orrs	r3, r1
 8009836:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800983a:	e003      	b.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800983c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009840:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8009844:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009850:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009852:	2300      	movs	r3, #0
 8009854:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009856:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800985a:	460b      	mov	r3, r1
 800985c:	4313      	orrs	r3, r2
 800985e:	d03f      	beq.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8009860:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009868:	2b04      	cmp	r3, #4
 800986a:	d81e      	bhi.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x55e>
 800986c:	a201      	add	r2, pc, #4	@ (adr r2, 8009874 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 800986e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009872:	bf00      	nop
 8009874:	080098b3 	.word	0x080098b3
 8009878:	08009889 	.word	0x08009889
 800987c:	08009897 	.word	0x08009897
 8009880:	080098b3 	.word	0x080098b3
 8009884:	080098b3 	.word	0x080098b3
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009888:	4b40      	ldr	r3, [pc, #256]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800988a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800988c:	4a3f      	ldr	r2, [pc, #252]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800988e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009892:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009894:	e00e      	b.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009896:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800989a:	332c      	adds	r3, #44	@ 0x2c
 800989c:	4618      	mov	r0, r3
 800989e:	f000 fb91 	bl	8009fc4 <RCCEx_PLL3_Config>
 80098a2:	4603      	mov	r3, r0
 80098a4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80098a8:	e004      	b.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80098aa:	2301      	movs	r3, #1
 80098ac:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80098b0:	e000      	b.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 80098b2:	bf00      	nop
    }
    if (ret == HAL_OK)
 80098b4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d10d      	bne.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80098bc:	4b33      	ldr	r3, [pc, #204]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80098be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80098c2:	f023 0107 	bic.w	r1, r3, #7
 80098c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80098ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098ce:	4a2f      	ldr	r2, [pc, #188]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80098d0:	430b      	orrs	r3, r1
 80098d2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80098d6:	e003      	b.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098d8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80098dc:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80098e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80098e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e8:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80098ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80098ee:	2300      	movs	r3, #0
 80098f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80098f2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80098f6:	460b      	mov	r3, r1
 80098f8:	4313      	orrs	r3, r2
 80098fa:	d04d      	beq.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80098fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009900:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009904:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009908:	d028      	beq.n	800995c <HAL_RCCEx_PeriphCLKConfig+0x610>
 800990a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800990e:	d821      	bhi.n	8009954 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009910:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009914:	d024      	beq.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8009916:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800991a:	d81b      	bhi.n	8009954 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800991c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009920:	d00e      	beq.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8009922:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009926:	d815      	bhi.n	8009954 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009928:	2b00      	cmp	r3, #0
 800992a:	d01b      	beq.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x618>
 800992c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009930:	d110      	bne.n	8009954 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009932:	4b16      	ldr	r3, [pc, #88]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009936:	4a15      	ldr	r2, [pc, #84]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800993c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800993e:	e012      	b.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009940:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009944:	332c      	adds	r3, #44	@ 0x2c
 8009946:	4618      	mov	r0, r3
 8009948:	f000 fb3c 	bl	8009fc4 <RCCEx_PLL3_Config>
 800994c:	4603      	mov	r3, r0
 800994e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009952:	e008      	b.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009954:	2301      	movs	r3, #1
 8009956:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800995a:	e004      	b.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 800995c:	bf00      	nop
 800995e:	e002      	b.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8009960:	bf00      	nop
 8009962:	e000      	b.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8009964:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009966:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800996a:	2b00      	cmp	r3, #0
 800996c:	d110      	bne.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800996e:	4b07      	ldr	r3, [pc, #28]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009970:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009974:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009978:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800997c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009980:	4a02      	ldr	r2, [pc, #8]	@ (800998c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009982:	430b      	orrs	r3, r1
 8009984:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009988:	e006      	b.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800998a:	bf00      	nop
 800998c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009990:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009994:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009998:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800999c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a0:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80099a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80099a6:	2300      	movs	r3, #0
 80099a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099aa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80099ae:	460b      	mov	r3, r1
 80099b0:	4313      	orrs	r3, r2
 80099b2:	f000 80b5 	beq.w	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80099b6:	2300      	movs	r3, #0
 80099b8:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80099bc:	4b9d      	ldr	r3, [pc, #628]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80099be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099c2:	f003 0304 	and.w	r3, r3, #4
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d113      	bne.n	80099f2 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80099ca:	4b9a      	ldr	r3, [pc, #616]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80099cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099d0:	4a98      	ldr	r2, [pc, #608]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80099d2:	f043 0304 	orr.w	r3, r3, #4
 80099d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80099da:	4b96      	ldr	r3, [pc, #600]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80099dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099e0:	f003 0304 	and.w	r3, r3, #4
 80099e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80099e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 80099ec:	2301      	movs	r3, #1
 80099ee:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80099f2:	4b91      	ldr	r3, [pc, #580]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80099f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f6:	4a90      	ldr	r2, [pc, #576]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80099f8:	f043 0301 	orr.w	r3, r3, #1
 80099fc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80099fe:	f7f9 fa33 	bl	8002e68 <HAL_GetTick>
 8009a02:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009a06:	e00b      	b.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a08:	f7f9 fa2e 	bl	8002e68 <HAL_GetTick>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a12:	1ad3      	subs	r3, r2, r3
 8009a14:	2b02      	cmp	r3, #2
 8009a16:	d903      	bls.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8009a18:	2303      	movs	r3, #3
 8009a1a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009a1e:	e005      	b.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009a20:	4b85      	ldr	r3, [pc, #532]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a24:	f003 0301 	and.w	r3, r3, #1
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d0ed      	beq.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8009a2c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d165      	bne.n	8009b00 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009a34:	4b7f      	ldr	r3, [pc, #508]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009a36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8009a42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d023      	beq.n	8009a92 <HAL_RCCEx_PeriphCLKConfig+0x746>
 8009a4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009a4e:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8009a52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d01b      	beq.n	8009a92 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009a5a:	4b76      	ldr	r3, [pc, #472]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009a5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009a68:	4b72      	ldr	r3, [pc, #456]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009a6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a6e:	4a71      	ldr	r2, [pc, #452]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a74:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009a78:	4b6e      	ldr	r3, [pc, #440]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009a7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a7e:	4a6d      	ldr	r2, [pc, #436]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009a80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a84:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009a88:	4a6a      	ldr	r2, [pc, #424]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009a8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009a92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a96:	f003 0301 	and.w	r3, r3, #1
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d019      	beq.n	8009ad2 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a9e:	f7f9 f9e3 	bl	8002e68 <HAL_GetTick>
 8009aa2:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009aa6:	e00d      	b.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009aa8:	f7f9 f9de 	bl	8002e68 <HAL_GetTick>
 8009aac:	4602      	mov	r2, r0
 8009aae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009ab2:	1ad2      	subs	r2, r2, r3
 8009ab4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d903      	bls.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8009abc:	2303      	movs	r3, #3
 8009abe:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8009ac2:	e006      	b.n	8009ad2 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009ac4:	4b5b      	ldr	r3, [pc, #364]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009ac6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009aca:	f003 0302 	and.w	r3, r3, #2
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d0ea      	beq.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8009ad2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d10d      	bne.n	8009af6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8009ada:	4b56      	ldr	r3, [pc, #344]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009adc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ae0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009ae4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009ae8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009aec:	4a51      	ldr	r2, [pc, #324]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009aee:	430b      	orrs	r3, r1
 8009af0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009af4:	e008      	b.n	8009b08 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009af6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009afa:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8009afe:	e003      	b.n	8009b08 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b00:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009b04:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009b08:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d107      	bne.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009b10:	4b48      	ldr	r3, [pc, #288]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009b12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b16:	4a47      	ldr	r2, [pc, #284]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009b18:	f023 0304 	bic.w	r3, r3, #4
 8009b1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8009b20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b28:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009b2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b2e:	2300      	movs	r3, #0
 8009b30:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b32:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009b36:	460b      	mov	r3, r1
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	d042      	beq.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8009b3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009b40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009b44:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009b48:	d022      	beq.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8009b4a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009b4e:	d81b      	bhi.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8009b50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b54:	d011      	beq.n	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8009b56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b5a:	d815      	bhi.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d019      	beq.n	8009b94 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8009b60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009b64:	d110      	bne.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009b66:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009b6a:	3308      	adds	r3, #8
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f000 f991 	bl	8009e94 <RCCEx_PLL2_Config>
 8009b72:	4603      	mov	r3, r0
 8009b74:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009b78:	e00d      	b.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b7a:	4b2e      	ldr	r3, [pc, #184]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009b80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b84:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009b86:	e006      	b.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009b8e:	e002      	b.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8009b90:	bf00      	nop
 8009b92:	e000      	b.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8009b94:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009b96:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d10d      	bne.n	8009bba <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8009b9e:	4b25      	ldr	r3, [pc, #148]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009ba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009ba4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8009ba8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009bac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009bb0:	4a20      	ldr	r2, [pc, #128]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009bb2:	430b      	orrs	r3, r1
 8009bb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009bb8:	e003      	b.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bba:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009bbe:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009bc2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bca:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009bce:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009bd4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009bd8:	460b      	mov	r3, r1
 8009bda:	4313      	orrs	r3, r2
 8009bdc:	d032      	beq.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8009bde:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009be2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009be6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bea:	d00b      	beq.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8009bec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bf0:	d804      	bhi.n	8009bfc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d008      	beq.n	8009c08 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8009bf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bfa:	d007      	beq.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009c02:	e004      	b.n	8009c0e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8009c04:	bf00      	nop
 8009c06:	e002      	b.n	8009c0e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8009c08:	bf00      	nop
 8009c0a:	e000      	b.n	8009c0e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8009c0c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009c0e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d112      	bne.n	8009c3c <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8009c16:	4b07      	ldr	r3, [pc, #28]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009c18:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009c1c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009c20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009c24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009c28:	4a02      	ldr	r2, [pc, #8]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009c2a:	430b      	orrs	r3, r1
 8009c2c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009c30:	e008      	b.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8009c32:	bf00      	nop
 8009c34:	46020c00 	.word	0x46020c00
 8009c38:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c3c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009c40:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8009c44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009c50:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c52:	2300      	movs	r3, #0
 8009c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c56:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009c5a:	460b      	mov	r3, r1
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	d019      	beq.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8009c60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009c64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009c68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c6c:	d105      	bne.n	8009c7a <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009c6e:	4b88      	ldr	r3, [pc, #544]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c72:	4a87      	ldr	r2, [pc, #540]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009c74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009c78:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8009c7a:	4b85      	ldr	r3, [pc, #532]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009c7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009c80:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009c84:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009c88:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009c8c:	4a80      	ldr	r2, [pc, #512]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009c8e:	430b      	orrs	r3, r1
 8009c90:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8009c94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ca6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009caa:	460b      	mov	r3, r1
 8009cac:	4313      	orrs	r3, r2
 8009cae:	d00c      	beq.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8009cb0:	4b77      	ldr	r3, [pc, #476]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009cb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009cba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009cbe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009cc2:	4973      	ldr	r1, [pc, #460]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8009cca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd2:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009cd6:	623b      	str	r3, [r7, #32]
 8009cd8:	2300      	movs	r3, #0
 8009cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cdc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009ce0:	460b      	mov	r3, r1
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	d00c      	beq.n	8009d00 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8009ce6:	4b6a      	ldr	r3, [pc, #424]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009ce8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009cec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009cf0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009cf4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009cf8:	4965      	ldr	r1, [pc, #404]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009cfa:	4313      	orrs	r3, r2
 8009cfc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8009d00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d08:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009d0c:	61bb      	str	r3, [r7, #24]
 8009d0e:	2300      	movs	r3, #0
 8009d10:	61fb      	str	r3, [r7, #28]
 8009d12:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009d16:	460b      	mov	r3, r1
 8009d18:	4313      	orrs	r3, r2
 8009d1a:	d00c      	beq.n	8009d36 <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8009d1c:	4b5c      	ldr	r3, [pc, #368]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009d1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009d22:	f023 0218 	bic.w	r2, r3, #24
 8009d26:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009d2a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009d2e:	4958      	ldr	r1, [pc, #352]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009d30:	4313      	orrs	r3, r2
 8009d32:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009d36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8009d42:	613b      	str	r3, [r7, #16]
 8009d44:	2300      	movs	r3, #0
 8009d46:	617b      	str	r3, [r7, #20]
 8009d48:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009d4c:	460b      	mov	r3, r1
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	d032      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8009d52:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009d56:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009d5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d5e:	d105      	bne.n	8009d6c <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d60:	4b4b      	ldr	r3, [pc, #300]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d64:	4a4a      	ldr	r2, [pc, #296]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009d66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d6a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8009d6c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009d70:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009d74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009d78:	d108      	bne.n	8009d8c <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009d7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009d7e:	3308      	adds	r3, #8
 8009d80:	4618      	mov	r0, r3
 8009d82:	f000 f887 	bl	8009e94 <RCCEx_PLL2_Config>
 8009d86:	4603      	mov	r3, r0
 8009d88:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8009d8c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d10d      	bne.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8009d94:	4b3e      	ldr	r3, [pc, #248]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009d96:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009d9a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009d9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009da2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009da6:	493a      	ldr	r1, [pc, #232]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009da8:	4313      	orrs	r3, r2
 8009daa:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8009dae:	e003      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009db0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009db4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8009db8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8009dc4:	60bb      	str	r3, [r7, #8]
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	60fb      	str	r3, [r7, #12]
 8009dca:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009dce:	460b      	mov	r3, r1
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	d03a      	beq.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8009dd4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009dd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ddc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009de0:	d00e      	beq.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8009de2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009de6:	d815      	bhi.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d017      	beq.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8009dec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009df0:	d110      	bne.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009df2:	4b27      	ldr	r3, [pc, #156]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009df6:	4a26      	ldr	r2, [pc, #152]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009df8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009dfc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8009dfe:	e00e      	b.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009e00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009e04:	3308      	adds	r3, #8
 8009e06:	4618      	mov	r0, r3
 8009e08:	f000 f844 	bl	8009e94 <RCCEx_PLL2_Config>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8009e12:	e004      	b.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8009e14:	2301      	movs	r3, #1
 8009e16:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009e1a:	e000      	b.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8009e1c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009e1e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d10d      	bne.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8009e26:	4b1a      	ldr	r3, [pc, #104]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009e2c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009e30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009e34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e38:	4915      	ldr	r1, [pc, #84]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009e3a:	4313      	orrs	r3, r2
 8009e3c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8009e40:	e003      	b.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e42:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009e46:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8009e4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e52:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009e56:	603b      	str	r3, [r7, #0]
 8009e58:	2300      	movs	r3, #0
 8009e5a:	607b      	str	r3, [r7, #4]
 8009e5c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009e60:	460b      	mov	r3, r1
 8009e62:	4313      	orrs	r3, r2
 8009e64:	d00c      	beq.n	8009e80 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8009e66:	4b0a      	ldr	r3, [pc, #40]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009e68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009e6c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8009e70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009e74:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009e78:	4905      	ldr	r1, [pc, #20]	@ (8009e90 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009e7a:	4313      	orrs	r3, r2
 8009e7c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8009e80:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	37e0      	adds	r7, #224	@ 0xe0
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e8e:	bf00      	nop
 8009e90:	46020c00 	.word	0x46020c00

08009e94 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b084      	sub	sp, #16
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8009e9c:	4b47      	ldr	r3, [pc, #284]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	4a46      	ldr	r2, [pc, #280]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009ea2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009ea6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009ea8:	f7f8 ffde 	bl	8002e68 <HAL_GetTick>
 8009eac:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009eae:	e008      	b.n	8009ec2 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009eb0:	f7f8 ffda 	bl	8002e68 <HAL_GetTick>
 8009eb4:	4602      	mov	r2, r0
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	1ad3      	subs	r3, r2, r3
 8009eba:	2b02      	cmp	r3, #2
 8009ebc:	d901      	bls.n	8009ec2 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009ebe:	2303      	movs	r3, #3
 8009ec0:	e077      	b.n	8009fb2 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009ec2:	4b3e      	ldr	r3, [pc, #248]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d1f0      	bne.n	8009eb0 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009ece:	4b3b      	ldr	r3, [pc, #236]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ed2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009ed6:	f023 0303 	bic.w	r3, r3, #3
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	6811      	ldr	r1, [r2, #0]
 8009ede:	687a      	ldr	r2, [r7, #4]
 8009ee0:	6852      	ldr	r2, [r2, #4]
 8009ee2:	3a01      	subs	r2, #1
 8009ee4:	0212      	lsls	r2, r2, #8
 8009ee6:	430a      	orrs	r2, r1
 8009ee8:	4934      	ldr	r1, [pc, #208]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009eea:	4313      	orrs	r3, r2
 8009eec:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009eee:	4b33      	ldr	r3, [pc, #204]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009ef0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ef2:	4b33      	ldr	r3, [pc, #204]	@ (8009fc0 <RCCEx_PLL2_Config+0x12c>)
 8009ef4:	4013      	ands	r3, r2
 8009ef6:	687a      	ldr	r2, [r7, #4]
 8009ef8:	6892      	ldr	r2, [r2, #8]
 8009efa:	3a01      	subs	r2, #1
 8009efc:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009f00:	687a      	ldr	r2, [r7, #4]
 8009f02:	68d2      	ldr	r2, [r2, #12]
 8009f04:	3a01      	subs	r2, #1
 8009f06:	0252      	lsls	r2, r2, #9
 8009f08:	b292      	uxth	r2, r2
 8009f0a:	4311      	orrs	r1, r2
 8009f0c:	687a      	ldr	r2, [r7, #4]
 8009f0e:	6912      	ldr	r2, [r2, #16]
 8009f10:	3a01      	subs	r2, #1
 8009f12:	0412      	lsls	r2, r2, #16
 8009f14:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009f18:	4311      	orrs	r1, r2
 8009f1a:	687a      	ldr	r2, [r7, #4]
 8009f1c:	6952      	ldr	r2, [r2, #20]
 8009f1e:	3a01      	subs	r2, #1
 8009f20:	0612      	lsls	r2, r2, #24
 8009f22:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009f26:	430a      	orrs	r2, r1
 8009f28:	4924      	ldr	r1, [pc, #144]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009f2e:	4b23      	ldr	r3, [pc, #140]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f32:	f023 020c 	bic.w	r2, r3, #12
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	699b      	ldr	r3, [r3, #24]
 8009f3a:	4920      	ldr	r1, [pc, #128]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009f40:	4b1e      	ldr	r3, [pc, #120]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6a1b      	ldr	r3, [r3, #32]
 8009f48:	491c      	ldr	r1, [pc, #112]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8009f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f52:	4a1a      	ldr	r2, [pc, #104]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f54:	f023 0310 	bic.w	r3, r3, #16
 8009f58:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009f5a:	4b18      	ldr	r3, [pc, #96]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009f62:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	69d2      	ldr	r2, [r2, #28]
 8009f6a:	00d2      	lsls	r2, r2, #3
 8009f6c:	4913      	ldr	r1, [pc, #76]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f6e:	4313      	orrs	r3, r2
 8009f70:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8009f72:	4b12      	ldr	r3, [pc, #72]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f76:	4a11      	ldr	r2, [pc, #68]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f78:	f043 0310 	orr.w	r3, r3, #16
 8009f7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8009f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a0e      	ldr	r2, [pc, #56]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009f84:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009f88:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009f8a:	f7f8 ff6d 	bl	8002e68 <HAL_GetTick>
 8009f8e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009f90:	e008      	b.n	8009fa4 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009f92:	f7f8 ff69 	bl	8002e68 <HAL_GetTick>
 8009f96:	4602      	mov	r2, r0
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	1ad3      	subs	r3, r2, r3
 8009f9c:	2b02      	cmp	r3, #2
 8009f9e:	d901      	bls.n	8009fa4 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009fa0:	2303      	movs	r3, #3
 8009fa2:	e006      	b.n	8009fb2 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009fa4:	4b05      	ldr	r3, [pc, #20]	@ (8009fbc <RCCEx_PLL2_Config+0x128>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d0f0      	beq.n	8009f92 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8009fb0:	2300      	movs	r3, #0

}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3710      	adds	r7, #16
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	46020c00 	.word	0x46020c00
 8009fc0:	80800000 	.word	0x80800000

08009fc4 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8009fcc:	4b47      	ldr	r3, [pc, #284]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a46      	ldr	r2, [pc, #280]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 8009fd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009fd6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009fd8:	f7f8 ff46 	bl	8002e68 <HAL_GetTick>
 8009fdc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009fde:	e008      	b.n	8009ff2 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009fe0:	f7f8 ff42 	bl	8002e68 <HAL_GetTick>
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	1ad3      	subs	r3, r2, r3
 8009fea:	2b02      	cmp	r3, #2
 8009fec:	d901      	bls.n	8009ff2 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009fee:	2303      	movs	r3, #3
 8009ff0:	e077      	b.n	800a0e2 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009ff2:	4b3e      	ldr	r3, [pc, #248]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d1f0      	bne.n	8009fe0 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009ffe:	4b3b      	ldr	r3, [pc, #236]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a002:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a006:	f023 0303 	bic.w	r3, r3, #3
 800a00a:	687a      	ldr	r2, [r7, #4]
 800a00c:	6811      	ldr	r1, [r2, #0]
 800a00e:	687a      	ldr	r2, [r7, #4]
 800a010:	6852      	ldr	r2, [r2, #4]
 800a012:	3a01      	subs	r2, #1
 800a014:	0212      	lsls	r2, r2, #8
 800a016:	430a      	orrs	r2, r1
 800a018:	4934      	ldr	r1, [pc, #208]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a01a:	4313      	orrs	r3, r2
 800a01c:	630b      	str	r3, [r1, #48]	@ 0x30
 800a01e:	4b33      	ldr	r3, [pc, #204]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a020:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a022:	4b33      	ldr	r3, [pc, #204]	@ (800a0f0 <RCCEx_PLL3_Config+0x12c>)
 800a024:	4013      	ands	r3, r2
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	6892      	ldr	r2, [r2, #8]
 800a02a:	3a01      	subs	r2, #1
 800a02c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800a030:	687a      	ldr	r2, [r7, #4]
 800a032:	68d2      	ldr	r2, [r2, #12]
 800a034:	3a01      	subs	r2, #1
 800a036:	0252      	lsls	r2, r2, #9
 800a038:	b292      	uxth	r2, r2
 800a03a:	4311      	orrs	r1, r2
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	6912      	ldr	r2, [r2, #16]
 800a040:	3a01      	subs	r2, #1
 800a042:	0412      	lsls	r2, r2, #16
 800a044:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800a048:	4311      	orrs	r1, r2
 800a04a:	687a      	ldr	r2, [r7, #4]
 800a04c:	6952      	ldr	r2, [r2, #20]
 800a04e:	3a01      	subs	r2, #1
 800a050:	0612      	lsls	r2, r2, #24
 800a052:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800a056:	430a      	orrs	r2, r1
 800a058:	4924      	ldr	r1, [pc, #144]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a05a:	4313      	orrs	r3, r2
 800a05c:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800a05e:	4b23      	ldr	r3, [pc, #140]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a062:	f023 020c 	bic.w	r2, r3, #12
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	699b      	ldr	r3, [r3, #24]
 800a06a:	4920      	ldr	r1, [pc, #128]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a06c:	4313      	orrs	r3, r2
 800a06e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800a070:	4b1e      	ldr	r3, [pc, #120]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a072:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6a1b      	ldr	r3, [r3, #32]
 800a078:	491c      	ldr	r1, [pc, #112]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a07a:	4313      	orrs	r3, r2
 800a07c:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800a07e:	4b1b      	ldr	r3, [pc, #108]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a082:	4a1a      	ldr	r2, [pc, #104]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a084:	f023 0310 	bic.w	r3, r3, #16
 800a088:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a08a:	4b18      	ldr	r3, [pc, #96]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a08c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a08e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a092:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	69d2      	ldr	r2, [r2, #28]
 800a09a:	00d2      	lsls	r2, r2, #3
 800a09c:	4913      	ldr	r1, [pc, #76]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a09e:	4313      	orrs	r3, r2
 800a0a0:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800a0a2:	4b12      	ldr	r3, [pc, #72]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a0a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0a6:	4a11      	ldr	r2, [pc, #68]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a0a8:	f043 0310 	orr.w	r3, r3, #16
 800a0ac:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800a0ae:	4b0f      	ldr	r3, [pc, #60]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a0e      	ldr	r2, [pc, #56]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a0b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a0b8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a0ba:	f7f8 fed5 	bl	8002e68 <HAL_GetTick>
 800a0be:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a0c0:	e008      	b.n	800a0d4 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a0c2:	f7f8 fed1 	bl	8002e68 <HAL_GetTick>
 800a0c6:	4602      	mov	r2, r0
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	1ad3      	subs	r3, r2, r3
 800a0cc:	2b02      	cmp	r3, #2
 800a0ce:	d901      	bls.n	800a0d4 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800a0d0:	2303      	movs	r3, #3
 800a0d2:	e006      	b.n	800a0e2 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a0d4:	4b05      	ldr	r3, [pc, #20]	@ (800a0ec <RCCEx_PLL3_Config+0x128>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d0f0      	beq.n	800a0c2 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800a0e0:	2300      	movs	r3, #0
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3710      	adds	r7, #16
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop
 800a0ec:	46020c00 	.word	0x46020c00
 800a0f0:	80800000 	.word	0x80800000

0800a0f4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b084      	sub	sp, #16
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d101      	bne.n	800a106 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a102:	2301      	movs	r3, #1
 800a104:	e0fb      	b.n	800a2fe <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4a7f      	ldr	r2, [pc, #508]	@ (800a308 <HAL_SPI_Init+0x214>)
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d004      	beq.n	800a11a <HAL_SPI_Init+0x26>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	4a7d      	ldr	r2, [pc, #500]	@ (800a30c <HAL_SPI_Init+0x218>)
 800a116:	4293      	cmp	r3, r2
 800a118:	e000      	b.n	800a11c <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800a11a:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2200      	movs	r2, #0
 800a120:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	4a78      	ldr	r2, [pc, #480]	@ (800a308 <HAL_SPI_Init+0x214>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d004      	beq.n	800a136 <HAL_SPI_Init+0x42>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a76      	ldr	r2, [pc, #472]	@ (800a30c <HAL_SPI_Init+0x218>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d105      	bne.n	800a142 <HAL_SPI_Init+0x4e>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	68db      	ldr	r3, [r3, #12]
 800a13a:	2b0f      	cmp	r3, #15
 800a13c:	d901      	bls.n	800a142 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800a13e:	2301      	movs	r3, #1
 800a140:	e0dd      	b.n	800a2fe <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f001 fc3e 	bl	800b9c4 <SPI_GetPacketSize>
 800a148:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4a6e      	ldr	r2, [pc, #440]	@ (800a308 <HAL_SPI_Init+0x214>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d004      	beq.n	800a15e <HAL_SPI_Init+0x6a>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	4a6c      	ldr	r2, [pc, #432]	@ (800a30c <HAL_SPI_Init+0x218>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d102      	bne.n	800a164 <HAL_SPI_Init+0x70>
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2b08      	cmp	r3, #8
 800a162:	d816      	bhi.n	800a192 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a168:	4a69      	ldr	r2, [pc, #420]	@ (800a310 <HAL_SPI_Init+0x21c>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d00e      	beq.n	800a18c <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	4a68      	ldr	r2, [pc, #416]	@ (800a314 <HAL_SPI_Init+0x220>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d009      	beq.n	800a18c <HAL_SPI_Init+0x98>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4a66      	ldr	r2, [pc, #408]	@ (800a318 <HAL_SPI_Init+0x224>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d004      	beq.n	800a18c <HAL_SPI_Init+0x98>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4a65      	ldr	r2, [pc, #404]	@ (800a31c <HAL_SPI_Init+0x228>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d104      	bne.n	800a196 <HAL_SPI_Init+0xa2>
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2b10      	cmp	r3, #16
 800a190:	d901      	bls.n	800a196 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800a192:	2301      	movs	r3, #1
 800a194:	e0b3      	b.n	800a2fe <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d106      	bne.n	800a1b0 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a1aa:	6878      	ldr	r0, [r7, #4]
 800a1ac:	f7f8 fc40 	bl	8002a30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2202      	movs	r2, #2
 800a1b4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f022 0201 	bic.w	r2, r2, #1
 800a1c6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	689b      	ldr	r3, [r3, #8]
 800a1ce:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a1d2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	699b      	ldr	r3, [r3, #24]
 800a1d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a1dc:	d119      	bne.n	800a212 <HAL_SPI_Init+0x11e>
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a1e6:	d103      	bne.n	800a1f0 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d008      	beq.n	800a202 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d10c      	bne.n	800a212 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a1fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a200:	d107      	bne.n	800a212 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	681a      	ldr	r2, [r3, #0]
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a210:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	685b      	ldr	r3, [r3, #4]
 800a216:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d00f      	beq.n	800a23e <HAL_SPI_Init+0x14a>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	68db      	ldr	r3, [r3, #12]
 800a222:	2b06      	cmp	r3, #6
 800a224:	d90b      	bls.n	800a23e <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	430a      	orrs	r2, r1
 800a23a:	601a      	str	r2, [r3, #0]
 800a23c:	e007      	b.n	800a24e <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	681a      	ldr	r2, [r3, #0]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a24c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	69da      	ldr	r2, [r3, #28]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a256:	431a      	orrs	r2, r3
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	431a      	orrs	r2, r3
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a260:	ea42 0103 	orr.w	r1, r2, r3
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	68da      	ldr	r2, [r3, #12]
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	430a      	orrs	r2, r1
 800a26e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a278:	431a      	orrs	r2, r3
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a27e:	431a      	orrs	r2, r3
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	699b      	ldr	r3, [r3, #24]
 800a284:	431a      	orrs	r2, r3
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	691b      	ldr	r3, [r3, #16]
 800a28a:	431a      	orrs	r2, r3
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	695b      	ldr	r3, [r3, #20]
 800a290:	431a      	orrs	r2, r3
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6a1b      	ldr	r3, [r3, #32]
 800a296:	431a      	orrs	r2, r3
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	431a      	orrs	r2, r3
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2a2:	431a      	orrs	r2, r3
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	689b      	ldr	r3, [r3, #8]
 800a2a8:	431a      	orrs	r2, r3
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a2ae:	431a      	orrs	r2, r3
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2b4:	431a      	orrs	r2, r3
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2ba:	ea42 0103 	orr.w	r1, r2, r3
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	430a      	orrs	r2, r1
 800a2c8:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	685b      	ldr	r3, [r3, #4]
 800a2ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d00a      	beq.n	800a2ec <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	68db      	ldr	r3, [r3, #12]
 800a2dc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	430a      	orrs	r2, r1
 800a2ea:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 800a2fc:	2300      	movs	r3, #0
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	46002000 	.word	0x46002000
 800a30c:	56002000 	.word	0x56002000
 800a310:	40013000 	.word	0x40013000
 800a314:	50013000 	.word	0x50013000
 800a318:	40003800 	.word	0x40003800
 800a31c:	50003800 	.word	0x50003800

0800a320 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b088      	sub	sp, #32
 800a324:	af02      	add	r7, sp, #8
 800a326:	60f8      	str	r0, [r7, #12]
 800a328:	60b9      	str	r1, [r7, #8]
 800a32a:	603b      	str	r3, [r7, #0]
 800a32c:	4613      	mov	r3, r2
 800a32e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	3320      	adds	r3, #32
 800a336:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4a90      	ldr	r2, [pc, #576]	@ (800a580 <HAL_SPI_Transmit+0x260>)
 800a33e:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a340:	f7f8 fd92 	bl	8002e68 <HAL_GetTick>
 800a344:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a34c:	b2db      	uxtb	r3, r3
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d001      	beq.n	800a356 <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 800a352:	2302      	movs	r3, #2
 800a354:	e1f4      	b.n	800a740 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d002      	beq.n	800a362 <HAL_SPI_Transmit+0x42>
 800a35c:	88fb      	ldrh	r3, [r7, #6]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d101      	bne.n	800a366 <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 800a362:	2301      	movs	r3, #1
 800a364:	e1ec      	b.n	800a740 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a36c:	2b01      	cmp	r3, #1
 800a36e:	d101      	bne.n	800a374 <HAL_SPI_Transmit+0x54>
 800a370:	2302      	movs	r3, #2
 800a372:	e1e5      	b.n	800a740 <HAL_SPI_Transmit+0x420>
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2201      	movs	r2, #1
 800a378:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	2203      	movs	r2, #3
 800a380:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2200      	movs	r2, #0
 800a388:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	68ba      	ldr	r2, [r7, #8]
 800a390:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	88fa      	ldrh	r2, [r7, #6]
 800a396:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	88fa      	ldrh	r2, [r7, #6]
 800a39e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	689b      	ldr	r3, [r3, #8]
 800a3c8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a3cc:	d108      	bne.n	800a3e0 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a3dc:	601a      	str	r2, [r3, #0]
 800a3de:	e009      	b.n	800a3f4 <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	68db      	ldr	r3, [r3, #12]
 800a3e6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a3f2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	685b      	ldr	r3, [r3, #4]
 800a3fa:	0c1b      	lsrs	r3, r3, #16
 800a3fc:	041b      	lsls	r3, r3, #16
 800a3fe:	88f9      	ldrh	r1, [r7, #6]
 800a400:	68fa      	ldr	r2, [r7, #12]
 800a402:	6812      	ldr	r2, [r2, #0]
 800a404:	430b      	orrs	r3, r1
 800a406:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	681a      	ldr	r2, [r3, #0]
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f042 0201 	orr.w	r2, r2, #1
 800a416:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	69db      	ldr	r3, [r3, #28]
 800a41e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a422:	2b00      	cmp	r3, #0
 800a424:	d10c      	bne.n	800a440 <HAL_SPI_Transmit+0x120>
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	685b      	ldr	r3, [r3, #4]
 800a42a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a42e:	d107      	bne.n	800a440 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	681a      	ldr	r2, [r3, #0]
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a43e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	68db      	ldr	r3, [r3, #12]
 800a444:	2b0f      	cmp	r3, #15
 800a446:	d95b      	bls.n	800a500 <HAL_SPI_Transmit+0x1e0>
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a4d      	ldr	r2, [pc, #308]	@ (800a584 <HAL_SPI_Transmit+0x264>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d04f      	beq.n	800a4f2 <HAL_SPI_Transmit+0x1d2>
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a4c      	ldr	r2, [pc, #304]	@ (800a588 <HAL_SPI_Transmit+0x268>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d04a      	beq.n	800a4f2 <HAL_SPI_Transmit+0x1d2>
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a4a      	ldr	r2, [pc, #296]	@ (800a58c <HAL_SPI_Transmit+0x26c>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d045      	beq.n	800a4f2 <HAL_SPI_Transmit+0x1d2>
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a49      	ldr	r2, [pc, #292]	@ (800a590 <HAL_SPI_Transmit+0x270>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d147      	bne.n	800a500 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a470:	e03f      	b.n	800a4f2 <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	695b      	ldr	r3, [r3, #20]
 800a478:	f003 0302 	and.w	r3, r3, #2
 800a47c:	2b02      	cmp	r3, #2
 800a47e:	d114      	bne.n	800a4aa <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	6812      	ldr	r2, [r2, #0]
 800a48a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a490:	1d1a      	adds	r2, r3, #4
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a49c:	b29b      	uxth	r3, r3
 800a49e:	3b01      	subs	r3, #1
 800a4a0:	b29a      	uxth	r2, r3
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a4a8:	e023      	b.n	800a4f2 <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a4aa:	f7f8 fcdd 	bl	8002e68 <HAL_GetTick>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	1ad3      	subs	r3, r2, r3
 800a4b4:	683a      	ldr	r2, [r7, #0]
 800a4b6:	429a      	cmp	r2, r3
 800a4b8:	d803      	bhi.n	800a4c2 <HAL_SPI_Transmit+0x1a2>
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4c0:	d102      	bne.n	800a4c8 <HAL_SPI_Transmit+0x1a8>
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d114      	bne.n	800a4f2 <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a4c8:	68f8      	ldr	r0, [r7, #12]
 800a4ca:	f001 f9ad 	bl	800b828 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	2201      	movs	r2, #1
 800a4e2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a4ee:	2303      	movs	r3, #3
 800a4f0:	e126      	b.n	800a740 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a4f8:	b29b      	uxth	r3, r3
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d1b9      	bne.n	800a472 <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a4fe:	e0f9      	b.n	800a6f4 <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	68db      	ldr	r3, [r3, #12]
 800a504:	2b07      	cmp	r3, #7
 800a506:	f240 80ee 	bls.w	800a6e6 <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a50a:	e067      	b.n	800a5dc <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	695b      	ldr	r3, [r3, #20]
 800a512:	f003 0302 	and.w	r3, r3, #2
 800a516:	2b02      	cmp	r3, #2
 800a518:	d13c      	bne.n	800a594 <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a520:	b29b      	uxth	r3, r3
 800a522:	2b01      	cmp	r3, #1
 800a524:	d918      	bls.n	800a558 <HAL_SPI_Transmit+0x238>
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d014      	beq.n	800a558 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	6812      	ldr	r2, [r2, #0]
 800a538:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a53e:	1d1a      	adds	r2, r3, #4
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a54a:	b29b      	uxth	r3, r3
 800a54c:	3b02      	subs	r3, #2
 800a54e:	b29a      	uxth	r2, r3
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a556:	e041      	b.n	800a5dc <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a55c:	881a      	ldrh	r2, [r3, #0]
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a566:	1c9a      	adds	r2, r3, #2
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a572:	b29b      	uxth	r3, r3
 800a574:	3b01      	subs	r3, #1
 800a576:	b29a      	uxth	r2, r3
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a57e:	e02d      	b.n	800a5dc <HAL_SPI_Transmit+0x2bc>
 800a580:	46002000 	.word	0x46002000
 800a584:	40013000 	.word	0x40013000
 800a588:	50013000 	.word	0x50013000
 800a58c:	40003800 	.word	0x40003800
 800a590:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a594:	f7f8 fc68 	bl	8002e68 <HAL_GetTick>
 800a598:	4602      	mov	r2, r0
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	1ad3      	subs	r3, r2, r3
 800a59e:	683a      	ldr	r2, [r7, #0]
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d803      	bhi.n	800a5ac <HAL_SPI_Transmit+0x28c>
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5aa:	d102      	bne.n	800a5b2 <HAL_SPI_Transmit+0x292>
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d114      	bne.n	800a5dc <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a5b2:	68f8      	ldr	r0, [r7, #12]
 800a5b4:	f001 f938 	bl	800b828 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a5be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	2201      	movs	r2, #1
 800a5cc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a5d8:	2303      	movs	r3, #3
 800a5da:	e0b1      	b.n	800a740 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d191      	bne.n	800a50c <HAL_SPI_Transmit+0x1ec>
 800a5e8:	e084      	b.n	800a6f4 <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	695b      	ldr	r3, [r3, #20]
 800a5f0:	f003 0302 	and.w	r3, r3, #2
 800a5f4:	2b02      	cmp	r3, #2
 800a5f6:	d152      	bne.n	800a69e <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a5fe:	b29b      	uxth	r3, r3
 800a600:	2b03      	cmp	r3, #3
 800a602:	d918      	bls.n	800a636 <HAL_SPI_Transmit+0x316>
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a608:	2b40      	cmp	r3, #64	@ 0x40
 800a60a:	d914      	bls.n	800a636 <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	6812      	ldr	r2, [r2, #0]
 800a616:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a61c:	1d1a      	adds	r2, r3, #4
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a628:	b29b      	uxth	r3, r3
 800a62a:	3b04      	subs	r3, #4
 800a62c:	b29a      	uxth	r2, r3
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a634:	e057      	b.n	800a6e6 <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a63c:	b29b      	uxth	r3, r3
 800a63e:	2b01      	cmp	r3, #1
 800a640:	d917      	bls.n	800a672 <HAL_SPI_Transmit+0x352>
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a646:	2b00      	cmp	r3, #0
 800a648:	d013      	beq.n	800a672 <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a64e:	881a      	ldrh	r2, [r3, #0]
 800a650:	697b      	ldr	r3, [r7, #20]
 800a652:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a658:	1c9a      	adds	r2, r3, #2
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a664:	b29b      	uxth	r3, r3
 800a666:	3b02      	subs	r3, #2
 800a668:	b29a      	uxth	r2, r3
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a670:	e039      	b.n	800a6e6 <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	3320      	adds	r3, #32
 800a67c:	7812      	ldrb	r2, [r2, #0]
 800a67e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a684:	1c5a      	adds	r2, r3, #1
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a690:	b29b      	uxth	r3, r3
 800a692:	3b01      	subs	r3, #1
 800a694:	b29a      	uxth	r2, r3
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a69c:	e023      	b.n	800a6e6 <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a69e:	f7f8 fbe3 	bl	8002e68 <HAL_GetTick>
 800a6a2:	4602      	mov	r2, r0
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	1ad3      	subs	r3, r2, r3
 800a6a8:	683a      	ldr	r2, [r7, #0]
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	d803      	bhi.n	800a6b6 <HAL_SPI_Transmit+0x396>
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6b4:	d102      	bne.n	800a6bc <HAL_SPI_Transmit+0x39c>
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d114      	bne.n	800a6e6 <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a6bc:	68f8      	ldr	r0, [r7, #12]
 800a6be:	f001 f8b3 	bl	800b828 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a6c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	2201      	movs	r2, #1
 800a6d6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a6e2:	2303      	movs	r3, #3
 800a6e4:	e02c      	b.n	800a740 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a6ec:	b29b      	uxth	r3, r3
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	f47f af7b 	bne.w	800a5ea <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800a6f4:	693b      	ldr	r3, [r7, #16]
 800a6f6:	9300      	str	r3, [sp, #0]
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	2108      	movs	r1, #8
 800a6fe:	68f8      	ldr	r0, [r7, #12]
 800a700:	f001 f932 	bl	800b968 <SPI_WaitOnFlagUntilTimeout>
 800a704:	4603      	mov	r3, r0
 800a706:	2b00      	cmp	r3, #0
 800a708:	d007      	beq.n	800a71a <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a710:	f043 0220 	orr.w	r2, r3, #32
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a71a:	68f8      	ldr	r0, [r7, #12]
 800a71c:	f001 f884 	bl	800b828 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2201      	movs	r2, #1
 800a724:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	2200      	movs	r2, #0
 800a72c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a736:	2b00      	cmp	r3, #0
 800a738:	d001      	beq.n	800a73e <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 800a73a:	2301      	movs	r3, #1
 800a73c:	e000      	b.n	800a740 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 800a73e:	2300      	movs	r3, #0
  }
}
 800a740:	4618      	mov	r0, r3
 800a742:	3718      	adds	r7, #24
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}

0800a748 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b088      	sub	sp, #32
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	603b      	str	r3, [r7, #0]
 800a754:	4613      	mov	r3, r2
 800a756:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a75c:	095b      	lsrs	r3, r3, #5
 800a75e:	b29b      	uxth	r3, r3
 800a760:	3301      	adds	r3, #1
 800a762:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	3330      	adds	r3, #48	@ 0x30
 800a76a:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	4a94      	ldr	r2, [pc, #592]	@ (800a9c4 <HAL_SPI_Receive+0x27c>)
 800a772:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a774:	f7f8 fb78 	bl	8002e68 <HAL_GetTick>
 800a778:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a780:	b2db      	uxtb	r3, r3
 800a782:	2b01      	cmp	r3, #1
 800a784:	d001      	beq.n	800a78a <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 800a786:	2302      	movs	r3, #2
 800a788:	e2bc      	b.n	800ad04 <HAL_SPI_Receive+0x5bc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d002      	beq.n	800a796 <HAL_SPI_Receive+0x4e>
 800a790:	88fb      	ldrh	r3, [r7, #6]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d101      	bne.n	800a79a <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 800a796:	2301      	movs	r3, #1
 800a798:	e2b4      	b.n	800ad04 <HAL_SPI_Receive+0x5bc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d101      	bne.n	800a7a8 <HAL_SPI_Receive+0x60>
 800a7a4:	2302      	movs	r3, #2
 800a7a6:	e2ad      	b.n	800ad04 <HAL_SPI_Receive+0x5bc>
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2204      	movs	r2, #4
 800a7b4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	68ba      	ldr	r2, [r7, #8]
 800a7c4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	88fa      	ldrh	r2, [r7, #6]
 800a7ca:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	88fa      	ldrh	r2, [r7, #6]
 800a7d2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2200      	movs	r2, #0
 800a7da:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	2200      	movs	r2, #0
 800a7e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a800:	d108      	bne.n	800a814 <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	681a      	ldr	r2, [r3, #0]
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a810:	601a      	str	r2, [r3, #0]
 800a812:	e009      	b.n	800a828 <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	68db      	ldr	r3, [r3, #12]
 800a81a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800a826:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	0c1b      	lsrs	r3, r3, #16
 800a830:	041b      	lsls	r3, r3, #16
 800a832:	88f9      	ldrh	r1, [r7, #6]
 800a834:	68fa      	ldr	r2, [r7, #12]
 800a836:	6812      	ldr	r2, [r2, #0]
 800a838:	430b      	orrs	r3, r1
 800a83a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	681a      	ldr	r2, [r3, #0]
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f042 0201 	orr.w	r2, r2, #1
 800a84a:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	69db      	ldr	r3, [r3, #28]
 800a852:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a856:	2b00      	cmp	r3, #0
 800a858:	d10c      	bne.n	800a874 <HAL_SPI_Receive+0x12c>
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	685b      	ldr	r3, [r3, #4]
 800a85e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a862:	d107      	bne.n	800a874 <HAL_SPI_Receive+0x12c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	681a      	ldr	r2, [r3, #0]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a872:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	68db      	ldr	r3, [r3, #12]
 800a878:	2b0f      	cmp	r3, #15
 800a87a:	f240 809c 	bls.w	800a9b6 <HAL_SPI_Receive+0x26e>
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	4a51      	ldr	r2, [pc, #324]	@ (800a9c8 <HAL_SPI_Receive+0x280>)
 800a884:	4293      	cmp	r3, r2
 800a886:	f000 808e 	beq.w	800a9a6 <HAL_SPI_Receive+0x25e>
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	4a4f      	ldr	r2, [pc, #316]	@ (800a9cc <HAL_SPI_Receive+0x284>)
 800a890:	4293      	cmp	r3, r2
 800a892:	f000 8088 	beq.w	800a9a6 <HAL_SPI_Receive+0x25e>
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	4a4d      	ldr	r2, [pc, #308]	@ (800a9d0 <HAL_SPI_Receive+0x288>)
 800a89c:	4293      	cmp	r3, r2
 800a89e:	f000 8082 	beq.w	800a9a6 <HAL_SPI_Receive+0x25e>
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	4a4b      	ldr	r2, [pc, #300]	@ (800a9d4 <HAL_SPI_Receive+0x28c>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	f040 8084 	bne.w	800a9b6 <HAL_SPI_Receive+0x26e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800a8ae:	e07a      	b.n	800a9a6 <HAL_SPI_Receive+0x25e>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	695b      	ldr	r3, [r3, #20]
 800a8b6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	695b      	ldr	r3, [r3, #20]
 800a8be:	f003 0301 	and.w	r3, r3, #1
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d114      	bne.n	800a8f0 <HAL_SPI_Receive+0x1a8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681a      	ldr	r2, [r3, #0]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8ce:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a8d0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8d6:	1d1a      	adds	r2, r3, #4
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	3b01      	subs	r3, #1
 800a8e6:	b29a      	uxth	r2, r3
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a8ee:	e05a      	b.n	800a9a6 <HAL_SPI_Receive+0x25e>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	8bfa      	ldrh	r2, [r7, #30]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d919      	bls.n	800a932 <HAL_SPI_Receive+0x1ea>
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a904:	2b00      	cmp	r3, #0
 800a906:	d014      	beq.n	800a932 <HAL_SPI_Receive+0x1ea>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	681a      	ldr	r2, [r3, #0]
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a910:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a912:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a918:	1d1a      	adds	r2, r3, #4
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a924:	b29b      	uxth	r3, r3
 800a926:	3b01      	subs	r3, #1
 800a928:	b29a      	uxth	r2, r3
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a930:	e039      	b.n	800a9a6 <HAL_SPI_Receive+0x25e>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d010      	beq.n	800a95e <HAL_SPI_Receive+0x216>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a946:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a94a:	d12c      	bne.n	800a9a6 <HAL_SPI_Receive+0x25e>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	699a      	ldr	r2, [r3, #24]
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a95a:	619a      	str	r2, [r3, #24]
 800a95c:	e023      	b.n	800a9a6 <HAL_SPI_Receive+0x25e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a95e:	f7f8 fa83 	bl	8002e68 <HAL_GetTick>
 800a962:	4602      	mov	r2, r0
 800a964:	697b      	ldr	r3, [r7, #20]
 800a966:	1ad3      	subs	r3, r2, r3
 800a968:	683a      	ldr	r2, [r7, #0]
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d803      	bhi.n	800a976 <HAL_SPI_Receive+0x22e>
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a974:	d102      	bne.n	800a97c <HAL_SPI_Receive+0x234>
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d114      	bne.n	800a9a6 <HAL_SPI_Receive+0x25e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a97c:	68f8      	ldr	r0, [r7, #12]
 800a97e:	f000 ff53 	bl	800b828 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a988:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2201      	movs	r2, #1
 800a996:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2200      	movs	r2, #0
 800a99e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a9a2:	2303      	movs	r3, #3
 800a9a4:	e1ae      	b.n	800ad04 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a9ac:	b29b      	uxth	r3, r3
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	f47f af7e 	bne.w	800a8b0 <HAL_SPI_Receive+0x168>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a9b4:	e193      	b.n	800acde <HAL_SPI_Receive+0x596>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	68db      	ldr	r3, [r3, #12]
 800a9ba:	2b07      	cmp	r3, #7
 800a9bc:	f240 8188 	bls.w	800acd0 <HAL_SPI_Receive+0x588>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800a9c0:	e0b0      	b.n	800ab24 <HAL_SPI_Receive+0x3dc>
 800a9c2:	bf00      	nop
 800a9c4:	46002000 	.word	0x46002000
 800a9c8:	40013000 	.word	0x40013000
 800a9cc:	50013000 	.word	0x50013000
 800a9d0:	40003800 	.word	0x40003800
 800a9d4:	50003800 	.word	0x50003800
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	695b      	ldr	r3, [r3, #20]
 800a9de:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	695b      	ldr	r3, [r3, #20]
 800a9e6:	f003 0301 	and.w	r3, r3, #1
 800a9ea:	2b01      	cmp	r3, #1
 800a9ec:	d114      	bne.n	800aa18 <HAL_SPI_Receive+0x2d0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9f2:	69ba      	ldr	r2, [r7, #24]
 800a9f4:	8812      	ldrh	r2, [r2, #0]
 800a9f6:	b292      	uxth	r2, r2
 800a9f8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9fe:	1c9a      	adds	r2, r3, #2
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800aa0a:	b29b      	uxth	r3, r3
 800aa0c:	3b01      	subs	r3, #1
 800aa0e:	b29a      	uxth	r2, r3
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800aa16:	e085      	b.n	800ab24 <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800aa1e:	b29b      	uxth	r3, r3
 800aa20:	8bfa      	ldrh	r2, [r7, #30]
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d924      	bls.n	800aa70 <HAL_SPI_Receive+0x328>
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d01f      	beq.n	800aa70 <HAL_SPI_Receive+0x328>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa34:	69ba      	ldr	r2, [r7, #24]
 800aa36:	8812      	ldrh	r2, [r2, #0]
 800aa38:	b292      	uxth	r2, r2
 800aa3a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa40:	1c9a      	adds	r2, r3, #2
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa4a:	69ba      	ldr	r2, [r7, #24]
 800aa4c:	8812      	ldrh	r2, [r2, #0]
 800aa4e:	b292      	uxth	r2, r2
 800aa50:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa56:	1c9a      	adds	r2, r3, #2
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800aa62:	b29b      	uxth	r3, r3
 800aa64:	3b02      	subs	r3, #2
 800aa66:	b29a      	uxth	r2, r3
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800aa6e:	e059      	b.n	800ab24 <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800aa76:	b29b      	uxth	r3, r3
 800aa78:	2b01      	cmp	r3, #1
 800aa7a:	d119      	bne.n	800aab0 <HAL_SPI_Receive+0x368>
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d014      	beq.n	800aab0 <HAL_SPI_Receive+0x368>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa8a:	69ba      	ldr	r2, [r7, #24]
 800aa8c:	8812      	ldrh	r2, [r2, #0]
 800aa8e:	b292      	uxth	r2, r2
 800aa90:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa96:	1c9a      	adds	r2, r3, #2
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800aaa2:	b29b      	uxth	r3, r3
 800aaa4:	3b01      	subs	r3, #1
 800aaa6:	b29a      	uxth	r2, r3
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800aaae:	e039      	b.n	800ab24 <HAL_SPI_Receive+0x3dc>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d010      	beq.n	800aadc <HAL_SPI_Receive+0x394>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aac8:	d12c      	bne.n	800ab24 <HAL_SPI_Receive+0x3dc>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	699a      	ldr	r2, [r3, #24]
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aad8:	619a      	str	r2, [r3, #24]
 800aada:	e023      	b.n	800ab24 <HAL_SPI_Receive+0x3dc>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aadc:	f7f8 f9c4 	bl	8002e68 <HAL_GetTick>
 800aae0:	4602      	mov	r2, r0
 800aae2:	697b      	ldr	r3, [r7, #20]
 800aae4:	1ad3      	subs	r3, r2, r3
 800aae6:	683a      	ldr	r2, [r7, #0]
 800aae8:	429a      	cmp	r2, r3
 800aaea:	d803      	bhi.n	800aaf4 <HAL_SPI_Receive+0x3ac>
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaf2:	d102      	bne.n	800aafa <HAL_SPI_Receive+0x3b2>
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d114      	bne.n	800ab24 <HAL_SPI_Receive+0x3dc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800aafa:	68f8      	ldr	r0, [r7, #12]
 800aafc:	f000 fe94 	bl	800b828 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ab06:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	2201      	movs	r2, #1
 800ab14:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800ab20:	2303      	movs	r3, #3
 800ab22:	e0ef      	b.n	800ad04 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ab2a:	b29b      	uxth	r3, r3
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	f47f af53 	bne.w	800a9d8 <HAL_SPI_Receive+0x290>
 800ab32:	e0d4      	b.n	800acde <HAL_SPI_Receive+0x596>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	695b      	ldr	r3, [r3, #20]
 800ab3a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	695b      	ldr	r3, [r3, #20]
 800ab42:	f003 0301 	and.w	r3, r3, #1
 800ab46:	2b01      	cmp	r3, #1
 800ab48:	d117      	bne.n	800ab7a <HAL_SPI_Receive+0x432>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab56:	7812      	ldrb	r2, [r2, #0]
 800ab58:	b2d2      	uxtb	r2, r2
 800ab5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab60:	1c5a      	adds	r2, r3, #1
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ab6c:	b29b      	uxth	r3, r3
 800ab6e:	3b01      	subs	r3, #1
 800ab70:	b29a      	uxth	r2, r3
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800ab78:	e0aa      	b.n	800acd0 <HAL_SPI_Receive+0x588>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ab80:	b29b      	uxth	r3, r3
 800ab82:	8bfa      	ldrh	r2, [r7, #30]
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d946      	bls.n	800ac16 <HAL_SPI_Receive+0x4ce>
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d041      	beq.n	800ac16 <HAL_SPI_Receive+0x4ce>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab9e:	7812      	ldrb	r2, [r2, #0]
 800aba0:	b2d2      	uxtb	r2, r2
 800aba2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aba8:	1c5a      	adds	r2, r3, #1
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abba:	7812      	ldrb	r2, [r2, #0]
 800abbc:	b2d2      	uxtb	r2, r2
 800abbe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abc4:	1c5a      	adds	r2, r3, #1
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abd6:	7812      	ldrb	r2, [r2, #0]
 800abd8:	b2d2      	uxtb	r2, r2
 800abda:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abe0:	1c5a      	adds	r2, r3, #1
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abf2:	7812      	ldrb	r2, [r2, #0]
 800abf4:	b2d2      	uxtb	r2, r2
 800abf6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abfc:	1c5a      	adds	r2, r3, #1
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ac08:	b29b      	uxth	r3, r3
 800ac0a:	3b04      	subs	r3, #4
 800ac0c:	b29a      	uxth	r2, r3
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800ac14:	e05c      	b.n	800acd0 <HAL_SPI_Receive+0x588>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ac1c:	b29b      	uxth	r3, r3
 800ac1e:	2b03      	cmp	r3, #3
 800ac20:	d81c      	bhi.n	800ac5c <HAL_SPI_Receive+0x514>
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d017      	beq.n	800ac5c <HAL_SPI_Receive+0x514>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac38:	7812      	ldrb	r2, [r2, #0]
 800ac3a:	b2d2      	uxtb	r2, r2
 800ac3c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac42:	1c5a      	adds	r2, r3, #1
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	3b01      	subs	r3, #1
 800ac52:	b29a      	uxth	r2, r3
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800ac5a:	e039      	b.n	800acd0 <HAL_SPI_Receive+0x588>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800ac5c:	693b      	ldr	r3, [r7, #16]
 800ac5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d010      	beq.n	800ac88 <HAL_SPI_Receive+0x540>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac74:	d12c      	bne.n	800acd0 <HAL_SPI_Receive+0x588>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	699a      	ldr	r2, [r3, #24]
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac84:	619a      	str	r2, [r3, #24]
 800ac86:	e023      	b.n	800acd0 <HAL_SPI_Receive+0x588>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ac88:	f7f8 f8ee 	bl	8002e68 <HAL_GetTick>
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	1ad3      	subs	r3, r2, r3
 800ac92:	683a      	ldr	r2, [r7, #0]
 800ac94:	429a      	cmp	r2, r3
 800ac96:	d803      	bhi.n	800aca0 <HAL_SPI_Receive+0x558>
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac9e:	d102      	bne.n	800aca6 <HAL_SPI_Receive+0x55e>
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d114      	bne.n	800acd0 <HAL_SPI_Receive+0x588>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800aca6:	68f8      	ldr	r0, [r7, #12]
 800aca8:	f000 fdbe 	bl	800b828 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800acb2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	2201      	movs	r2, #1
 800acc0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	2200      	movs	r2, #0
 800acc8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800accc:	2303      	movs	r3, #3
 800acce:	e019      	b.n	800ad04 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800acd6:	b29b      	uxth	r3, r3
 800acd8:	2b00      	cmp	r3, #0
 800acda:	f47f af2b 	bne.w	800ab34 <HAL_SPI_Receive+0x3ec>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800acde:	68f8      	ldr	r0, [r7, #12]
 800ace0:	f000 fda2 	bl	800b828 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	2201      	movs	r2, #1
 800ace8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2200      	movs	r2, #0
 800acf0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d001      	beq.n	800ad02 <HAL_SPI_Receive+0x5ba>
  {
    return HAL_ERROR;
 800acfe:	2301      	movs	r3, #1
 800ad00:	e000      	b.n	800ad04 <HAL_SPI_Receive+0x5bc>
  }
  else
  {
    return HAL_OK;
 800ad02:	2300      	movs	r3, #0
  }
}
 800ad04:	4618      	mov	r0, r3
 800ad06:	3720      	adds	r7, #32
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}

0800ad0c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b08e      	sub	sp, #56	@ 0x38
 800ad10:	af02      	add	r7, sp, #8
 800ad12:	60f8      	str	r0, [r7, #12]
 800ad14:	60b9      	str	r1, [r7, #8]
 800ad16:	607a      	str	r2, [r7, #4]
 800ad18:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	3320      	adds	r3, #32
 800ad20:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	3330      	adds	r3, #48	@ 0x30
 800ad28:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad2e:	095b      	lsrs	r3, r3, #5
 800ad30:	b29b      	uxth	r3, r3
 800ad32:	3301      	adds	r3, #1
 800ad34:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4a90      	ldr	r2, [pc, #576]	@ (800af7c <HAL_SPI_TransmitReceive+0x270>)
 800ad3c:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ad3e:	f7f8 f893 	bl	8002e68 <HAL_GetTick>
 800ad42:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800ad44:	887b      	ldrh	r3, [r7, #2]
 800ad46:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800ad48:	887b      	ldrh	r3, [r7, #2]
 800ad4a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800ad52:	b2db      	uxtb	r3, r3
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d001      	beq.n	800ad5c <HAL_SPI_TransmitReceive+0x50>
  {
    return HAL_BUSY;
 800ad58:	2302      	movs	r3, #2
 800ad5a:	e332      	b.n	800b3c2 <HAL_SPI_TransmitReceive+0x6b6>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d005      	beq.n	800ad6e <HAL_SPI_TransmitReceive+0x62>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d002      	beq.n	800ad6e <HAL_SPI_TransmitReceive+0x62>
 800ad68:	887b      	ldrh	r3, [r7, #2]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d101      	bne.n	800ad72 <HAL_SPI_TransmitReceive+0x66>
  {
    return HAL_ERROR;
 800ad6e:	2301      	movs	r3, #1
 800ad70:	e327      	b.n	800b3c2 <HAL_SPI_TransmitReceive+0x6b6>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800ad78:	2b01      	cmp	r3, #1
 800ad7a:	d101      	bne.n	800ad80 <HAL_SPI_TransmitReceive+0x74>
 800ad7c:	2302      	movs	r3, #2
 800ad7e:	e320      	b.n	800b3c2 <HAL_SPI_TransmitReceive+0x6b6>
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	2201      	movs	r2, #1
 800ad84:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2205      	movs	r2, #5
 800ad8c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	2200      	movs	r2, #0
 800ad94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	687a      	ldr	r2, [r7, #4]
 800ad9c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	887a      	ldrh	r2, [r7, #2]
 800ada2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	887a      	ldrh	r2, [r7, #2]
 800adaa:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	68ba      	ldr	r2, [r7, #8]
 800adb2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	887a      	ldrh	r2, [r7, #2]
 800adb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	887a      	ldrh	r2, [r7, #2]
 800adc0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	2200      	movs	r2, #0
 800adc8:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2200      	movs	r2, #0
 800adce:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	68da      	ldr	r2, [r3, #12]
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800adde:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	4a66      	ldr	r2, [pc, #408]	@ (800af80 <HAL_SPI_TransmitReceive+0x274>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d00e      	beq.n	800ae08 <HAL_SPI_TransmitReceive+0xfc>
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	4a65      	ldr	r2, [pc, #404]	@ (800af84 <HAL_SPI_TransmitReceive+0x278>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d009      	beq.n	800ae08 <HAL_SPI_TransmitReceive+0xfc>
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a63      	ldr	r2, [pc, #396]	@ (800af88 <HAL_SPI_TransmitReceive+0x27c>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d004      	beq.n	800ae08 <HAL_SPI_TransmitReceive+0xfc>
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4a62      	ldr	r2, [pc, #392]	@ (800af8c <HAL_SPI_TransmitReceive+0x280>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d102      	bne.n	800ae0e <HAL_SPI_TransmitReceive+0x102>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800ae08:	2310      	movs	r3, #16
 800ae0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ae0c:	e001      	b.n	800ae12 <HAL_SPI_TransmitReceive+0x106>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800ae0e:	2308      	movs	r3, #8
 800ae10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	685b      	ldr	r3, [r3, #4]
 800ae18:	0c1b      	lsrs	r3, r3, #16
 800ae1a:	041b      	lsls	r3, r3, #16
 800ae1c:	8879      	ldrh	r1, [r7, #2]
 800ae1e:	68fa      	ldr	r2, [r7, #12]
 800ae20:	6812      	ldr	r2, [r2, #0]
 800ae22:	430b      	orrs	r3, r1
 800ae24:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	681a      	ldr	r2, [r3, #0]
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	f042 0201 	orr.w	r2, r2, #1
 800ae34:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	69db      	ldr	r3, [r3, #28]
 800ae3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d10c      	bne.n	800ae5e <HAL_SPI_TransmitReceive+0x152>
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	685b      	ldr	r3, [r3, #4]
 800ae48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ae4c:	d107      	bne.n	800ae5e <HAL_SPI_TransmitReceive+0x152>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	681a      	ldr	r2, [r3, #0]
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ae5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	68db      	ldr	r3, [r3, #12]
 800ae62:	2b0f      	cmp	r3, #15
 800ae64:	f240 80c1 	bls.w	800afea <HAL_SPI_TransmitReceive+0x2de>
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	4a44      	ldr	r2, [pc, #272]	@ (800af80 <HAL_SPI_TransmitReceive+0x274>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d00f      	beq.n	800ae92 <HAL_SPI_TransmitReceive+0x186>
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4a43      	ldr	r2, [pc, #268]	@ (800af84 <HAL_SPI_TransmitReceive+0x278>)
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d00a      	beq.n	800ae92 <HAL_SPI_TransmitReceive+0x186>
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a41      	ldr	r2, [pc, #260]	@ (800af88 <HAL_SPI_TransmitReceive+0x27c>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d005      	beq.n	800ae92 <HAL_SPI_TransmitReceive+0x186>
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	4a40      	ldr	r2, [pc, #256]	@ (800af8c <HAL_SPI_TransmitReceive+0x280>)
 800ae8c:	4293      	cmp	r3, r2
 800ae8e:	f040 80ac 	bne.w	800afea <HAL_SPI_TransmitReceive+0x2de>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800ae92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae94:	089b      	lsrs	r3, r3, #2
 800ae96:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ae98:	e09e      	b.n	800afd8 <HAL_SPI_TransmitReceive+0x2cc>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	695b      	ldr	r3, [r3, #20]
 800aea0:	f003 0302 	and.w	r3, r3, #2
 800aea4:	2b02      	cmp	r3, #2
 800aea6:	d120      	bne.n	800aeea <HAL_SPI_TransmitReceive+0x1de>
 800aea8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d01d      	beq.n	800aeea <HAL_SPI_TransmitReceive+0x1de>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800aeae:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800aeb0:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800aeb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aeb4:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d217      	bcs.n	800aeea <HAL_SPI_TransmitReceive+0x1de>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	6812      	ldr	r2, [r2, #0]
 800aec4:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aeca:	1d1a      	adds	r2, r3, #4
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	3b01      	subs	r3, #1
 800aeda:	b29a      	uxth	r2, r3
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800aee8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	695b      	ldr	r3, [r3, #20]
 800aef0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800aef2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d06f      	beq.n	800afd8 <HAL_SPI_TransmitReceive+0x2cc>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	695b      	ldr	r3, [r3, #20]
 800aefe:	f003 0301 	and.w	r3, r3, #1
 800af02:	2b01      	cmp	r3, #1
 800af04:	d118      	bne.n	800af38 <HAL_SPI_TransmitReceive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	681a      	ldr	r2, [r3, #0]
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800af10:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af16:	1d1a      	adds	r2, r3, #4
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800af22:	b29b      	uxth	r3, r3
 800af24:	3b01      	subs	r3, #1
 800af26:	b29a      	uxth	r2, r3
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800af34:	853b      	strh	r3, [r7, #40]	@ 0x28
 800af36:	e04f      	b.n	800afd8 <HAL_SPI_TransmitReceive+0x2cc>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800af38:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800af3a:	8bfb      	ldrh	r3, [r7, #30]
 800af3c:	429a      	cmp	r2, r3
 800af3e:	d227      	bcs.n	800af90 <HAL_SPI_TransmitReceive+0x284>
 800af40:	697b      	ldr	r3, [r7, #20]
 800af42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800af46:	2b00      	cmp	r3, #0
 800af48:	d022      	beq.n	800af90 <HAL_SPI_TransmitReceive+0x284>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681a      	ldr	r2, [r3, #0]
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af52:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800af54:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af5a:	1d1a      	adds	r2, r3, #4
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800af66:	b29b      	uxth	r3, r3
 800af68:	3b01      	subs	r3, #1
 800af6a:	b29a      	uxth	r2, r3
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800af78:	853b      	strh	r3, [r7, #40]	@ 0x28
 800af7a:	e02d      	b.n	800afd8 <HAL_SPI_TransmitReceive+0x2cc>
 800af7c:	46002000 	.word	0x46002000
 800af80:	40013000 	.word	0x40013000
 800af84:	50013000 	.word	0x50013000
 800af88:	40003800 	.word	0x40003800
 800af8c:	50003800 	.word	0x50003800
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800af90:	f7f7 ff6a 	bl	8002e68 <HAL_GetTick>
 800af94:	4602      	mov	r2, r0
 800af96:	69bb      	ldr	r3, [r7, #24]
 800af98:	1ad3      	subs	r3, r2, r3
 800af9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800af9c:	429a      	cmp	r2, r3
 800af9e:	d803      	bhi.n	800afa8 <HAL_SPI_TransmitReceive+0x29c>
 800afa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afa6:	d102      	bne.n	800afae <HAL_SPI_TransmitReceive+0x2a2>
 800afa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d114      	bne.n	800afd8 <HAL_SPI_TransmitReceive+0x2cc>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800afae:	68f8      	ldr	r0, [r7, #12]
 800afb0:	f000 fc3a 	bl	800b828 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800afba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	2201      	movs	r2, #1
 800afc8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	2200      	movs	r2, #0
 800afd0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800afd4:	2303      	movs	r3, #3
 800afd6:	e1f4      	b.n	800b3c2 <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800afd8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800afda:	2b00      	cmp	r3, #0
 800afdc:	f47f af5d 	bne.w	800ae9a <HAL_SPI_TransmitReceive+0x18e>
 800afe0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	f47f af59 	bne.w	800ae9a <HAL_SPI_TransmitReceive+0x18e>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800afe8:	e1c5      	b.n	800b376 <HAL_SPI_TransmitReceive+0x66a>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	68db      	ldr	r3, [r3, #12]
 800afee:	2b07      	cmp	r3, #7
 800aff0:	f240 81b9 	bls.w	800b366 <HAL_SPI_TransmitReceive+0x65a>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800aff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aff6:	085b      	lsrs	r3, r3, #1
 800aff8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800affa:	e0c0      	b.n	800b17e <HAL_SPI_TransmitReceive+0x472>
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	695b      	ldr	r3, [r3, #20]
 800b002:	f003 0302 	and.w	r3, r3, #2
 800b006:	2b02      	cmp	r3, #2
 800b008:	d11f      	bne.n	800b04a <HAL_SPI_TransmitReceive+0x33e>
 800b00a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d01c      	beq.n	800b04a <HAL_SPI_TransmitReceive+0x33e>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800b010:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b012:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800b014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b016:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800b018:	429a      	cmp	r2, r3
 800b01a:	d216      	bcs.n	800b04a <HAL_SPI_TransmitReceive+0x33e>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b020:	881a      	ldrh	r2, [r3, #0]
 800b022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b024:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b02a:	1c9a      	adds	r2, r3, #2
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b036:	b29b      	uxth	r3, r3
 800b038:	3b01      	subs	r3, #1
 800b03a:	b29a      	uxth	r2, r3
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b048:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	695b      	ldr	r3, [r3, #20]
 800b050:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800b052:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b054:	2b00      	cmp	r3, #0
 800b056:	f000 8092 	beq.w	800b17e <HAL_SPI_TransmitReceive+0x472>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	695b      	ldr	r3, [r3, #20]
 800b060:	f003 0301 	and.w	r3, r3, #1
 800b064:	2b01      	cmp	r3, #1
 800b066:	d118      	bne.n	800b09a <HAL_SPI_TransmitReceive+0x38e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b06c:	6a3a      	ldr	r2, [r7, #32]
 800b06e:	8812      	ldrh	r2, [r2, #0]
 800b070:	b292      	uxth	r2, r2
 800b072:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b078:	1c9a      	adds	r2, r3, #2
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b084:	b29b      	uxth	r3, r3
 800b086:	3b01      	subs	r3, #1
 800b088:	b29a      	uxth	r2, r3
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b096:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b098:	e071      	b.n	800b17e <HAL_SPI_TransmitReceive+0x472>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800b09a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b09c:	8bfb      	ldrh	r3, [r7, #30]
 800b09e:	429a      	cmp	r2, r3
 800b0a0:	d228      	bcs.n	800b0f4 <HAL_SPI_TransmitReceive+0x3e8>
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d023      	beq.n	800b0f4 <HAL_SPI_TransmitReceive+0x3e8>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0b0:	6a3a      	ldr	r2, [r7, #32]
 800b0b2:	8812      	ldrh	r2, [r2, #0]
 800b0b4:	b292      	uxth	r2, r2
 800b0b6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0bc:	1c9a      	adds	r2, r3, #2
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0c6:	6a3a      	ldr	r2, [r7, #32]
 800b0c8:	8812      	ldrh	r2, [r2, #0]
 800b0ca:	b292      	uxth	r2, r2
 800b0cc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0d2:	1c9a      	adds	r2, r3, #2
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)2UL;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b0de:	b29b      	uxth	r3, r3
 800b0e0:	3b02      	subs	r3, #2
 800b0e2:	b29a      	uxth	r2, r3
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b0f0:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b0f2:	e044      	b.n	800b17e <HAL_SPI_TransmitReceive+0x472>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800b0f4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b0f6:	2b01      	cmp	r3, #1
 800b0f8:	d11d      	bne.n	800b136 <HAL_SPI_TransmitReceive+0x42a>
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b100:	2b00      	cmp	r3, #0
 800b102:	d018      	beq.n	800b136 <HAL_SPI_TransmitReceive+0x42a>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b108:	6a3a      	ldr	r2, [r7, #32]
 800b10a:	8812      	ldrh	r2, [r2, #0]
 800b10c:	b292      	uxth	r2, r2
 800b10e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b114:	1c9a      	adds	r2, r3, #2
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b120:	b29b      	uxth	r3, r3
 800b122:	3b01      	subs	r3, #1
 800b124:	b29a      	uxth	r2, r3
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b132:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b134:	e023      	b.n	800b17e <HAL_SPI_TransmitReceive+0x472>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b136:	f7f7 fe97 	bl	8002e68 <HAL_GetTick>
 800b13a:	4602      	mov	r2, r0
 800b13c:	69bb      	ldr	r3, [r7, #24]
 800b13e:	1ad3      	subs	r3, r2, r3
 800b140:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b142:	429a      	cmp	r2, r3
 800b144:	d803      	bhi.n	800b14e <HAL_SPI_TransmitReceive+0x442>
 800b146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b14c:	d102      	bne.n	800b154 <HAL_SPI_TransmitReceive+0x448>
 800b14e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b150:	2b00      	cmp	r3, #0
 800b152:	d114      	bne.n	800b17e <HAL_SPI_TransmitReceive+0x472>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800b154:	68f8      	ldr	r0, [r7, #12]
 800b156:	f000 fb67 	bl	800b828 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b160:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	2201      	movs	r2, #1
 800b16e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	2200      	movs	r2, #0
 800b176:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800b17a:	2303      	movs	r3, #3
 800b17c:	e121      	b.n	800b3c2 <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b17e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b180:	2b00      	cmp	r3, #0
 800b182:	f47f af3b 	bne.w	800affc <HAL_SPI_TransmitReceive+0x2f0>
 800b186:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b188:	2b00      	cmp	r3, #0
 800b18a:	f47f af37 	bne.w	800affc <HAL_SPI_TransmitReceive+0x2f0>
 800b18e:	e0f2      	b.n	800b376 <HAL_SPI_TransmitReceive+0x66a>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	695b      	ldr	r3, [r3, #20]
 800b196:	f003 0302 	and.w	r3, r3, #2
 800b19a:	2b02      	cmp	r3, #2
 800b19c:	d121      	bne.n	800b1e2 <HAL_SPI_TransmitReceive+0x4d6>
 800b19e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d01e      	beq.n	800b1e2 <HAL_SPI_TransmitReceive+0x4d6>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800b1a4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b1a6:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800b1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1aa:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800b1ac:	429a      	cmp	r2, r3
 800b1ae:	d218      	bcs.n	800b1e2 <HAL_SPI_TransmitReceive+0x4d6>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	3320      	adds	r3, #32
 800b1ba:	7812      	ldrb	r2, [r2, #0]
 800b1bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b1c2:	1c5a      	adds	r2, r3, #1
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b1ce:	b29b      	uxth	r3, r3
 800b1d0:	3b01      	subs	r3, #1
 800b1d2:	b29a      	uxth	r2, r3
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b1e0:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	695b      	ldr	r3, [r3, #20]
 800b1e8:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800b1ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	f000 80ba 	beq.w	800b366 <HAL_SPI_TransmitReceive+0x65a>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	695b      	ldr	r3, [r3, #20]
 800b1f8:	f003 0301 	and.w	r3, r3, #1
 800b1fc:	2b01      	cmp	r3, #1
 800b1fe:	d11b      	bne.n	800b238 <HAL_SPI_TransmitReceive+0x52c>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b20c:	7812      	ldrb	r2, [r2, #0]
 800b20e:	b2d2      	uxtb	r2, r2
 800b210:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b216:	1c5a      	adds	r2, r3, #1
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b222:	b29b      	uxth	r3, r3
 800b224:	3b01      	subs	r3, #1
 800b226:	b29a      	uxth	r2, r3
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b234:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b236:	e096      	b.n	800b366 <HAL_SPI_TransmitReceive+0x65a>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800b238:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b23a:	8bfb      	ldrh	r3, [r7, #30]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d24a      	bcs.n	800b2d6 <HAL_SPI_TransmitReceive+0x5ca>
 800b240:	697b      	ldr	r3, [r7, #20]
 800b242:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b246:	2b00      	cmp	r3, #0
 800b248:	d045      	beq.n	800b2d6 <HAL_SPI_TransmitReceive+0x5ca>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b256:	7812      	ldrb	r2, [r2, #0]
 800b258:	b2d2      	uxtb	r2, r2
 800b25a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b260:	1c5a      	adds	r2, r3, #1
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b272:	7812      	ldrb	r2, [r2, #0]
 800b274:	b2d2      	uxtb	r2, r2
 800b276:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b27c:	1c5a      	adds	r2, r3, #1
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b28e:	7812      	ldrb	r2, [r2, #0]
 800b290:	b2d2      	uxtb	r2, r2
 800b292:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b298:	1c5a      	adds	r2, r3, #1
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2aa:	7812      	ldrb	r2, [r2, #0]
 800b2ac:	b2d2      	uxtb	r2, r2
 800b2ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2b4:	1c5a      	adds	r2, r3, #1
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)4UL;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b2c0:	b29b      	uxth	r3, r3
 800b2c2:	3b04      	subs	r3, #4
 800b2c4:	b29a      	uxth	r2, r3
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b2d2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b2d4:	e047      	b.n	800b366 <HAL_SPI_TransmitReceive+0x65a>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800b2d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b2d8:	2b03      	cmp	r3, #3
 800b2da:	d820      	bhi.n	800b31e <HAL_SPI_TransmitReceive+0x612>
 800b2dc:	697b      	ldr	r3, [r7, #20]
 800b2de:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d01b      	beq.n	800b31e <HAL_SPI_TransmitReceive+0x612>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2f2:	7812      	ldrb	r2, [r2, #0]
 800b2f4:	b2d2      	uxtb	r2, r2
 800b2f6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2fc:	1c5a      	adds	r2, r3, #1
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b308:	b29b      	uxth	r3, r3
 800b30a:	3b01      	subs	r3, #1
 800b30c:	b29a      	uxth	r2, r3
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b31a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b31c:	e023      	b.n	800b366 <HAL_SPI_TransmitReceive+0x65a>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b31e:	f7f7 fda3 	bl	8002e68 <HAL_GetTick>
 800b322:	4602      	mov	r2, r0
 800b324:	69bb      	ldr	r3, [r7, #24]
 800b326:	1ad3      	subs	r3, r2, r3
 800b328:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b32a:	429a      	cmp	r2, r3
 800b32c:	d803      	bhi.n	800b336 <HAL_SPI_TransmitReceive+0x62a>
 800b32e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b330:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b334:	d102      	bne.n	800b33c <HAL_SPI_TransmitReceive+0x630>
 800b336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d114      	bne.n	800b366 <HAL_SPI_TransmitReceive+0x65a>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800b33c:	68f8      	ldr	r0, [r7, #12]
 800b33e:	f000 fa73 	bl	800b828 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b348:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2201      	movs	r2, #1
 800b356:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	2200      	movs	r2, #0
 800b35e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800b362:	2303      	movs	r3, #3
 800b364:	e02d      	b.n	800b3c2 <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b366:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b368:	2b00      	cmp	r3, #0
 800b36a:	f47f af11 	bne.w	800b190 <HAL_SPI_TransmitReceive+0x484>
 800b36e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b370:	2b00      	cmp	r3, #0
 800b372:	f47f af0d 	bne.w	800b190 <HAL_SPI_TransmitReceive+0x484>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800b376:	69bb      	ldr	r3, [r7, #24]
 800b378:	9300      	str	r3, [sp, #0]
 800b37a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b37c:	2200      	movs	r2, #0
 800b37e:	2108      	movs	r1, #8
 800b380:	68f8      	ldr	r0, [r7, #12]
 800b382:	f000 faf1 	bl	800b968 <SPI_WaitOnFlagUntilTimeout>
 800b386:	4603      	mov	r3, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d007      	beq.n	800b39c <HAL_SPI_TransmitReceive+0x690>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b392:	f043 0220 	orr.w	r2, r3, #32
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800b39c:	68f8      	ldr	r0, [r7, #12]
 800b39e:	f000 fa43 	bl	800b828 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	2201      	movs	r2, #1
 800b3a6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d001      	beq.n	800b3c0 <HAL_SPI_TransmitReceive+0x6b4>
  {
    return HAL_ERROR;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	e000      	b.n	800b3c2 <HAL_SPI_TransmitReceive+0x6b6>
  }
  else
  {
    return HAL_OK;
 800b3c0:	2300      	movs	r3, #0
  }
}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	3730      	adds	r7, #48	@ 0x30
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd80      	pop	{r7, pc}
 800b3ca:	bf00      	nop

0800b3cc <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b08a      	sub	sp, #40	@ 0x28
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	691b      	ldr	r3, [r3, #16]
 800b3da:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	695b      	ldr	r3, [r3, #20]
 800b3e2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800b3e4:	6a3a      	ldr	r2, [r7, #32]
 800b3e6:	69fb      	ldr	r3, [r7, #28]
 800b3e8:	4013      	ands	r3, r2
 800b3ea:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	689b      	ldr	r3, [r3, #8]
 800b3f2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800b3fe:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	3330      	adds	r3, #48	@ 0x30
 800b406:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800b408:	69fb      	ldr	r3, [r7, #28]
 800b40a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d010      	beq.n	800b434 <HAL_SPI_IRQHandler+0x68>
 800b412:	6a3b      	ldr	r3, [r7, #32]
 800b414:	f003 0308 	and.w	r3, r3, #8
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d00b      	beq.n	800b434 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	699a      	ldr	r2, [r3, #24]
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b42a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800b42c:	6878      	ldr	r0, [r7, #4]
 800b42e:	f000 f9c9 	bl	800b7c4 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800b432:	e19a      	b.n	800b76a <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800b434:	69bb      	ldr	r3, [r7, #24]
 800b436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d113      	bne.n	800b466 <HAL_SPI_IRQHandler+0x9a>
 800b43e:	69bb      	ldr	r3, [r7, #24]
 800b440:	f003 0320 	and.w	r3, r3, #32
 800b444:	2b00      	cmp	r3, #0
 800b446:	d10e      	bne.n	800b466 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800b448:	69bb      	ldr	r3, [r7, #24]
 800b44a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d009      	beq.n	800b466 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	4798      	blx	r3
    hspi->RxISR(hspi);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	4798      	blx	r3
    handled = 1UL;
 800b462:	2301      	movs	r3, #1
 800b464:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800b466:	69bb      	ldr	r3, [r7, #24]
 800b468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d10f      	bne.n	800b490 <HAL_SPI_IRQHandler+0xc4>
 800b470:	69bb      	ldr	r3, [r7, #24]
 800b472:	f003 0301 	and.w	r3, r3, #1
 800b476:	2b00      	cmp	r3, #0
 800b478:	d00a      	beq.n	800b490 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800b47a:	69bb      	ldr	r3, [r7, #24]
 800b47c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800b480:	2b00      	cmp	r3, #0
 800b482:	d105      	bne.n	800b490 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	4798      	blx	r3
    handled = 1UL;
 800b48c:	2301      	movs	r3, #1
 800b48e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	f003 0320 	and.w	r3, r3, #32
 800b496:	2b00      	cmp	r3, #0
 800b498:	d10f      	bne.n	800b4ba <HAL_SPI_IRQHandler+0xee>
 800b49a:	69bb      	ldr	r3, [r7, #24]
 800b49c:	f003 0302 	and.w	r3, r3, #2
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d00a      	beq.n	800b4ba <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800b4a4:	69bb      	ldr	r3, [r7, #24]
 800b4a6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d105      	bne.n	800b4ba <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	4798      	blx	r3
    handled = 1UL;
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
 800b4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	f040 814f 	bne.w	800b760 <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800b4c2:	69bb      	ldr	r3, [r7, #24]
 800b4c4:	f003 0308 	and.w	r3, r3, #8
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	f000 808b 	beq.w	800b5e4 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	699a      	ldr	r2, [r3, #24]
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	f042 0208 	orr.w	r2, r2, #8
 800b4dc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	699a      	ldr	r2, [r3, #24]
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	f042 0210 	orr.w	r2, r2, #16
 800b4ec:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	699a      	ldr	r2, [r3, #24]
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b4fc:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	691a      	ldr	r2, [r3, #16]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f022 0208 	bic.w	r2, r2, #8
 800b50c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	689b      	ldr	r3, [r3, #8]
 800b514:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d13d      	bne.n	800b598 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800b51c:	e036      	b.n	800b58c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	68db      	ldr	r3, [r3, #12]
 800b522:	2b0f      	cmp	r3, #15
 800b524:	d90b      	bls.n	800b53e <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681a      	ldr	r2, [r3, #0]
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b52e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b530:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b536:	1d1a      	adds	r2, r3, #4
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800b53c:	e01d      	b.n	800b57a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	68db      	ldr	r3, [r3, #12]
 800b542:	2b07      	cmp	r3, #7
 800b544:	d90b      	bls.n	800b55e <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b54a:	68fa      	ldr	r2, [r7, #12]
 800b54c:	8812      	ldrh	r2, [r2, #0]
 800b54e:	b292      	uxth	r2, r2
 800b550:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b556:	1c9a      	adds	r2, r3, #2
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800b55c:	e00d      	b.n	800b57a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b56a:	7812      	ldrb	r2, [r2, #0]
 800b56c:	b2d2      	uxtb	r2, r2
 800b56e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b574:	1c5a      	adds	r2, r3, #1
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b580:	b29b      	uxth	r3, r3
 800b582:	3b01      	subs	r3, #1
 800b584:	b29a      	uxth	r2, r3
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b592:	b29b      	uxth	r3, r3
 800b594:	2b00      	cmp	r3, #0
 800b596:	d1c2      	bne.n	800b51e <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 f945 	bl	800b828 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	2201      	movs	r2, #1
 800b5a2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d003      	beq.n	800b5b8 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	f000 f8fd 	bl	800b7b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b5b6:	e0d8      	b.n	800b76a <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800b5b8:	7cfb      	ldrb	r3, [r7, #19]
 800b5ba:	2b05      	cmp	r3, #5
 800b5bc:	d103      	bne.n	800b5c6 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f000 f8ec 	bl	800b79c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800b5c4:	e0ce      	b.n	800b764 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800b5c6:	7cfb      	ldrb	r3, [r7, #19]
 800b5c8:	2b04      	cmp	r3, #4
 800b5ca:	d103      	bne.n	800b5d4 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800b5cc:	6878      	ldr	r0, [r7, #4]
 800b5ce:	f000 f8db 	bl	800b788 <HAL_SPI_RxCpltCallback>
    return;
 800b5d2:	e0c7      	b.n	800b764 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800b5d4:	7cfb      	ldrb	r3, [r7, #19]
 800b5d6:	2b03      	cmp	r3, #3
 800b5d8:	f040 80c4 	bne.w	800b764 <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f000 f8c9 	bl	800b774 <HAL_SPI_TxCpltCallback>
    return;
 800b5e2:	e0bf      	b.n	800b764 <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800b5e4:	69bb      	ldr	r3, [r7, #24]
 800b5e6:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	f000 80bd 	beq.w	800b76a <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800b5f0:	69bb      	ldr	r3, [r7, #24]
 800b5f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d00f      	beq.n	800b61a <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b600:	f043 0204 	orr.w	r2, r3, #4
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	699a      	ldr	r2, [r3, #24]
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b618:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800b61a:	69bb      	ldr	r3, [r7, #24]
 800b61c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b620:	2b00      	cmp	r3, #0
 800b622:	d00f      	beq.n	800b644 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b62a:	f043 0201 	orr.w	r2, r3, #1
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	699a      	ldr	r2, [r3, #24]
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b642:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800b644:	69bb      	ldr	r3, [r7, #24]
 800b646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d00f      	beq.n	800b66e <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b654:	f043 0208 	orr.w	r2, r3, #8
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	699a      	ldr	r2, [r3, #24]
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b66c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800b66e:	69bb      	ldr	r3, [r7, #24]
 800b670:	f003 0320 	and.w	r3, r3, #32
 800b674:	2b00      	cmp	r3, #0
 800b676:	d00f      	beq.n	800b698 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b67e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	699a      	ldr	r2, [r3, #24]
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	f042 0220 	orr.w	r2, r2, #32
 800b696:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d062      	beq.n	800b768 <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	681a      	ldr	r2, [r3, #0]
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	f022 0201 	bic.w	r2, r2, #1
 800b6b0:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	691b      	ldr	r3, [r3, #16]
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	6812      	ldr	r2, [r2, #0]
 800b6bc:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
 800b6c0:	f023 0303 	bic.w	r3, r3, #3
 800b6c4:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800b6c6:	697b      	ldr	r3, [r7, #20]
 800b6c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b6cc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b6d0:	d13e      	bne.n	800b750 <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	689a      	ldr	r2, [r3, #8]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800b6e0:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d015      	beq.n	800b718 <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b6f2:	4a1f      	ldr	r2, [pc, #124]	@ (800b770 <HAL_SPI_IRQHandler+0x3a4>)
 800b6f4:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f7fa fd99 	bl	8006234 <HAL_DMA_Abort_IT>
 800b702:	4603      	mov	r3, r0
 800b704:	2b00      	cmp	r3, #0
 800b706:	d007      	beq.n	800b718 <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b70e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d022      	beq.n	800b768 <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b728:	4a11      	ldr	r2, [pc, #68]	@ (800b770 <HAL_SPI_IRQHandler+0x3a4>)
 800b72a:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b732:	4618      	mov	r0, r3
 800b734:	f7fa fd7e 	bl	8006234 <HAL_DMA_Abort_IT>
 800b738:	4603      	mov	r3, r0
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d014      	beq.n	800b768 <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b744:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b74e:	e00b      	b.n	800b768 <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2201      	movs	r2, #1
 800b754:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f000 f829 	bl	800b7b0 <HAL_SPI_ErrorCallback>
    return;
 800b75e:	e003      	b.n	800b768 <HAL_SPI_IRQHandler+0x39c>
    return;
 800b760:	bf00      	nop
 800b762:	e002      	b.n	800b76a <HAL_SPI_IRQHandler+0x39e>
    return;
 800b764:	bf00      	nop
 800b766:	e000      	b.n	800b76a <HAL_SPI_IRQHandler+0x39e>
    return;
 800b768:	bf00      	nop
  }
}
 800b76a:	3728      	adds	r7, #40	@ 0x28
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bd80      	pop	{r7, pc}
 800b770:	0800b7f5 	.word	0x0800b7f5

0800b774 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b774:	b480      	push	{r7}
 800b776:	b083      	sub	sp, #12
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800b77c:	bf00      	nop
 800b77e:	370c      	adds	r7, #12
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr

0800b788 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b788:	b480      	push	{r7}
 800b78a:	b083      	sub	sp, #12
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800b790:	bf00      	nop
 800b792:	370c      	adds	r7, #12
 800b794:	46bd      	mov	sp, r7
 800b796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79a:	4770      	bx	lr

0800b79c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b79c:	b480      	push	{r7}
 800b79e:	b083      	sub	sp, #12
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800b7a4:	bf00      	nop
 800b7a6:	370c      	adds	r7, #12
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ae:	4770      	bx	lr

0800b7b0 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b083      	sub	sp, #12
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b7b8:	bf00      	nop
 800b7ba:	370c      	adds	r7, #12
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c2:	4770      	bx	lr

0800b7c4 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b7c4:	b480      	push	{r7}
 800b7c6:	b083      	sub	sp, #12
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800b7cc:	bf00      	nop
 800b7ce:	370c      	adds	r7, #12
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d6:	4770      	bx	lr

0800b7d8 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800b7d8:	b480      	push	{r7}
 800b7da:	b083      	sub	sp, #12
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800b7e6:	b2db      	uxtb	r3, r3
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	370c      	adds	r7, #12
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f2:	4770      	bx	lr

0800b7f4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b084      	sub	sp, #16
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b800:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	2200      	movs	r2, #0
 800b806:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	2200      	movs	r2, #0
 800b80e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	2201      	movs	r2, #1
 800b816:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b81a:	68f8      	ldr	r0, [r7, #12]
 800b81c:	f7ff ffc8 	bl	800b7b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b820:	bf00      	nop
 800b822:	3710      	adds	r7, #16
 800b824:	46bd      	mov	sp, r7
 800b826:	bd80      	pop	{r7, pc}

0800b828 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800b828:	b480      	push	{r7}
 800b82a:	b085      	sub	sp, #20
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	695b      	ldr	r3, [r3, #20]
 800b836:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	699a      	ldr	r2, [r3, #24]
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f042 0208 	orr.w	r2, r2, #8
 800b846:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	699a      	ldr	r2, [r3, #24]
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	f042 0210 	orr.w	r2, r2, #16
 800b856:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	681a      	ldr	r2, [r3, #0]
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f022 0201 	bic.w	r2, r2, #1
 800b866:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	691b      	ldr	r3, [r3, #16]
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	6812      	ldr	r2, [r2, #0]
 800b872:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 800b876:	f023 0303 	bic.w	r3, r3, #3
 800b87a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	689a      	ldr	r2, [r3, #8]
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800b88a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800b892:	b2db      	uxtb	r3, r3
 800b894:	2b04      	cmp	r3, #4
 800b896:	d014      	beq.n	800b8c2 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	f003 0320 	and.w	r3, r3, #32
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d00f      	beq.n	800b8c2 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b8a8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	699a      	ldr	r2, [r3, #24]
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f042 0220 	orr.w	r2, r2, #32
 800b8c0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	2b03      	cmp	r3, #3
 800b8cc:	d014      	beq.n	800b8f8 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d00f      	beq.n	800b8f8 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b8de:	f043 0204 	orr.w	r2, r3, #4
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	699a      	ldr	r2, [r3, #24]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b8f6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d00f      	beq.n	800b922 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b908:	f043 0201 	orr.w	r2, r3, #1
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	699a      	ldr	r2, [r3, #24]
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b920:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d00f      	beq.n	800b94c <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b932:	f043 0208 	orr.w	r2, r3, #8
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	699a      	ldr	r2, [r3, #24]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b94a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2200      	movs	r2, #0
 800b950:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 800b95c:	bf00      	nop
 800b95e:	3714      	adds	r7, #20
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr

0800b968 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b084      	sub	sp, #16
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	60f8      	str	r0, [r7, #12]
 800b970:	60b9      	str	r1, [r7, #8]
 800b972:	603b      	str	r3, [r7, #0]
 800b974:	4613      	mov	r3, r2
 800b976:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b978:	e010      	b.n	800b99c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b97a:	f7f7 fa75 	bl	8002e68 <HAL_GetTick>
 800b97e:	4602      	mov	r2, r0
 800b980:	69bb      	ldr	r3, [r7, #24]
 800b982:	1ad3      	subs	r3, r2, r3
 800b984:	683a      	ldr	r2, [r7, #0]
 800b986:	429a      	cmp	r2, r3
 800b988:	d803      	bhi.n	800b992 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b990:	d102      	bne.n	800b998 <SPI_WaitOnFlagUntilTimeout+0x30>
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d101      	bne.n	800b99c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800b998:	2303      	movs	r3, #3
 800b99a:	e00f      	b.n	800b9bc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	695a      	ldr	r2, [r3, #20]
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	4013      	ands	r3, r2
 800b9a6:	68ba      	ldr	r2, [r7, #8]
 800b9a8:	429a      	cmp	r2, r3
 800b9aa:	bf0c      	ite	eq
 800b9ac:	2301      	moveq	r3, #1
 800b9ae:	2300      	movne	r3, #0
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	461a      	mov	r2, r3
 800b9b4:	79fb      	ldrb	r3, [r7, #7]
 800b9b6:	429a      	cmp	r2, r3
 800b9b8:	d0df      	beq.n	800b97a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800b9ba:	2300      	movs	r3, #0
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3710      	adds	r7, #16
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b085      	sub	sp, #20
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9d0:	095b      	lsrs	r3, r3, #5
 800b9d2:	3301      	adds	r3, #1
 800b9d4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	68db      	ldr	r3, [r3, #12]
 800b9da:	3301      	adds	r3, #1
 800b9dc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800b9de:	68bb      	ldr	r3, [r7, #8]
 800b9e0:	3307      	adds	r3, #7
 800b9e2:	08db      	lsrs	r3, r3, #3
 800b9e4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800b9e6:	68bb      	ldr	r3, [r7, #8]
 800b9e8:	68fa      	ldr	r2, [r7, #12]
 800b9ea:	fb02 f303 	mul.w	r3, r2, r3
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3714      	adds	r7, #20
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f8:	4770      	bx	lr

0800b9fa <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 800b9fa:	b480      	push	{r7}
 800b9fc:	b083      	sub	sp, #12
 800b9fe:	af00      	add	r7, sp, #0
 800ba00:	6078      	str	r0, [r7, #4]
 800ba02:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d12e      	bne.n	800ba6e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800ba16:	2b01      	cmp	r3, #1
 800ba18:	d101      	bne.n	800ba1e <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800ba1a:	2302      	movs	r3, #2
 800ba1c:	e028      	b.n	800ba70 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	2201      	movs	r2, #1
 800ba22:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2202      	movs	r2, #2
 800ba2a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	681a      	ldr	r2, [r3, #0]
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	f022 0201 	bic.w	r2, r2, #1
 800ba3c:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	681a      	ldr	r2, [r3, #0]
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	685b      	ldr	r3, [r3, #4]
 800ba46:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800ba4a:	ea42 0103 	orr.w	r1, r2, r3
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	689a      	ldr	r2, [r3, #8]
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	430a      	orrs	r2, r1
 800ba58:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	2200      	movs	r2, #0
 800ba66:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	e000      	b.n	800ba70 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800ba6e:	2301      	movs	r3, #1
  }
}
 800ba70:	4618      	mov	r0, r3
 800ba72:	370c      	adds	r7, #12
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr

0800ba7c <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800ba84:	2300      	movs	r3, #0
 800ba86:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	60bb      	str	r3, [r7, #8]
  hci_disconnection_complete_event(rp0->Status,
 800ba8c:	68bb      	ldr	r3, [r7, #8]
 800ba8e:	7818      	ldrb	r0, [r3, #0]
 800ba90:	68bb      	ldr	r3, [r7, #8]
 800ba92:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ba96:	b299      	uxth	r1, r3
 800ba98:	68bb      	ldr	r3, [r7, #8]
 800ba9a:	78db      	ldrb	r3, [r3, #3]
 800ba9c:	461a      	mov	r2, r3
 800ba9e:	f7f4 fdbd 	bl	800061c <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
 800baa2:	7bfb      	ldrb	r3, [r7, #15]
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	3710      	adds	r7, #16
 800baa8:	46bd      	mov	sp, r7
 800baaa:	bd80      	pop	{r7, pc}

0800baac <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b084      	sub	sp, #16
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bab4:	2300      	movs	r3, #0
 800bab6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	60bb      	str	r3, [r7, #8]
  hci_encryption_change_event(rp0->Status,
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	7818      	ldrb	r0, [r3, #0]
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bac6:	b299      	uxth	r1, r3
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	78db      	ldrb	r3, [r3, #3]
 800bacc:	461a      	mov	r2, r3
 800bace:	f000 ffca 	bl	800ca66 <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
 800bad2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3710      	adds	r7, #16
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}

0800badc <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 800badc:	b590      	push	{r4, r7, lr}
 800bade:	b087      	sub	sp, #28
 800bae0:	af02      	add	r7, sp, #8
 800bae2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bae4:	2300      	movs	r3, #0
 800bae6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	60bb      	str	r3, [r7, #8]
  hci_read_remote_version_information_complete_event(rp0->Status,
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	7818      	ldrb	r0, [r3, #0]
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800baf6:	b299      	uxth	r1, r3
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	78da      	ldrb	r2, [r3, #3]
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	889b      	ldrh	r3, [r3, #4]
 800bb00:	b29c      	uxth	r4, r3
 800bb02:	68bb      	ldr	r3, [r7, #8]
 800bb04:	88db      	ldrh	r3, [r3, #6]
 800bb06:	b29b      	uxth	r3, r3
 800bb08:	9300      	str	r3, [sp, #0]
 800bb0a:	4623      	mov	r3, r4
 800bb0c:	f000 ffba 	bl	800ca84 <hci_read_remote_version_information_complete_event>
                                                     rp0->Connection_Handle,
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
 800bb10:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3714      	adds	r7, #20
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd90      	pop	{r4, r7, pc}

0800bb1a <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 800bb1a:	b580      	push	{r7, lr}
 800bb1c:	b084      	sub	sp, #16
 800bb1e:	af00      	add	r7, sp, #0
 800bb20:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bb22:	2300      	movs	r3, #0
 800bb24:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	60bb      	str	r3, [r7, #8]
  hci_hardware_error_event(rp0->Hardware_Code);
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	781b      	ldrb	r3, [r3, #0]
 800bb2e:	4618      	mov	r0, r3
 800bb30:	f000 ffbc 	bl	800caac <hci_hardware_error_event>

  return status;
 800bb34:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3710      	adds	r7, #16
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}

0800bb3e <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 800bb3e:	b580      	push	{r7, lr}
 800bb40:	b0a6      	sub	sp, #152	@ 0x98
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bb46:	2300      	movs	r3, #0
 800bb48:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 1;
 800bb52:	2301      	movs	r3, #1
 800bb54:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800bb58:	2300      	movs	r3, #0
 800bb5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bb5e:	e02e      	b.n	800bbbe <hci_number_of_completed_packets_event_process+0x80>
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 800bb60:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bb64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb68:	009b      	lsls	r3, r3, #2
 800bb6a:	4413      	add	r3, r2
 800bb6c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bb70:	b29a      	uxth	r2, r3
 800bb72:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb76:	009b      	lsls	r3, r3, #2
 800bb78:	3398      	adds	r3, #152	@ 0x98
 800bb7a:	443b      	add	r3, r7
 800bb7c:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800bb80:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800bb84:	3302      	adds	r3, #2
 800bb86:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
 800bb8a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bb8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb92:	009b      	lsls	r3, r3, #2
 800bb94:	4413      	add	r3, r2
 800bb96:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800bb9a:	b29a      	uxth	r2, r3
 800bb9c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bba0:	009b      	lsls	r3, r3, #2
 800bba2:	3398      	adds	r3, #152	@ 0x98
 800bba4:	443b      	add	r3, r7
 800bba6:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800bbaa:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800bbae:	3302      	adds	r3, #2
 800bbb0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800bbb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bbb8:	3301      	adds	r3, #1
 800bbba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bbbe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bbc2:	781b      	ldrb	r3, [r3, #0]
 800bbc4:	461a      	mov	r2, r3
 800bbc6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	dbc8      	blt.n	800bb60 <hci_number_of_completed_packets_event_process+0x22>
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 800bbce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bbd2:	781b      	ldrb	r3, [r3, #0]
 800bbd4:	f107 0208 	add.w	r2, r7, #8
 800bbd8:	4611      	mov	r1, r2
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f000 ff71 	bl	800cac2 <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
 800bbe0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	3798      	adds	r7, #152	@ 0x98
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	bd80      	pop	{r7, pc}

0800bbec <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b084      	sub	sp, #16
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	60bb      	str	r3, [r7, #8]
  hci_data_buffer_overflow_event(rp0->Link_Type);
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	781b      	ldrb	r3, [r3, #0]
 800bc00:	4618      	mov	r0, r3
 800bc02:	f000 ff6a 	bl	800cada <hci_data_buffer_overflow_event>

  return status;
 800bc06:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc08:	4618      	mov	r0, r3
 800bc0a:	3710      	adds	r7, #16
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	bd80      	pop	{r7, pc}

0800bc10 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b084      	sub	sp, #16
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	60bb      	str	r3, [r7, #8]
  hci_encryption_key_refresh_complete_event(rp0->Status,
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	781a      	ldrb	r2, [r3, #0]
 800bc24:	68bb      	ldr	r3, [r7, #8]
 800bc26:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	4619      	mov	r1, r3
 800bc2e:	4610      	mov	r0, r2
 800bc30:	f000 ff5e 	bl	800caf0 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
 800bc34:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	3710      	adds	r7, #16
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}

0800bc3e <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 800bc3e:	b580      	push	{r7, lr}
 800bc40:	b084      	sub	sp, #16
 800bc42:	af00      	add	r7, sp, #0
 800bc44:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bc46:	2300      	movs	r3, #0
 800bc48:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	60bb      	str	r3, [r7, #8]
  aci_blue_initialized_event(rp0->Reason_Code);
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	781b      	ldrb	r3, [r3, #0]
 800bc52:	4618      	mov	r0, r3
 800bc54:	f001 f9b8 	bl	800cfc8 <aci_blue_initialized_event>

  return status;
 800bc58:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3710      	adds	r7, #16
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}

0800bc62 <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 800bc62:	b580      	push	{r7, lr}
 800bc64:	b084      	sub	sp, #16
 800bc66:	af00      	add	r7, sp, #0
 800bc68:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	60bb      	str	r3, [r7, #8]
  aci_blue_events_lost_event(rp0->Lost_Events);
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	4618      	mov	r0, r3
 800bc76:	f001 f9b2 	bl	800cfde <aci_blue_events_lost_event>

  return status;
 800bc7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	3710      	adds	r7, #16
 800bc80:	46bd      	mov	sp, r7
 800bc82:	bd80      	pop	{r7, pc}

0800bc84 <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 800bc84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bc88:	b08d      	sub	sp, #52	@ 0x34
 800bc8a:	af08      	add	r7, sp, #32
 800bc8c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bc8e:	2300      	movs	r3, #0
 800bc90:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	60bb      	str	r3, [r7, #8]
  aci_blue_crash_info_event(rp0->Crash_Type,
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	f893 c000 	ldrb.w	ip, [r3]
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	f8d3 e001 	ldr.w	lr, [r3, #1]
 800bca2:	68bb      	ldr	r3, [r7, #8]
 800bca4:	f8d3 8005 	ldr.w	r8, [r3, #5]
 800bca8:	68bb      	ldr	r3, [r7, #8]
 800bcaa:	f8d3 9009 	ldr.w	r9, [r3, #9]
 800bcae:	68bb      	ldr	r3, [r7, #8]
 800bcb0:	f8d3 300d 	ldr.w	r3, [r3, #13]
 800bcb4:	603b      	str	r3, [r7, #0]
 800bcb6:	68ba      	ldr	r2, [r7, #8]
 800bcb8:	f8d2 2011 	ldr.w	r2, [r2, #17]
 800bcbc:	68b9      	ldr	r1, [r7, #8]
 800bcbe:	f8d1 1015 	ldr.w	r1, [r1, #21]
 800bcc2:	68b8      	ldr	r0, [r7, #8]
 800bcc4:	f8d0 0019 	ldr.w	r0, [r0, #25]
 800bcc8:	68bc      	ldr	r4, [r7, #8]
 800bcca:	f8d4 401d 	ldr.w	r4, [r4, #29]
 800bcce:	68bd      	ldr	r5, [r7, #8]
 800bcd0:	f8d5 5021 	ldr.w	r5, [r5, #33]	@ 0x21
 800bcd4:	68be      	ldr	r6, [r7, #8]
 800bcd6:	f896 6025 	ldrb.w	r6, [r6, #37]	@ 0x25
                            rp0->R12,
                            rp0->LR,
                            rp0->PC,
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	3326      	adds	r3, #38	@ 0x26
  aci_blue_crash_info_event(rp0->Crash_Type,
 800bcde:	9307      	str	r3, [sp, #28]
 800bce0:	9606      	str	r6, [sp, #24]
 800bce2:	9505      	str	r5, [sp, #20]
 800bce4:	9404      	str	r4, [sp, #16]
 800bce6:	9003      	str	r0, [sp, #12]
 800bce8:	9102      	str	r1, [sp, #8]
 800bcea:	9201      	str	r2, [sp, #4]
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	9300      	str	r3, [sp, #0]
 800bcf0:	464b      	mov	r3, r9
 800bcf2:	4642      	mov	r2, r8
 800bcf4:	4671      	mov	r1, lr
 800bcf6:	4660      	mov	r0, ip
 800bcf8:	f001 f97b 	bl	800cff2 <aci_blue_crash_info_event>

  return status;
 800bcfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcfe:	4618      	mov	r0, r3
 800bd00:	3714      	adds	r7, #20
 800bd02:	46bd      	mov	sp, r7
 800bd04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800bd08 <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b084      	sub	sp, #16
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bd10:	2300      	movs	r3, #0
 800bd12:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	60bb      	str	r3, [r7, #8]
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	7818      	ldrb	r0, [r3, #0]
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	7859      	ldrb	r1, [r3, #1]
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800bd26:	461a      	mov	r2, r3
 800bd28:	f001 f971 	bl	800d00e <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
 800bd2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	3710      	adds	r7, #16
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}

0800bd36 <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 800bd36:	b580      	push	{r7, lr}
 800bd38:	b084      	sub	sp, #16
 800bd3a:	af00      	add	r7, sp, #0
 800bd3c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	60bb      	str	r3, [r7, #8]
  aci_hal_scan_req_report_event(rp0->RSSI,
 800bd46:	68bb      	ldr	r3, [r7, #8]
 800bd48:	f993 0000 	ldrsb.w	r0, [r3]
 800bd4c:	68bb      	ldr	r3, [r7, #8]
 800bd4e:	7859      	ldrb	r1, [r3, #1]
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	3302      	adds	r3, #2
  aci_hal_scan_req_report_event(rp0->RSSI,
 800bd54:	461a      	mov	r2, r3
 800bd56:	f001 f968 	bl	800d02a <aci_hal_scan_req_report_event>

  return status;
 800bd5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	3710      	adds	r7, #16
 800bd60:	46bd      	mov	sp, r7
 800bd62:	bd80      	pop	{r7, pc}

0800bd64 <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b084      	sub	sp, #16
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	60bb      	str	r3, [r7, #8]
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	7818      	ldrb	r0, [r3, #0]
 800bd78:	68bb      	ldr	r3, [r7, #8]
 800bd7a:	7859      	ldrb	r1, [r3, #1]
                         rp0->Data_Length,
                         rp0->Data);
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	3302      	adds	r3, #2
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800bd80:	461a      	mov	r2, r3
 800bd82:	f001 f960 	bl	800d046 <aci_hal_fw_error_event>

  return status;
 800bd86:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b084      	sub	sp, #16
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	73fb      	strb	r3, [r7, #15]
  aci_gap_limited_discoverable_event();
 800bd9c:	f000 ff3e 	bl	800cc1c <aci_gap_limited_discoverable_event>

  return status;
 800bda0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	3710      	adds	r7, #16
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}

0800bdaa <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 800bdaa:	b580      	push	{r7, lr}
 800bdac:	b084      	sub	sp, #16
 800bdae:	af00      	add	r7, sp, #0
 800bdb0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	60bb      	str	r3, [r7, #8]
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	881b      	ldrh	r3, [r3, #0]
 800bdbe:	b298      	uxth	r0, r3
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	7899      	ldrb	r1, [r3, #2]
 800bdc4:	68bb      	ldr	r3, [r7, #8]
 800bdc6:	78db      	ldrb	r3, [r3, #3]
 800bdc8:	461a      	mov	r2, r3
 800bdca:	f7f4 fc93 	bl	80006f4 <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
 800bdce:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	3710      	adds	r7, #16
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b084      	sub	sp, #16
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bde0:	2300      	movs	r3, #0
 800bde2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	60bb      	str	r3, [r7, #8]
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	881b      	ldrh	r3, [r3, #0]
 800bdec:	b29b      	uxth	r3, r3
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f7f4 fc6a 	bl	80006c8 <aci_gap_pass_key_req_event>

  return status;
 800bdf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3710      	adds	r7, #16
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}

0800bdfe <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 800bdfe:	b580      	push	{r7, lr}
 800be00:	b084      	sub	sp, #16
 800be02:	af00      	add	r7, sp, #0
 800be04:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800be06:	2300      	movs	r3, #0
 800be08:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	60bb      	str	r3, [r7, #8]
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 800be0e:	68bb      	ldr	r3, [r7, #8]
 800be10:	881b      	ldrh	r3, [r3, #0]
 800be12:	b29b      	uxth	r3, r3
 800be14:	4618      	mov	r0, r3
 800be16:	f000 ff08 	bl	800cc2a <aci_gap_authorization_req_event>

  return status;
 800be1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	3710      	adds	r7, #16
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}

0800be24 <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b084      	sub	sp, #16
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800be2c:	2300      	movs	r3, #0
 800be2e:	73fb      	strb	r3, [r7, #15]
  aci_gap_slave_security_initiated_event();
 800be30:	f000 ff06 	bl	800cc40 <aci_gap_slave_security_initiated_event>

  return status;
 800be34:	7bfb      	ldrb	r3, [r7, #15]
}
 800be36:	4618      	mov	r0, r3
 800be38:	3710      	adds	r7, #16
 800be3a:	46bd      	mov	sp, r7
 800be3c:	bd80      	pop	{r7, pc}

0800be3e <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 800be3e:	b580      	push	{r7, lr}
 800be40:	b084      	sub	sp, #16
 800be42:	af00      	add	r7, sp, #0
 800be44:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800be46:	2300      	movs	r3, #0
 800be48:	73fb      	strb	r3, [r7, #15]
  aci_gap_bond_lost_event();
 800be4a:	f000 ff00 	bl	800cc4e <aci_gap_bond_lost_event>

  return status;
 800be4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be50:	4618      	mov	r0, r3
 800be52:	3710      	adds	r7, #16
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}

0800be58 <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b084      	sub	sp, #16
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800be60:	2300      	movs	r3, #0
 800be62:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	60bb      	str	r3, [r7, #8]
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800be68:	68bb      	ldr	r3, [r7, #8]
 800be6a:	7818      	ldrb	r0, [r3, #0]
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	7859      	ldrb	r1, [r3, #1]
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	789a      	ldrb	r2, [r3, #2]
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);
 800be74:	68bb      	ldr	r3, [r7, #8]
 800be76:	3303      	adds	r3, #3
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800be78:	f000 fef0 	bl	800cc5c <aci_gap_proc_complete_event>

  return status;
 800be7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800be7e:	4618      	mov	r0, r3
 800be80:	3710      	adds	r7, #16
 800be82:	46bd      	mov	sp, r7
 800be84:	bd80      	pop	{r7, pc}

0800be86 <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 800be86:	b580      	push	{r7, lr}
 800be88:	b084      	sub	sp, #16
 800be8a:	af00      	add	r7, sp, #0
 800be8c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800be8e:	2300      	movs	r3, #0
 800be90:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	60bb      	str	r3, [r7, #8]
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 800be96:	68bb      	ldr	r3, [r7, #8]
 800be98:	881b      	ldrh	r3, [r3, #0]
 800be9a:	b29b      	uxth	r3, r3
 800be9c:	4618      	mov	r0, r3
 800be9e:	f000 feed 	bl	800cc7c <aci_gap_addr_not_resolved_event>

  return status;
 800bea2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bea4:	4618      	mov	r0, r3
 800bea6:	3710      	adds	r7, #16
 800bea8:	46bd      	mov	sp, r7
 800beaa:	bd80      	pop	{r7, pc}

0800beac <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 800beac:	b580      	push	{r7, lr}
 800beae:	b084      	sub	sp, #16
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800beb4:	2300      	movs	r3, #0
 800beb6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	60bb      	str	r3, [r7, #8]
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	881b      	ldrh	r3, [r3, #0]
 800bec0:	b29a      	uxth	r2, r3
 800bec2:	68bb      	ldr	r3, [r7, #8]
 800bec4:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800bec8:	4619      	mov	r1, r3
 800beca:	4610      	mov	r0, r2
 800becc:	f000 fee1 	bl	800cc92 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
 800bed0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bed2:	4618      	mov	r0, r3
 800bed4:	3710      	adds	r7, #16
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bd80      	pop	{r7, pc}

0800beda <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 800beda:	b580      	push	{r7, lr}
 800bedc:	b084      	sub	sp, #16
 800bede:	af00      	add	r7, sp, #0
 800bee0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bee2:	2300      	movs	r3, #0
 800bee4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	60bb      	str	r3, [r7, #8]
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	881b      	ldrh	r3, [r3, #0]
 800beee:	b29a      	uxth	r2, r3
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	789b      	ldrb	r3, [r3, #2]
 800bef4:	4619      	mov	r1, r3
 800bef6:	4610      	mov	r0, r2
 800bef8:	f000 fed7 	bl	800ccaa <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
 800befc:	7bfb      	ldrb	r3, [r7, #15]
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3710      	adds	r7, #16
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}

0800bf06 <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 800bf06:	b580      	push	{r7, lr}
 800bf08:	b084      	sub	sp, #16
 800bf0a:	af00      	add	r7, sp, #0
 800bf0c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bf0e:	2300      	movs	r3, #0
 800bf10:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 800bf16:	68bb      	ldr	r3, [r7, #8]
 800bf18:	881b      	ldrh	r3, [r3, #0]
 800bf1a:	b29a      	uxth	r2, r3
 800bf1c:	68bb      	ldr	r3, [r7, #8]
 800bf1e:	885b      	ldrh	r3, [r3, #2]
 800bf20:	b29b      	uxth	r3, r3
 800bf22:	4619      	mov	r1, r3
 800bf24:	4610      	mov	r0, r2
 800bf26:	f001 f80b 	bl	800cf40 <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
 800bf2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3710      	adds	r7, #16
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b084      	sub	sp, #16
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	60bb      	str	r3, [r7, #8]
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	881b      	ldrh	r3, [r3, #0]
 800bf48:	b298      	uxth	r0, r3
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	7899      	ldrb	r1, [r3, #2]
                               rp0->Data_Length,
                               rp0->Data);
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	3303      	adds	r3, #3
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800bf52:	461a      	mov	r2, r3
 800bf54:	f001 f802 	bl	800cf5c <aci_l2cap_proc_timeout_event>

  return status;
 800bf58:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3710      	adds	r7, #16
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}

0800bf62 <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 800bf62:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf64:	b089      	sub	sp, #36	@ 0x24
 800bf66:	af04      	add	r7, sp, #16
 800bf68:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 800bf72:	68bb      	ldr	r3, [r7, #8]
 800bf74:	881b      	ldrh	r3, [r3, #0]
 800bf76:	b298      	uxth	r0, r3
 800bf78:	68bb      	ldr	r3, [r7, #8]
 800bf7a:	789c      	ldrb	r4, [r3, #2]
 800bf7c:	68bb      	ldr	r3, [r7, #8]
 800bf7e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800bf82:	b29d      	uxth	r5, r3
 800bf84:	68bb      	ldr	r3, [r7, #8]
 800bf86:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800bf8a:	b29e      	uxth	r6, r3
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800bf92:	b29b      	uxth	r3, r3
 800bf94:	68ba      	ldr	r2, [r7, #8]
 800bf96:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 800bf9a:	b292      	uxth	r2, r2
 800bf9c:	68b9      	ldr	r1, [r7, #8]
 800bf9e:	f8b1 100b 	ldrh.w	r1, [r1, #11]
 800bfa2:	b289      	uxth	r1, r1
 800bfa4:	9102      	str	r1, [sp, #8]
 800bfa6:	9201      	str	r2, [sp, #4]
 800bfa8:	9300      	str	r3, [sp, #0]
 800bfaa:	4633      	mov	r3, r6
 800bfac:	462a      	mov	r2, r5
 800bfae:	4621      	mov	r1, r4
 800bfb0:	f000 ffe2 	bl	800cf78 <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Min,
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
 800bfb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	3714      	adds	r7, #20
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bfbe <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 800bfbe:	b590      	push	{r4, r7, lr}
 800bfc0:	b087      	sub	sp, #28
 800bfc2:	af02      	add	r7, sp, #8
 800bfc4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	60bb      	str	r3, [r7, #8]
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	881b      	ldrh	r3, [r3, #0]
 800bfd2:	b298      	uxth	r0, r3
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	7899      	ldrb	r1, [r3, #2]
 800bfd8:	68bb      	ldr	r3, [r7, #8]
 800bfda:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800bfde:	b29a      	uxth	r2, r3
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	795c      	ldrb	r4, [r3, #5]
                                 rp0->Identifier,
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	3306      	adds	r3, #6
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800bfe8:	9300      	str	r3, [sp, #0]
 800bfea:	4623      	mov	r3, r4
 800bfec:	f000 ffd8 	bl	800cfa0 <aci_l2cap_command_reject_event>

  return status;
 800bff0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bff2:	4618      	mov	r0, r3
 800bff4:	3714      	adds	r7, #20
 800bff6:	46bd      	mov	sp, r7
 800bff8:	bd90      	pop	{r4, r7, pc}

0800bffa <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 800bffa:	b590      	push	{r4, r7, lr}
 800bffc:	b087      	sub	sp, #28
 800bffe:	af02      	add	r7, sp, #8
 800c000:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c002:	2300      	movs	r3, #0
 800c004:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	60bb      	str	r3, [r7, #8]
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	881b      	ldrh	r3, [r3, #0]
 800c00e:	b298      	uxth	r0, r3
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	885b      	ldrh	r3, [r3, #2]
 800c014:	b299      	uxth	r1, r3
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	889b      	ldrh	r3, [r3, #4]
 800c01a:	b29a      	uxth	r2, r3
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	88db      	ldrh	r3, [r3, #6]
 800c020:	b29c      	uxth	r4, r3
                                    rp0->Attr_Handle,
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	3308      	adds	r3, #8
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800c026:	9300      	str	r3, [sp, #0]
 800c028:	4623      	mov	r3, r4
 800c02a:	f7f4 fb30 	bl	800068e <aci_gatt_attribute_modified_event>

  return status;
 800c02e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c030:	4618      	mov	r0, r3
 800c032:	3714      	adds	r7, #20
 800c034:	46bd      	mov	sp, r7
 800c036:	bd90      	pop	{r4, r7, pc}

0800c038 <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b084      	sub	sp, #16
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c040:	2300      	movs	r3, #0
 800c042:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	881b      	ldrh	r3, [r3, #0]
 800c04c:	b29b      	uxth	r3, r3
 800c04e:	4618      	mov	r0, r3
 800c050:	f000 fe39 	bl	800ccc6 <aci_gatt_proc_timeout_event>

  return status;
 800c054:	7bfb      	ldrb	r3, [r7, #15]
}
 800c056:	4618      	mov	r0, r3
 800c058:	3710      	adds	r7, #16
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}

0800c05e <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 800c05e:	b580      	push	{r7, lr}
 800c060:	b084      	sub	sp, #16
 800c062:	af00      	add	r7, sp, #0
 800c064:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c066:	2300      	movs	r3, #0
 800c068:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	60bb      	str	r3, [r7, #8]
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	881b      	ldrh	r3, [r3, #0]
 800c072:	b29a      	uxth	r2, r3
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	885b      	ldrh	r3, [r3, #2]
 800c078:	b29b      	uxth	r3, r3
 800c07a:	4619      	mov	r1, r3
 800c07c:	4610      	mov	r0, r2
 800c07e:	f000 fe2d 	bl	800ccdc <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
 800c082:	7bfb      	ldrb	r3, [r7, #15]
}
 800c084:	4618      	mov	r0, r3
 800c086:	3710      	adds	r7, #16
 800c088:	46bd      	mov	sp, r7
 800c08a:	bd80      	pop	{r7, pc}

0800c08c <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b084      	sub	sp, #16
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c094:	2300      	movs	r3, #0
 800c096:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	60bb      	str	r3, [r7, #8]
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800c09c:	68bb      	ldr	r3, [r7, #8]
 800c09e:	881b      	ldrh	r3, [r3, #0]
 800c0a0:	b298      	uxth	r0, r3
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	7899      	ldrb	r1, [r3, #2]
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	78da      	ldrb	r2, [r3, #3]
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	3304      	adds	r3, #4
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800c0ae:	f000 fe23 	bl	800ccf8 <aci_att_find_info_resp_event>

  return status;
 800c0b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	3710      	adds	r7, #16
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	bd80      	pop	{r7, pc}

0800c0bc <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 800c0bc:	b580      	push	{r7, lr}
 800c0be:	b0a6      	sub	sp, #152	@ 0x98
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 3;
 800c0d0:	2303      	movs	r3, #3
 800c0d2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c0dc:	e02e      	b.n	800c13c <aci_att_find_by_type_value_resp_event_process+0x80>
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 800c0de:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c0e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c0e6:	009b      	lsls	r3, r3, #2
 800c0e8:	4413      	add	r3, r2
 800c0ea:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c0ee:	b29a      	uxth	r2, r3
 800c0f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	3398      	adds	r3, #152	@ 0x98
 800c0f8:	443b      	add	r3, r7
 800c0fa:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800c0fe:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c102:	3302      	adds	r3, #2
 800c104:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
 800c108:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c10c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c110:	009b      	lsls	r3, r3, #2
 800c112:	4413      	add	r3, r2
 800c114:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800c118:	b29a      	uxth	r2, r3
 800c11a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c11e:	009b      	lsls	r3, r3, #2
 800c120:	3398      	adds	r3, #152	@ 0x98
 800c122:	443b      	add	r3, r7
 800c124:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800c128:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c12c:	3302      	adds	r3, #2
 800c12e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800c132:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c136:	3301      	adds	r3, #1
 800c138:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c13c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c140:	789b      	ldrb	r3, [r3, #2]
 800c142:	461a      	mov	r2, r3
 800c144:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c148:	4293      	cmp	r3, r2
 800c14a:	dbc8      	blt.n	800c0de <aci_att_find_by_type_value_resp_event_process+0x22>
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 800c14c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c150:	881b      	ldrh	r3, [r3, #0]
 800c152:	b298      	uxth	r0, r3
 800c154:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c158:	789b      	ldrb	r3, [r3, #2]
 800c15a:	f107 0208 	add.w	r2, r7, #8
 800c15e:	4619      	mov	r1, r3
 800c160:	f000 fdda 	bl	800cd18 <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
 800c164:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3798      	adds	r7, #152	@ 0x98
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c178:	2300      	movs	r3, #0
 800c17a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	881b      	ldrh	r3, [r3, #0]
 800c184:	b298      	uxth	r0, r3
 800c186:	68bb      	ldr	r3, [r7, #8]
 800c188:	7899      	ldrb	r1, [r3, #2]
 800c18a:	68bb      	ldr	r3, [r7, #8]
 800c18c:	78da      	ldrb	r2, [r3, #3]
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	3304      	adds	r3, #4
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800c192:	f000 fdcf 	bl	800cd34 <aci_att_read_by_type_resp_event>

  return status;
 800c196:	7bfb      	ldrb	r3, [r7, #15]
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3710      	adds	r7, #16
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}

0800c1a0 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b084      	sub	sp, #16
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	60bb      	str	r3, [r7, #8]
  aci_att_read_resp_event(rp0->Connection_Handle,
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	881b      	ldrh	r3, [r3, #0]
 800c1b4:	b298      	uxth	r0, r3
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	7899      	ldrb	r1, [r3, #2]
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	3303      	adds	r3, #3
  aci_att_read_resp_event(rp0->Connection_Handle,
 800c1be:	461a      	mov	r2, r3
 800c1c0:	f000 fdc8 	bl	800cd54 <aci_att_read_resp_event>

  return status;
 800c1c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	3710      	adds	r7, #16
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	bd80      	pop	{r7, pc}

0800c1ce <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 800c1ce:	b580      	push	{r7, lr}
 800c1d0:	b084      	sub	sp, #16
 800c1d2:	af00      	add	r7, sp, #0
 800c1d4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	60bb      	str	r3, [r7, #8]
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	881b      	ldrh	r3, [r3, #0]
 800c1e2:	b298      	uxth	r0, r3
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	7899      	ldrb	r1, [r3, #2]
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);
 800c1e8:	68bb      	ldr	r3, [r7, #8]
 800c1ea:	3303      	adds	r3, #3
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800c1ec:	461a      	mov	r2, r3
 800c1ee:	f000 fdbf 	bl	800cd70 <aci_att_read_blob_resp_event>

  return status;
 800c1f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	3710      	adds	r7, #16
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}

0800c1fc <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b084      	sub	sp, #16
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c204:	2300      	movs	r3, #0
 800c206:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	60bb      	str	r3, [r7, #8]
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800c20c:	68bb      	ldr	r3, [r7, #8]
 800c20e:	881b      	ldrh	r3, [r3, #0]
 800c210:	b298      	uxth	r0, r3
 800c212:	68bb      	ldr	r3, [r7, #8]
 800c214:	7899      	ldrb	r1, [r3, #2]
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);
 800c216:	68bb      	ldr	r3, [r7, #8]
 800c218:	3303      	adds	r3, #3
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800c21a:	461a      	mov	r2, r3
 800c21c:	f000 fdb6 	bl	800cd8c <aci_att_read_multiple_resp_event>

  return status;
 800c220:	7bfb      	ldrb	r3, [r7, #15]
}
 800c222:	4618      	mov	r0, r3
 800c224:	3710      	adds	r7, #16
 800c226:	46bd      	mov	sp, r7
 800c228:	bd80      	pop	{r7, pc}

0800c22a <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 800c22a:	b580      	push	{r7, lr}
 800c22c:	b084      	sub	sp, #16
 800c22e:	af00      	add	r7, sp, #0
 800c230:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c232:	2300      	movs	r3, #0
 800c234:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	881b      	ldrh	r3, [r3, #0]
 800c23e:	b298      	uxth	r0, r3
 800c240:	68bb      	ldr	r3, [r7, #8]
 800c242:	7899      	ldrb	r1, [r3, #2]
 800c244:	68bb      	ldr	r3, [r7, #8]
 800c246:	78da      	ldrb	r2, [r3, #3]
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	3304      	adds	r3, #4
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800c24c:	f000 fdac 	bl	800cda8 <aci_att_read_by_group_type_resp_event>

  return status;
 800c250:	7bfb      	ldrb	r3, [r7, #15]
}
 800c252:	4618      	mov	r0, r3
 800c254:	3710      	adds	r7, #16
 800c256:	46bd      	mov	sp, r7
 800c258:	bd80      	pop	{r7, pc}

0800c25a <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 800c25a:	b590      	push	{r4, r7, lr}
 800c25c:	b087      	sub	sp, #28
 800c25e:	af02      	add	r7, sp, #8
 800c260:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c262:	2300      	movs	r3, #0
 800c264:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	60bb      	str	r3, [r7, #8]
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	881b      	ldrh	r3, [r3, #0]
 800c26e:	b298      	uxth	r0, r3
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	885b      	ldrh	r3, [r3, #2]
 800c274:	b299      	uxth	r1, r3
 800c276:	68bb      	ldr	r3, [r7, #8]
 800c278:	889b      	ldrh	r3, [r3, #4]
 800c27a:	b29a      	uxth	r2, r3
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	799c      	ldrb	r4, [r3, #6]
                                   rp0->Attribute_Handle,
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	3307      	adds	r3, #7
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800c284:	9300      	str	r3, [sp, #0]
 800c286:	4623      	mov	r3, r4
 800c288:	f000 fd9e 	bl	800cdc8 <aci_att_prepare_write_resp_event>

  return status;
 800c28c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c28e:	4618      	mov	r0, r3
 800c290:	3714      	adds	r7, #20
 800c292:	46bd      	mov	sp, r7
 800c294:	bd90      	pop	{r4, r7, pc}

0800c296 <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 800c296:	b580      	push	{r7, lr}
 800c298:	b084      	sub	sp, #16
 800c29a:	af00      	add	r7, sp, #0
 800c29c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c29e:	2300      	movs	r3, #0
 800c2a0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	60bb      	str	r3, [r7, #8]
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 800c2a6:	68bb      	ldr	r3, [r7, #8]
 800c2a8:	881b      	ldrh	r3, [r3, #0]
 800c2aa:	b29b      	uxth	r3, r3
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	f000 fd9f 	bl	800cdf0 <aci_att_exec_write_resp_event>

  return status;
 800c2b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	3710      	adds	r7, #16
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	bd80      	pop	{r7, pc}

0800c2bc <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b084      	sub	sp, #16
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	60bb      	str	r3, [r7, #8]
  aci_gatt_indication_event(rp0->Connection_Handle,
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	881b      	ldrh	r3, [r3, #0]
 800c2d0:	b298      	uxth	r0, r3
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	885b      	ldrh	r3, [r3, #2]
 800c2d6:	b299      	uxth	r1, r3
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	791a      	ldrb	r2, [r3, #4]
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	3305      	adds	r3, #5
  aci_gatt_indication_event(rp0->Connection_Handle,
 800c2e0:	f000 fd91 	bl	800ce06 <aci_gatt_indication_event>

  return status;
 800c2e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	3710      	adds	r7, #16
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	bd80      	pop	{r7, pc}

0800c2ee <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 800c2ee:	b580      	push	{r7, lr}
 800c2f0:	b084      	sub	sp, #16
 800c2f2:	af00      	add	r7, sp, #0
 800c2f4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	60bb      	str	r3, [r7, #8]
  aci_gatt_notification_event(rp0->Connection_Handle,
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	881b      	ldrh	r3, [r3, #0]
 800c302:	b298      	uxth	r0, r3
 800c304:	68bb      	ldr	r3, [r7, #8]
 800c306:	885b      	ldrh	r3, [r3, #2]
 800c308:	b299      	uxth	r1, r3
 800c30a:	68bb      	ldr	r3, [r7, #8]
 800c30c:	791a      	ldrb	r2, [r3, #4]
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);
 800c30e:	68bb      	ldr	r3, [r7, #8]
 800c310:	3305      	adds	r3, #5
  aci_gatt_notification_event(rp0->Connection_Handle,
 800c312:	f000 fd88 	bl	800ce26 <aci_gatt_notification_event>

  return status;
 800c316:	7bfb      	ldrb	r3, [r7, #15]
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3710      	adds	r7, #16
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b084      	sub	sp, #16
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c328:	2300      	movs	r3, #0
 800c32a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	881b      	ldrh	r3, [r3, #0]
 800c334:	b29a      	uxth	r2, r3
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	789b      	ldrb	r3, [r3, #2]
 800c33a:	4619      	mov	r1, r3
 800c33c:	4610      	mov	r0, r2
 800c33e:	f000 fd82 	bl	800ce46 <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
 800c342:	7bfb      	ldrb	r3, [r7, #15]
}
 800c344:	4618      	mov	r0, r3
 800c346:	3710      	adds	r7, #16
 800c348:	46bd      	mov	sp, r7
 800c34a:	bd80      	pop	{r7, pc}

0800c34c <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b084      	sub	sp, #16
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c354:	2300      	movs	r3, #0
 800c356:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	60bb      	str	r3, [r7, #8]
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	881b      	ldrh	r3, [r3, #0]
 800c360:	b298      	uxth	r0, r3
 800c362:	68bb      	ldr	r3, [r7, #8]
 800c364:	7899      	ldrb	r1, [r3, #2]
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c36c:	b29a      	uxth	r2, r3
 800c36e:	68bb      	ldr	r3, [r7, #8]
 800c370:	795b      	ldrb	r3, [r3, #5]
 800c372:	f000 fd76 	bl	800ce62 <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
 800c376:	7bfb      	ldrb	r3, [r7, #15]
}
 800c378:	4618      	mov	r0, r3
 800c37a:	3710      	adds	r7, #16
 800c37c:	46bd      	mov	sp, r7
 800c37e:	bd80      	pop	{r7, pc}

0800c380 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b084      	sub	sp, #16
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c388:	2300      	movs	r3, #0
 800c38a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	60bb      	str	r3, [r7, #8]
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	881b      	ldrh	r3, [r3, #0]
 800c394:	b298      	uxth	r0, r3
 800c396:	68bb      	ldr	r3, [r7, #8]
 800c398:	885b      	ldrh	r3, [r3, #2]
 800c39a:	b299      	uxth	r1, r3
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	791a      	ldrb	r2, [r3, #4]
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	3305      	adds	r3, #5
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800c3a4:	f000 fd71 	bl	800ce8a <aci_gatt_disc_read_char_by_uuid_resp_event>

  return status;
 800c3a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	3710      	adds	r7, #16
 800c3ae:	46bd      	mov	sp, r7
 800c3b0:	bd80      	pop	{r7, pc}

0800c3b2 <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 800c3b2:	b580      	push	{r7, lr}
 800c3b4:	b084      	sub	sp, #16
 800c3b6:	af00      	add	r7, sp, #0
 800c3b8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	60bb      	str	r3, [r7, #8]
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	881b      	ldrh	r3, [r3, #0]
 800c3c6:	b298      	uxth	r0, r3
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	885b      	ldrh	r3, [r3, #2]
 800c3cc:	b299      	uxth	r1, r3
 800c3ce:	68bb      	ldr	r3, [r7, #8]
 800c3d0:	791a      	ldrb	r2, [r3, #4]
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	3305      	adds	r3, #5
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800c3d6:	f000 fd68 	bl	800ceaa <aci_gatt_write_permit_req_event>

  return status;
 800c3da:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3710      	adds	r7, #16
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}

0800c3e4 <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b084      	sub	sp, #16
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	60bb      	str	r3, [r7, #8]
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	881b      	ldrh	r3, [r3, #0]
 800c3f8:	b298      	uxth	r0, r3
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	885b      	ldrh	r3, [r3, #2]
 800c3fe:	b299      	uxth	r1, r3
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	889b      	ldrh	r3, [r3, #4]
 800c404:	b29b      	uxth	r3, r3
 800c406:	461a      	mov	r2, r3
 800c408:	f7f4 f930 	bl	800066c <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
 800c40c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c40e:	4618      	mov	r0, r3
 800c410:	3710      	adds	r7, #16
 800c412:	46bd      	mov	sp, r7
 800c414:	bd80      	pop	{r7, pc}

0800c416 <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 800c416:	b580      	push	{r7, lr}
 800c418:	b0a6      	sub	sp, #152	@ 0x98
 800c41a:	af00      	add	r7, sp, #0
 800c41c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c41e:	2300      	movs	r3, #0
 800c420:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 3;
 800c42a:	2303      	movs	r3, #3
 800c42c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800c430:	2300      	movs	r3, #0
 800c432:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c436:	e019      	b.n	800c46c <aci_gatt_read_multi_permit_req_event_process+0x56>
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
 800c438:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c43c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c440:	005b      	lsls	r3, r3, #1
 800c442:	4413      	add	r3, r2
 800c444:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c448:	b29a      	uxth	r2, r3
 800c44a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c44e:	005b      	lsls	r3, r3, #1
 800c450:	3398      	adds	r3, #152	@ 0x98
 800c452:	443b      	add	r3, r7
 800c454:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800c458:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c45c:	3302      	adds	r3, #2
 800c45e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800c462:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c466:	3301      	adds	r3, #1
 800c468:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c46c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c470:	789b      	ldrb	r3, [r3, #2]
 800c472:	461a      	mov	r2, r3
 800c474:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c478:	4293      	cmp	r3, r2
 800c47a:	dbdd      	blt.n	800c438 <aci_gatt_read_multi_permit_req_event_process+0x22>
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 800c47c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c480:	881b      	ldrh	r3, [r3, #0]
 800c482:	b298      	uxth	r0, r3
 800c484:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c488:	789b      	ldrb	r3, [r3, #2]
 800c48a:	f107 0208 	add.w	r2, r7, #8
 800c48e:	4619      	mov	r1, r3
 800c490:	f000 fd1b 	bl	800ceca <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
 800c494:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800c498:	4618      	mov	r0, r3
 800c49a:	3798      	adds	r7, #152	@ 0x98
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bd80      	pop	{r7, pc}

0800c4a0 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b084      	sub	sp, #16
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	60bb      	str	r3, [r7, #8]
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 800c4b0:	68bb      	ldr	r3, [r7, #8]
 800c4b2:	881b      	ldrh	r3, [r3, #0]
 800c4b4:	b29a      	uxth	r2, r3
 800c4b6:	68bb      	ldr	r3, [r7, #8]
 800c4b8:	885b      	ldrh	r3, [r3, #2]
 800c4ba:	b29b      	uxth	r3, r3
 800c4bc:	4619      	mov	r1, r3
 800c4be:	4610      	mov	r0, r2
 800c4c0:	f000 fd11 	bl	800cee6 <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
 800c4c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	3710      	adds	r7, #16
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	bd80      	pop	{r7, pc}

0800c4ce <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 800c4ce:	b580      	push	{r7, lr}
 800c4d0:	b084      	sub	sp, #16
 800c4d2:	af00      	add	r7, sp, #0
 800c4d4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	60bb      	str	r3, [r7, #8]
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 800c4de:	68bb      	ldr	r3, [r7, #8]
 800c4e0:	881b      	ldrh	r3, [r3, #0]
 800c4e2:	b29b      	uxth	r3, r3
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f000 fd0c 	bl	800cf02 <aci_gatt_server_confirmation_event>

  return status;
 800c4ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	3710      	adds	r7, #16
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	bd80      	pop	{r7, pc}

0800c4f4 <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 800c4f4:	b590      	push	{r4, r7, lr}
 800c4f6:	b087      	sub	sp, #28
 800c4f8:	af02      	add	r7, sp, #8
 800c4fa:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	60bb      	str	r3, [r7, #8]
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	881b      	ldrh	r3, [r3, #0]
 800c508:	b298      	uxth	r0, r3
 800c50a:	68bb      	ldr	r3, [r7, #8]
 800c50c:	885b      	ldrh	r3, [r3, #2]
 800c50e:	b299      	uxth	r1, r3
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	889b      	ldrh	r3, [r3, #4]
 800c514:	b29a      	uxth	r2, r3
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	799c      	ldrb	r4, [r3, #6]
                                          rp0->Attribute_Handle,
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);
 800c51a:	68bb      	ldr	r3, [r7, #8]
 800c51c:	3307      	adds	r3, #7
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800c51e:	9300      	str	r3, [sp, #0]
 800c520:	4623      	mov	r3, r4
 800c522:	f000 fcf9 	bl	800cf18 <aci_gatt_prepare_write_permit_req_event>

  return status;
 800c526:	7bfb      	ldrb	r3, [r7, #15]
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3714      	adds	r7, #20
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd90      	pop	{r4, r7, pc}

0800c530 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 800c530:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c532:	b08b      	sub	sp, #44	@ 0x2c
 800c534:	af06      	add	r7, sp, #24
 800c536:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c538:	2300      	movs	r3, #0
 800c53a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	60bb      	str	r3, [r7, #8]
  hci_le_connection_complete_event(rp0->Status,
 800c540:	68bb      	ldr	r3, [r7, #8]
 800c542:	781d      	ldrb	r5, [r3, #0]
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c54a:	b29e      	uxth	r6, r3
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	f893 c003 	ldrb.w	ip, [r3, #3]
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	f893 e004 	ldrb.w	lr, [r3, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	3305      	adds	r3, #5
  hci_le_connection_complete_event(rp0->Status,
 800c55c:	68ba      	ldr	r2, [r7, #8]
 800c55e:	f8b2 200b 	ldrh.w	r2, [r2, #11]
 800c562:	b292      	uxth	r2, r2
 800c564:	68b9      	ldr	r1, [r7, #8]
 800c566:	f8b1 100d 	ldrh.w	r1, [r1, #13]
 800c56a:	b289      	uxth	r1, r1
 800c56c:	68b8      	ldr	r0, [r7, #8]
 800c56e:	f8b0 000f 	ldrh.w	r0, [r0, #15]
 800c572:	b280      	uxth	r0, r0
 800c574:	68bc      	ldr	r4, [r7, #8]
 800c576:	7c64      	ldrb	r4, [r4, #17]
 800c578:	9404      	str	r4, [sp, #16]
 800c57a:	9003      	str	r0, [sp, #12]
 800c57c:	9102      	str	r1, [sp, #8]
 800c57e:	9201      	str	r2, [sp, #4]
 800c580:	9300      	str	r3, [sp, #0]
 800c582:	4673      	mov	r3, lr
 800c584:	4662      	mov	r2, ip
 800c586:	4631      	mov	r1, r6
 800c588:	4628      	mov	r0, r5
 800c58a:	f7f4 f81f 	bl	80005cc <hci_le_connection_complete_event>
                                   rp0->Conn_Interval,
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
 800c58e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c590:	4618      	mov	r0, r3
 800c592:	3714      	adds	r7, #20
 800c594:	46bd      	mov	sp, r7
 800c596:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c598 <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b0a4      	sub	sp, #144	@ 0x90
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  uint8_t size = 1;
 800c5ac:	2301      	movs	r3, #1
 800c5ae:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c5b8:	e0b3      	b.n	800c722 <hci_le_advertising_report_event_process+0x18a>
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 800c5ba:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c5be:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c5c2:	4613      	mov	r3, r2
 800c5c4:	009b      	lsls	r3, r3, #2
 800c5c6:	4413      	add	r3, r2
 800c5c8:	005b      	lsls	r3, r3, #1
 800c5ca:	4413      	add	r3, r2
 800c5cc:	440b      	add	r3, r1
 800c5ce:	3301      	adds	r3, #1
 800c5d0:	7819      	ldrb	r1, [r3, #0]
 800c5d2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c5d6:	4613      	mov	r3, r2
 800c5d8:	009b      	lsls	r3, r3, #2
 800c5da:	4413      	add	r3, r2
 800c5dc:	009b      	lsls	r3, r3, #2
 800c5de:	3390      	adds	r3, #144	@ 0x90
 800c5e0:	443b      	add	r3, r7
 800c5e2:	3b88      	subs	r3, #136	@ 0x88
 800c5e4:	460a      	mov	r2, r1
 800c5e6:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c5e8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c5ec:	3301      	adds	r3, #1
 800c5ee:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 800c5f2:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c5f6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c5fa:	4613      	mov	r3, r2
 800c5fc:	009b      	lsls	r3, r3, #2
 800c5fe:	4413      	add	r3, r2
 800c600:	005b      	lsls	r3, r3, #1
 800c602:	4413      	add	r3, r2
 800c604:	440b      	add	r3, r1
 800c606:	3302      	adds	r3, #2
 800c608:	7819      	ldrb	r1, [r3, #0]
 800c60a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c60e:	4613      	mov	r3, r2
 800c610:	009b      	lsls	r3, r3, #2
 800c612:	4413      	add	r3, r2
 800c614:	009b      	lsls	r3, r3, #2
 800c616:	3390      	adds	r3, #144	@ 0x90
 800c618:	443b      	add	r3, r7
 800c61a:	3b87      	subs	r3, #135	@ 0x87
 800c61c:	460a      	mov	r2, r1
 800c61e:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c620:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c624:	3301      	adds	r3, #1
 800c626:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 800c62a:	f107 0108 	add.w	r1, r7, #8
 800c62e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c632:	4613      	mov	r3, r2
 800c634:	009b      	lsls	r3, r3, #2
 800c636:	4413      	add	r3, r2
 800c638:	009b      	lsls	r3, r3, #2
 800c63a:	440b      	add	r3, r1
 800c63c:	1c98      	adds	r0, r3, #2
 800c63e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c642:	4613      	mov	r3, r2
 800c644:	009b      	lsls	r3, r3, #2
 800c646:	4413      	add	r3, r2
 800c648:	005b      	lsls	r3, r3, #1
 800c64a:	4413      	add	r3, r2
 800c64c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c650:	4413      	add	r3, r2
 800c652:	3303      	adds	r3, #3
 800c654:	2206      	movs	r2, #6
 800c656:	4619      	mov	r1, r3
 800c658:	f002 fbc8 	bl	800edec <memcpy>
    size += 6;
 800c65c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c660:	3306      	adds	r3, #6
 800c662:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 800c666:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c66a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c66e:	4613      	mov	r3, r2
 800c670:	009b      	lsls	r3, r3, #2
 800c672:	4413      	add	r3, r2
 800c674:	005b      	lsls	r3, r3, #1
 800c676:	4413      	add	r3, r2
 800c678:	440b      	add	r3, r1
 800c67a:	3309      	adds	r3, #9
 800c67c:	7819      	ldrb	r1, [r3, #0]
 800c67e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c682:	4613      	mov	r3, r2
 800c684:	009b      	lsls	r3, r3, #2
 800c686:	4413      	add	r3, r2
 800c688:	009b      	lsls	r3, r3, #2
 800c68a:	3390      	adds	r3, #144	@ 0x90
 800c68c:	443b      	add	r3, r7
 800c68e:	3b80      	subs	r3, #128	@ 0x80
 800c690:	460a      	mov	r2, r1
 800c692:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c694:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c698:	3301      	adds	r3, #1
 800c69a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 800c69e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c6a2:	4613      	mov	r3, r2
 800c6a4:	009b      	lsls	r3, r3, #2
 800c6a6:	4413      	add	r3, r2
 800c6a8:	005b      	lsls	r3, r3, #1
 800c6aa:	4413      	add	r3, r2
 800c6ac:	3308      	adds	r3, #8
 800c6ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c6b2:	4413      	add	r3, r2
 800c6b4:	1c99      	adds	r1, r3, #2
 800c6b6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c6ba:	4613      	mov	r3, r2
 800c6bc:	009b      	lsls	r3, r3, #2
 800c6be:	4413      	add	r3, r2
 800c6c0:	009b      	lsls	r3, r3, #2
 800c6c2:	3390      	adds	r3, #144	@ 0x90
 800c6c4:	443b      	add	r3, r7
 800c6c6:	3b7c      	subs	r3, #124	@ 0x7c
 800c6c8:	6019      	str	r1, [r3, #0]
    size += rp0->Advertising_Report[i].Length_Data;
 800c6ca:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c6ce:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c6d2:	4613      	mov	r3, r2
 800c6d4:	009b      	lsls	r3, r3, #2
 800c6d6:	4413      	add	r3, r2
 800c6d8:	005b      	lsls	r3, r3, #1
 800c6da:	4413      	add	r3, r2
 800c6dc:	440b      	add	r3, r1
 800c6de:	3309      	adds	r3, #9
 800c6e0:	781a      	ldrb	r2, [r3, #0]
 800c6e2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c6e6:	4413      	add	r3, r2
 800c6e8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 800c6ec:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c6f0:	687a      	ldr	r2, [r7, #4]
 800c6f2:	4413      	add	r3, r2
 800c6f4:	781b      	ldrb	r3, [r3, #0]
 800c6f6:	b259      	sxtb	r1, r3
 800c6f8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c6fc:	4613      	mov	r3, r2
 800c6fe:	009b      	lsls	r3, r3, #2
 800c700:	4413      	add	r3, r2
 800c702:	009b      	lsls	r3, r3, #2
 800c704:	3390      	adds	r3, #144	@ 0x90
 800c706:	443b      	add	r3, r7
 800c708:	3b78      	subs	r3, #120	@ 0x78
 800c70a:	460a      	mov	r2, r1
 800c70c:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c70e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c712:	3301      	adds	r3, #1
 800c714:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  for (i = 0; i < rp0->Num_Reports; i++) {
 800c718:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c71c:	3301      	adds	r3, #1
 800c71e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c722:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c726:	781b      	ldrb	r3, [r3, #0]
 800c728:	461a      	mov	r2, r3
 800c72a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c72e:	4293      	cmp	r3, r2
 800c730:	f6ff af43 	blt.w	800c5ba <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 800c734:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c738:	781b      	ldrb	r3, [r3, #0]
 800c73a:	f107 0208 	add.w	r2, r7, #8
 800c73e:	4611      	mov	r1, r2
 800c740:	4618      	mov	r0, r3
 800c742:	f000 f9e3 	bl	800cb0c <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
 800c746:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800c74a:	4618      	mov	r0, r3
 800c74c:	3790      	adds	r7, #144	@ 0x90
 800c74e:	46bd      	mov	sp, r7
 800c750:	bd80      	pop	{r7, pc}

0800c752 <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 800c752:	b590      	push	{r4, r7, lr}
 800c754:	b087      	sub	sp, #28
 800c756:	af02      	add	r7, sp, #8
 800c758:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c75a:	2300      	movs	r3, #0
 800c75c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	60bb      	str	r3, [r7, #8]
  hci_le_connection_update_complete_event(rp0->Status,
 800c762:	68bb      	ldr	r3, [r7, #8]
 800c764:	7818      	ldrb	r0, [r3, #0]
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c76c:	b299      	uxth	r1, r3
 800c76e:	68bb      	ldr	r3, [r7, #8]
 800c770:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c774:	b29a      	uxth	r2, r3
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800c77c:	b29c      	uxth	r4, r3
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800c784:	b29b      	uxth	r3, r3
 800c786:	9300      	str	r3, [sp, #0]
 800c788:	4623      	mov	r3, r4
 800c78a:	f000 f9cb 	bl	800cb24 <hci_le_connection_update_complete_event>
                                          rp0->Connection_Handle,
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
 800c78e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c790:	4618      	mov	r0, r3
 800c792:	3714      	adds	r7, #20
 800c794:	46bd      	mov	sp, r7
 800c796:	bd90      	pop	{r4, r7, pc}

0800c798 <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b084      	sub	sp, #16
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	60bb      	str	r3, [r7, #8]
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800c7a8:	68bb      	ldr	r3, [r7, #8]
 800c7aa:	7818      	ldrb	r0, [r3, #0]
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c7b2:	b299      	uxth	r1, r3
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	3303      	adds	r3, #3
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	f000 f9c7 	bl	800cb4c <hci_le_read_remote_used_features_complete_event>

  return status;
 800c7be:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	3710      	adds	r7, #16
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	bd80      	pop	{r7, pc}

0800c7c8 <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b084      	sub	sp, #16
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	60bb      	str	r3, [r7, #8]
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800c7d8:	68bb      	ldr	r3, [r7, #8]
 800c7da:	881b      	ldrh	r3, [r3, #0]
 800c7dc:	b298      	uxth	r0, r3
                                     rp0->Random_Number,
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	1c99      	adds	r1, r3, #2
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800c7e2:	68bb      	ldr	r3, [r7, #8]
 800c7e4:	895b      	ldrh	r3, [r3, #10]
 800c7e6:	b29b      	uxth	r3, r3
 800c7e8:	461a      	mov	r2, r3
 800c7ea:	f000 f9bd 	bl	800cb68 <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
 800c7ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	3710      	adds	r7, #16
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}

0800c7f8 <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 800c7f8:	b590      	push	{r4, r7, lr}
 800c7fa:	b087      	sub	sp, #28
 800c7fc:	af02      	add	r7, sp, #8
 800c7fe:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c800:	2300      	movs	r3, #0
 800c802:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	60bb      	str	r3, [r7, #8]
  hci_le_data_length_change_event(rp0->Connection_Handle,
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	881b      	ldrh	r3, [r3, #0]
 800c80c:	b298      	uxth	r0, r3
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	885b      	ldrh	r3, [r3, #2]
 800c812:	b299      	uxth	r1, r3
 800c814:	68bb      	ldr	r3, [r7, #8]
 800c816:	889b      	ldrh	r3, [r3, #4]
 800c818:	b29a      	uxth	r2, r3
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	88db      	ldrh	r3, [r3, #6]
 800c81e:	b29c      	uxth	r4, r3
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	891b      	ldrh	r3, [r3, #8]
 800c824:	b29b      	uxth	r3, r3
 800c826:	9300      	str	r3, [sp, #0]
 800c828:	4623      	mov	r3, r4
 800c82a:	f000 f9ab 	bl	800cb84 <hci_le_data_length_change_event>
                                  rp0->MaxTxOctets,
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
 800c82e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c830:	4618      	mov	r0, r3
 800c832:	3714      	adds	r7, #20
 800c834:	46bd      	mov	sp, r7
 800c836:	bd90      	pop	{r4, r7, pc}

0800c838 <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b084      	sub	sp, #16
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c840:	2300      	movs	r3, #0
 800c842:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	60bb      	str	r3, [r7, #8]
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	781a      	ldrb	r2, [r3, #0]
                                                   rp0->Local_P256_Public_Key);
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	3301      	adds	r3, #1
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800c850:	4619      	mov	r1, r3
 800c852:	4610      	mov	r0, r2
 800c854:	f000 f9aa 	bl	800cbac <hci_le_read_local_p256_public_key_complete_event>

  return status;
 800c858:	7bfb      	ldrb	r3, [r7, #15]
}
 800c85a:	4618      	mov	r0, r3
 800c85c:	3710      	adds	r7, #16
 800c85e:	46bd      	mov	sp, r7
 800c860:	bd80      	pop	{r7, pc}

0800c862 <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 800c862:	b580      	push	{r7, lr}
 800c864:	b084      	sub	sp, #16
 800c866:	af00      	add	r7, sp, #0
 800c868:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c86a:	2300      	movs	r3, #0
 800c86c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	60bb      	str	r3, [r7, #8]
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	781a      	ldrb	r2, [r3, #0]
                                       rp0->DHKey);
 800c876:	68bb      	ldr	r3, [r7, #8]
 800c878:	3301      	adds	r3, #1
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800c87a:	4619      	mov	r1, r3
 800c87c:	4610      	mov	r0, r2
 800c87e:	f000 f9a1 	bl	800cbc4 <hci_le_generate_dhkey_complete_event>

  return status;
 800c882:	7bfb      	ldrb	r3, [r7, #15]
}
 800c884:	4618      	mov	r0, r3
 800c886:	3710      	adds	r7, #16
 800c888:	46bd      	mov	sp, r7
 800c88a:	bd80      	pop	{r7, pc}

0800c88c <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 800c88c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c890:	b08d      	sub	sp, #52	@ 0x34
 800c892:	af08      	add	r7, sp, #32
 800c894:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c896:	2300      	movs	r3, #0
 800c898:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	60bb      	str	r3, [r7, #8]
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800c89e:	68bb      	ldr	r3, [r7, #8]
 800c8a0:	f893 c000 	ldrb.w	ip, [r3]
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c8aa:	fa1f fe83 	uxth.w	lr, r3
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	f893 8003 	ldrb.w	r8, [r3, #3]
 800c8b4:	68bb      	ldr	r3, [r7, #8]
 800c8b6:	f893 9004 	ldrb.w	r9, [r3, #4]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	3305      	adds	r3, #5
                                            rp0->Local_Resolvable_Private_Address,
 800c8be:	68ba      	ldr	r2, [r7, #8]
 800c8c0:	320b      	adds	r2, #11
                                            rp0->Peer_Resolvable_Private_Address,
 800c8c2:	68b9      	ldr	r1, [r7, #8]
 800c8c4:	3111      	adds	r1, #17
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800c8c6:	68b8      	ldr	r0, [r7, #8]
 800c8c8:	f8b0 0017 	ldrh.w	r0, [r0, #23]
 800c8cc:	b280      	uxth	r0, r0
 800c8ce:	68bc      	ldr	r4, [r7, #8]
 800c8d0:	f8b4 4019 	ldrh.w	r4, [r4, #25]
 800c8d4:	b2a4      	uxth	r4, r4
 800c8d6:	68bd      	ldr	r5, [r7, #8]
 800c8d8:	f8b5 501b 	ldrh.w	r5, [r5, #27]
 800c8dc:	b2ad      	uxth	r5, r5
 800c8de:	68be      	ldr	r6, [r7, #8]
 800c8e0:	7f76      	ldrb	r6, [r6, #29]
 800c8e2:	9606      	str	r6, [sp, #24]
 800c8e4:	9505      	str	r5, [sp, #20]
 800c8e6:	9404      	str	r4, [sp, #16]
 800c8e8:	9003      	str	r0, [sp, #12]
 800c8ea:	9102      	str	r1, [sp, #8]
 800c8ec:	9201      	str	r2, [sp, #4]
 800c8ee:	9300      	str	r3, [sp, #0]
 800c8f0:	464b      	mov	r3, r9
 800c8f2:	4642      	mov	r2, r8
 800c8f4:	4671      	mov	r1, lr
 800c8f6:	4660      	mov	r0, ip
 800c8f8:	f000 f970 	bl	800cbdc <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Interval,
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
 800c8fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3714      	adds	r7, #20
 800c902:	46bd      	mov	sp, r7
 800c904:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c908 <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b0a6      	sub	sp, #152	@ 0x98
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c910:	2300      	movs	r3, #0
 800c912:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 1;
 800c91c:	2301      	movs	r3, #1
 800c91e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800c922:	2300      	movs	r3, #0
 800c924:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c928:	e085      	b.n	800ca36 <hci_le_direct_advertising_report_event_process+0x12e>
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 800c92a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c92e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c932:	011b      	lsls	r3, r3, #4
 800c934:	4413      	add	r3, r2
 800c936:	3301      	adds	r3, #1
 800c938:	781a      	ldrb	r2, [r3, #0]
 800c93a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c93e:	011b      	lsls	r3, r3, #4
 800c940:	3398      	adds	r3, #152	@ 0x98
 800c942:	443b      	add	r3, r7
 800c944:	3b90      	subs	r3, #144	@ 0x90
 800c946:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c948:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c94c:	3301      	adds	r3, #1
 800c94e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 800c952:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c956:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c95a:	011b      	lsls	r3, r3, #4
 800c95c:	4413      	add	r3, r2
 800c95e:	3302      	adds	r3, #2
 800c960:	781a      	ldrb	r2, [r3, #0]
 800c962:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c966:	011b      	lsls	r3, r3, #4
 800c968:	3398      	adds	r3, #152	@ 0x98
 800c96a:	443b      	add	r3, r7
 800c96c:	3b8f      	subs	r3, #143	@ 0x8f
 800c96e:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c970:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c974:	3301      	adds	r3, #1
 800c976:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 800c97a:	f107 0208 	add.w	r2, r7, #8
 800c97e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c982:	011b      	lsls	r3, r3, #4
 800c984:	4413      	add	r3, r2
 800c986:	1c98      	adds	r0, r3, #2
 800c988:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c98c:	011b      	lsls	r3, r3, #4
 800c98e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c992:	4413      	add	r3, r2
 800c994:	3303      	adds	r3, #3
 800c996:	2206      	movs	r2, #6
 800c998:	4619      	mov	r1, r3
 800c99a:	f002 fa27 	bl	800edec <memcpy>
    size += 6;
 800c99e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c9a2:	3306      	adds	r3, #6
 800c9a4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 800c9a8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c9ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c9b0:	011b      	lsls	r3, r3, #4
 800c9b2:	4413      	add	r3, r2
 800c9b4:	3309      	adds	r3, #9
 800c9b6:	781a      	ldrb	r2, [r3, #0]
 800c9b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c9bc:	011b      	lsls	r3, r3, #4
 800c9be:	3398      	adds	r3, #152	@ 0x98
 800c9c0:	443b      	add	r3, r7
 800c9c2:	3b88      	subs	r3, #136	@ 0x88
 800c9c4:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c9c6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c9ca:	3301      	adds	r3, #1
 800c9cc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 800c9d0:	f107 0208 	add.w	r2, r7, #8
 800c9d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c9d8:	011b      	lsls	r3, r3, #4
 800c9da:	3308      	adds	r3, #8
 800c9dc:	4413      	add	r3, r2
 800c9de:	1c58      	adds	r0, r3, #1
 800c9e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c9e4:	011b      	lsls	r3, r3, #4
 800c9e6:	3308      	adds	r3, #8
 800c9e8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c9ec:	4413      	add	r3, r2
 800c9ee:	3302      	adds	r3, #2
 800c9f0:	2206      	movs	r2, #6
 800c9f2:	4619      	mov	r1, r3
 800c9f4:	f002 f9fa 	bl	800edec <memcpy>
    size += 6;
 800c9f8:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c9fc:	3306      	adds	r3, #6
 800c9fe:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 800ca02:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ca06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca0a:	011b      	lsls	r3, r3, #4
 800ca0c:	4413      	add	r3, r2
 800ca0e:	3310      	adds	r3, #16
 800ca10:	f993 2000 	ldrsb.w	r2, [r3]
 800ca14:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca18:	011b      	lsls	r3, r3, #4
 800ca1a:	3398      	adds	r3, #152	@ 0x98
 800ca1c:	443b      	add	r3, r7
 800ca1e:	3b81      	subs	r3, #129	@ 0x81
 800ca20:	701a      	strb	r2, [r3, #0]
    size += 1;
 800ca22:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800ca26:	3301      	adds	r3, #1
 800ca28:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Num_Reports; i++) {
 800ca2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca30:	3301      	adds	r3, #1
 800ca32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ca36:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca3a:	781b      	ldrb	r3, [r3, #0]
 800ca3c:	461a      	mov	r2, r3
 800ca3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca42:	4293      	cmp	r3, r2
 800ca44:	f6ff af71 	blt.w	800c92a <hci_le_direct_advertising_report_event_process+0x22>
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 800ca48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca4c:	781b      	ldrb	r3, [r3, #0]
 800ca4e:	f107 0208 	add.w	r2, r7, #8
 800ca52:	4611      	mov	r1, r2
 800ca54:	4618      	mov	r0, r3
 800ca56:	f000 f8d5 	bl	800cc04 <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
 800ca5a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800ca5e:	4618      	mov	r0, r3
 800ca60:	3798      	adds	r7, #152	@ 0x98
 800ca62:	46bd      	mov	sp, r7
 800ca64:	bd80      	pop	{r7, pc}

0800ca66 <hci_encryption_change_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_change_event(uint8_t Status,
                                 uint16_t Connection_Handle,
                                 uint8_t Encryption_Enabled))
{
 800ca66:	b480      	push	{r7}
 800ca68:	b083      	sub	sp, #12
 800ca6a:	af00      	add	r7, sp, #0
 800ca6c:	4603      	mov	r3, r0
 800ca6e:	71fb      	strb	r3, [r7, #7]
 800ca70:	460b      	mov	r3, r1
 800ca72:	80bb      	strh	r3, [r7, #4]
 800ca74:	4613      	mov	r3, r2
 800ca76:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_change_event\r\n");
}
 800ca78:	bf00      	nop
 800ca7a:	370c      	adds	r7, #12
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca82:	4770      	bx	lr

0800ca84 <hci_read_remote_version_information_complete_event>:
WEAK_FUNCTION(void hci_read_remote_version_information_complete_event(uint8_t Status,
                                                        uint16_t Connection_Handle,
                                                        uint8_t Version,
                                                        uint16_t Manufacturer_Name,
                                                        uint16_t Subversion))
{
 800ca84:	b490      	push	{r4, r7}
 800ca86:	b082      	sub	sp, #8
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	4604      	mov	r4, r0
 800ca8c:	4608      	mov	r0, r1
 800ca8e:	4611      	mov	r1, r2
 800ca90:	461a      	mov	r2, r3
 800ca92:	4623      	mov	r3, r4
 800ca94:	71fb      	strb	r3, [r7, #7]
 800ca96:	4603      	mov	r3, r0
 800ca98:	80bb      	strh	r3, [r7, #4]
 800ca9a:	460b      	mov	r3, r1
 800ca9c:	71bb      	strb	r3, [r7, #6]
 800ca9e:	4613      	mov	r3, r2
 800caa0:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 800caa2:	bf00      	nop
 800caa4:	3708      	adds	r7, #8
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bc90      	pop	{r4, r7}
 800caaa:	4770      	bx	lr

0800caac <hci_hardware_error_event>:
  - 0x02: Timer overrun error
  - 0x03: Internal queue overflow error
  * @retval None
*/
WEAK_FUNCTION(void hci_hardware_error_event(uint8_t Hardware_Code))
{
 800caac:	b480      	push	{r7}
 800caae:	b083      	sub	sp, #12
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	4603      	mov	r3, r0
 800cab4:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 800cab6:	bf00      	nop
 800cab8:	370c      	adds	r7, #12
 800caba:	46bd      	mov	sp, r7
 800cabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac0:	4770      	bx	lr

0800cac2 <hci_number_of_completed_packets_event>:
  * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
  * @retval None
*/
WEAK_FUNCTION(void hci_number_of_completed_packets_event(uint8_t Number_of_Handles,
                                           Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[]))
{
 800cac2:	b480      	push	{r7}
 800cac4:	b083      	sub	sp, #12
 800cac6:	af00      	add	r7, sp, #0
 800cac8:	4603      	mov	r3, r0
 800caca:	6039      	str	r1, [r7, #0]
 800cacc:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 800cace:	bf00      	nop
 800cad0:	370c      	adds	r7, #12
 800cad2:	46bd      	mov	sp, r7
 800cad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad8:	4770      	bx	lr

0800cada <hci_data_buffer_overflow_event>:
  * Values:
  - 0x01: ACL Buffer Overflow
  * @retval None
*/
WEAK_FUNCTION(void hci_data_buffer_overflow_event(uint8_t Link_Type))
{
 800cada:	b480      	push	{r7}
 800cadc:	b083      	sub	sp, #12
 800cade:	af00      	add	r7, sp, #0
 800cae0:	4603      	mov	r3, r0
 800cae2:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_data_buffer_overflow_event\r\n");
}
 800cae4:	bf00      	nop
 800cae6:	370c      	adds	r7, #12
 800cae8:	46bd      	mov	sp, r7
 800caea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caee:	4770      	bx	lr

0800caf0 <hci_encryption_key_refresh_complete_event>:
  - 0x0000 ... 0x0EFF
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_key_refresh_complete_event(uint8_t Status,
                                               uint16_t Connection_Handle))
{
 800caf0:	b480      	push	{r7}
 800caf2:	b083      	sub	sp, #12
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	4603      	mov	r3, r0
 800caf8:	460a      	mov	r2, r1
 800cafa:	71fb      	strb	r3, [r7, #7]
 800cafc:	4613      	mov	r3, r2
 800cafe:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 800cb00:	bf00      	nop
 800cb02:	370c      	adds	r7, #12
 800cb04:	46bd      	mov	sp, r7
 800cb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0a:	4770      	bx	lr

0800cb0c <hci_le_advertising_report_event>:
  * @param Advertising_Report See @ref Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_advertising_report_event(uint8_t Num_Reports,
                                     Advertising_Report_t Advertising_Report[]))
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	b083      	sub	sp, #12
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	4603      	mov	r3, r0
 800cb14:	6039      	str	r1, [r7, #0]
 800cb16:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_advertising_report_event\r\n");
}
 800cb18:	bf00      	nop
 800cb1a:	370c      	adds	r7, #12
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb22:	4770      	bx	lr

0800cb24 <hci_le_connection_update_complete_event>:
WEAK_FUNCTION(void hci_le_connection_update_complete_event(uint8_t Status,
                                             uint16_t Connection_Handle,
                                             uint16_t Conn_Interval,
                                             uint16_t Conn_Latency,
                                             uint16_t Supervision_Timeout))
{
 800cb24:	b490      	push	{r4, r7}
 800cb26:	b082      	sub	sp, #8
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	4604      	mov	r4, r0
 800cb2c:	4608      	mov	r0, r1
 800cb2e:	4611      	mov	r1, r2
 800cb30:	461a      	mov	r2, r3
 800cb32:	4623      	mov	r3, r4
 800cb34:	71fb      	strb	r3, [r7, #7]
 800cb36:	4603      	mov	r3, r0
 800cb38:	80bb      	strh	r3, [r7, #4]
 800cb3a:	460b      	mov	r3, r1
 800cb3c:	807b      	strh	r3, [r7, #2]
 800cb3e:	4613      	mov	r3, r2
 800cb40:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 800cb42:	bf00      	nop
 800cb44:	3708      	adds	r7, #8
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bc90      	pop	{r4, r7}
 800cb4a:	4770      	bx	lr

0800cb4c <hci_le_read_remote_used_features_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_remote_used_features_complete_event(uint8_t Status,
                                                     uint16_t Connection_Handle,
                                                     uint8_t LE_Features[8]))
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	b083      	sub	sp, #12
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	4603      	mov	r3, r0
 800cb54:	603a      	str	r2, [r7, #0]
 800cb56:	71fb      	strb	r3, [r7, #7]
 800cb58:	460b      	mov	r3, r1
 800cb5a:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 800cb5c:	bf00      	nop
 800cb5e:	370c      	adds	r7, #12
 800cb60:	46bd      	mov	sp, r7
 800cb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb66:	4770      	bx	lr

0800cb68 <hci_le_long_term_key_request_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_long_term_key_request_event(uint16_t Connection_Handle,
                                        uint8_t Random_Number[8],
                                        uint16_t Encrypted_Diversifier))
{
 800cb68:	b480      	push	{r7}
 800cb6a:	b083      	sub	sp, #12
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	4603      	mov	r3, r0
 800cb70:	6039      	str	r1, [r7, #0]
 800cb72:	80fb      	strh	r3, [r7, #6]
 800cb74:	4613      	mov	r3, r2
 800cb76:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 800cb78:	bf00      	nop
 800cb7a:	370c      	adds	r7, #12
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb82:	4770      	bx	lr

0800cb84 <hci_le_data_length_change_event>:
WEAK_FUNCTION(void hci_le_data_length_change_event(uint16_t Connection_Handle,
                                     uint16_t MaxTxOctets,
                                     uint16_t MaxTxTime,
                                     uint16_t MaxRxOctets,
                                     uint16_t MaxRxTime))
{
 800cb84:	b490      	push	{r4, r7}
 800cb86:	b082      	sub	sp, #8
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	4604      	mov	r4, r0
 800cb8c:	4608      	mov	r0, r1
 800cb8e:	4611      	mov	r1, r2
 800cb90:	461a      	mov	r2, r3
 800cb92:	4623      	mov	r3, r4
 800cb94:	80fb      	strh	r3, [r7, #6]
 800cb96:	4603      	mov	r3, r0
 800cb98:	80bb      	strh	r3, [r7, #4]
 800cb9a:	460b      	mov	r3, r1
 800cb9c:	807b      	strh	r3, [r7, #2]
 800cb9e:	4613      	mov	r3, r2
 800cba0:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 800cba2:	bf00      	nop
 800cba4:	3708      	adds	r7, #8
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bc90      	pop	{r4, r7}
 800cbaa:	4770      	bx	lr

0800cbac <hci_le_read_local_p256_public_key_complete_event>:
  * @param Local_P256_Public_Key Local P-256 public key.
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_local_p256_public_key_complete_event(uint8_t Status,
                                                      uint8_t Local_P256_Public_Key[64]))
{
 800cbac:	b480      	push	{r7}
 800cbae:	b083      	sub	sp, #12
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	6039      	str	r1, [r7, #0]
 800cbb6:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_local_p256_public_key_complete_event\r\n");
}
 800cbb8:	bf00      	nop
 800cbba:	370c      	adds	r7, #12
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc2:	4770      	bx	lr

0800cbc4 <hci_le_generate_dhkey_complete_event>:
  * @param DHKey Diffie Hellman Key
  * @retval None
*/
WEAK_FUNCTION(void hci_le_generate_dhkey_complete_event(uint8_t Status,
                                          uint8_t DHKey[32]))
{
 800cbc4:	b480      	push	{r7}
 800cbc6:	b083      	sub	sp, #12
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	4603      	mov	r3, r0
 800cbcc:	6039      	str	r1, [r7, #0]
 800cbce:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_generate_dhkey_complete_event\r\n");
}
 800cbd0:	bf00      	nop
 800cbd2:	370c      	adds	r7, #12
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr

0800cbdc <hci_le_enhanced_connection_complete_event>:
                                               uint8_t Peer_Resolvable_Private_Address[6],
                                               uint16_t Conn_Interval,
                                               uint16_t Conn_Latency,
                                               uint16_t Supervision_Timeout,
                                               uint8_t Master_Clock_Accuracy))
{
 800cbdc:	b490      	push	{r4, r7}
 800cbde:	b082      	sub	sp, #8
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	4604      	mov	r4, r0
 800cbe4:	4608      	mov	r0, r1
 800cbe6:	4611      	mov	r1, r2
 800cbe8:	461a      	mov	r2, r3
 800cbea:	4623      	mov	r3, r4
 800cbec:	71fb      	strb	r3, [r7, #7]
 800cbee:	4603      	mov	r3, r0
 800cbf0:	80bb      	strh	r3, [r7, #4]
 800cbf2:	460b      	mov	r3, r1
 800cbf4:	71bb      	strb	r3, [r7, #6]
 800cbf6:	4613      	mov	r3, r2
 800cbf8:	70fb      	strb	r3, [r7, #3]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 800cbfa:	bf00      	nop
 800cbfc:	3708      	adds	r7, #8
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bc90      	pop	{r4, r7}
 800cc02:	4770      	bx	lr

0800cc04 <hci_le_direct_advertising_report_event>:
  * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_direct_advertising_report_event(uint8_t Num_Reports,
                                            Direct_Advertising_Report_t Direct_Advertising_Report[]))
{
 800cc04:	b480      	push	{r7}
 800cc06:	b083      	sub	sp, #12
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	4603      	mov	r3, r0
 800cc0c:	6039      	str	r1, [r7, #0]
 800cc0e:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_direct_advertising_report_event\r\n");
}
 800cc10:	bf00      	nop
 800cc12:	370c      	adds	r7, #12
 800cc14:	46bd      	mov	sp, r7
 800cc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1a:	4770      	bx	lr

0800cc1c <aci_gap_limited_discoverable_event>:
  * @brief This event is generated by the controller when the limited discoverable mode ends due to
timeout. The timeout is 180 seconds.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_limited_discoverable_event(void))
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 800cc20:	bf00      	nop
 800cc22:	46bd      	mov	sp, r7
 800cc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc28:	4770      	bx	lr

0800cc2a <aci_gap_authorization_req_event>:
@ref aci_gap_authorization_resp command should be used to respond by the application.
  * @param Connection_Handle Connection handle for which authorization has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_authorization_req_event(uint16_t Connection_Handle))
{
 800cc2a:	b480      	push	{r7}
 800cc2c:	b083      	sub	sp, #12
 800cc2e:	af00      	add	r7, sp, #0
 800cc30:	4603      	mov	r3, r0
 800cc32:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_authorization_req_event\r\n");
}
 800cc34:	bf00      	nop
 800cc36:	370c      	adds	r7, #12
 800cc38:	46bd      	mov	sp, r7
 800cc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3e:	4770      	bx	lr

0800cc40 <aci_gap_slave_security_initiated_event>:
/**
  * @brief This event is generated when the slave security request is successfully sent to the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_slave_security_initiated_event(void))
{
 800cc40:	b480      	push	{r7}
 800cc42:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_slave_security_initiated_event\r\n");
}
 800cc44:	bf00      	nop
 800cc46:	46bd      	mov	sp, r7
 800cc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4c:	4770      	bx	lr

0800cc4e <aci_gap_bond_lost_event>:
received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to
allow the slave to continue the pairing process with the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_bond_lost_event(void))
{
 800cc4e:	b480      	push	{r7}
 800cc50:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_bond_lost_event\r\n");
}
 800cc52:	bf00      	nop
 800cc54:	46bd      	mov	sp, r7
 800cc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5a:	4770      	bx	lr

0800cc5c <aci_gap_proc_complete_event>:
*/
WEAK_FUNCTION(void aci_gap_proc_complete_event(uint8_t Procedure_Code,
                                 uint8_t Status,
                                 uint8_t Data_Length,
                                 uint8_t Data[]))
{
 800cc5c:	b480      	push	{r7}
 800cc5e:	b083      	sub	sp, #12
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	603b      	str	r3, [r7, #0]
 800cc64:	4603      	mov	r3, r0
 800cc66:	71fb      	strb	r3, [r7, #7]
 800cc68:	460b      	mov	r3, r1
 800cc6a:	71bb      	strb	r3, [r7, #6]
 800cc6c:	4613      	mov	r3, r2
 800cc6e:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_proc_complete_event\r\n");
}
 800cc70:	bf00      	nop
 800cc72:	370c      	adds	r7, #12
 800cc74:	46bd      	mov	sp, r7
 800cc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7a:	4770      	bx	lr

0800cc7c <aci_gap_addr_not_resolved_event>:
  * @param Connection_Handle Connection handle for which the private address could not be
resolved with any of the stored IRK's.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_addr_not_resolved_event(uint16_t Connection_Handle))
{
 800cc7c:	b480      	push	{r7}
 800cc7e:	b083      	sub	sp, #12
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	4603      	mov	r3, r0
 800cc84:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_addr_not_resolved_event\r\n");
}
 800cc86:	bf00      	nop
 800cc88:	370c      	adds	r7, #12
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc90:	4770      	bx	lr

0800cc92 <aci_gap_numeric_comparison_value_event>:
  * @param Numeric_Value 
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_numeric_comparison_value_event(uint16_t Connection_Handle,
                                            uint32_t Numeric_Value))
{
 800cc92:	b480      	push	{r7}
 800cc94:	b083      	sub	sp, #12
 800cc96:	af00      	add	r7, sp, #0
 800cc98:	4603      	mov	r3, r0
 800cc9a:	6039      	str	r1, [r7, #0]
 800cc9c:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 800cc9e:	bf00      	nop
 800cca0:	370c      	adds	r7, #12
 800cca2:	46bd      	mov	sp, r7
 800cca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca8:	4770      	bx	lr

0800ccaa <aci_gap_keypress_notification_event>:
  * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_keypress_notification_event(uint16_t Connection_Handle,
                                         uint8_t Notification_Type))
{
 800ccaa:	b480      	push	{r7}
 800ccac:	b083      	sub	sp, #12
 800ccae:	af00      	add	r7, sp, #0
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	460a      	mov	r2, r1
 800ccb4:	80fb      	strh	r3, [r7, #6]
 800ccb6:	4613      	mov	r3, r2
 800ccb8:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 800ccba:	bf00      	nop
 800ccbc:	370c      	adds	r7, #12
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc4:	4770      	bx	lr

0800ccc6 <aci_gatt_proc_timeout_event>:
seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory.
  * @param Connection_Handle Connection handle on which the GATT procedure has timed out
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_timeout_event(uint16_t Connection_Handle))
{
 800ccc6:	b480      	push	{r7}
 800ccc8:	b083      	sub	sp, #12
 800ccca:	af00      	add	r7, sp, #0
 800cccc:	4603      	mov	r3, r0
 800ccce:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_timeout_event\r\n");
}
 800ccd0:	bf00      	nop
 800ccd2:	370c      	adds	r7, #12
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccda:	4770      	bx	lr

0800ccdc <aci_att_exchange_mtu_resp_event>:
  * @param Server_RX_MTU ATT_MTU value agreed between server and client
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exchange_mtu_resp_event(uint16_t Connection_Handle,
                                     uint16_t Server_RX_MTU))
{
 800ccdc:	b480      	push	{r7}
 800ccde:	b083      	sub	sp, #12
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	4603      	mov	r3, r0
 800cce4:	460a      	mov	r2, r1
 800cce6:	80fb      	strh	r3, [r7, #6]
 800cce8:	4613      	mov	r3, r2
 800ccea:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exchange_mtu_resp_event\r\n");
}
 800ccec:	bf00      	nop
 800ccee:	370c      	adds	r7, #12
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf6:	4770      	bx	lr

0800ccf8 <aci_att_find_info_resp_event>:
*/
WEAK_FUNCTION(void aci_att_find_info_resp_event(uint16_t Connection_Handle,
                                  uint8_t Format,
                                  uint8_t Event_Data_Length,
                                  uint8_t Handle_UUID_Pair[]))
{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b083      	sub	sp, #12
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	603b      	str	r3, [r7, #0]
 800cd00:	4603      	mov	r3, r0
 800cd02:	80fb      	strh	r3, [r7, #6]
 800cd04:	460b      	mov	r3, r1
 800cd06:	717b      	strb	r3, [r7, #5]
 800cd08:	4613      	mov	r3, r2
 800cd0a:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 800cd0c:	bf00      	nop
 800cd0e:	370c      	adds	r7, #12
 800cd10:	46bd      	mov	sp, r7
 800cd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd16:	4770      	bx	lr

0800cd18 <aci_att_find_by_type_value_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_find_by_type_value_resp_event(uint16_t Connection_Handle,
                                           uint8_t Num_of_Handle_Pair,
                                           Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[]))
{
 800cd18:	b480      	push	{r7}
 800cd1a:	b083      	sub	sp, #12
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	4603      	mov	r3, r0
 800cd20:	603a      	str	r2, [r7, #0]
 800cd22:	80fb      	strh	r3, [r7, #6]
 800cd24:	460b      	mov	r3, r1
 800cd26:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 800cd28:	bf00      	nop
 800cd2a:	370c      	adds	r7, #12
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd32:	4770      	bx	lr

0800cd34 <aci_att_read_by_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_type_resp_event(uint16_t Connection_Handle,
                                     uint8_t Handle_Value_Pair_Length,
                                     uint8_t Data_Length,
                                     uint8_t Handle_Value_Pair_Data[]))
{
 800cd34:	b480      	push	{r7}
 800cd36:	b083      	sub	sp, #12
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	603b      	str	r3, [r7, #0]
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	80fb      	strh	r3, [r7, #6]
 800cd40:	460b      	mov	r3, r1
 800cd42:	717b      	strb	r3, [r7, #5]
 800cd44:	4613      	mov	r3, r2
 800cd46:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_type_resp_event\r\n");
}
 800cd48:	bf00      	nop
 800cd4a:	370c      	adds	r7, #12
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd52:	4770      	bx	lr

0800cd54 <aci_att_read_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_resp_event(uint16_t Connection_Handle,
                             uint8_t Event_Data_Length,
                             uint8_t Attribute_Value[]))
{
 800cd54:	b480      	push	{r7}
 800cd56:	b083      	sub	sp, #12
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	603a      	str	r2, [r7, #0]
 800cd5e:	80fb      	strh	r3, [r7, #6]
 800cd60:	460b      	mov	r3, r1
 800cd62:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_resp_event\r\n");
}
 800cd64:	bf00      	nop
 800cd66:	370c      	adds	r7, #12
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6e:	4770      	bx	lr

0800cd70 <aci_att_read_blob_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_blob_resp_event(uint16_t Connection_Handle,
                                  uint8_t Event_Data_Length,
                                  uint8_t Attribute_Value[]))
{
 800cd70:	b480      	push	{r7}
 800cd72:	b083      	sub	sp, #12
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	4603      	mov	r3, r0
 800cd78:	603a      	str	r2, [r7, #0]
 800cd7a:	80fb      	strh	r3, [r7, #6]
 800cd7c:	460b      	mov	r3, r1
 800cd7e:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_blob_resp_event\r\n");
}
 800cd80:	bf00      	nop
 800cd82:	370c      	adds	r7, #12
 800cd84:	46bd      	mov	sp, r7
 800cd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8a:	4770      	bx	lr

0800cd8c <aci_att_read_multiple_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_multiple_resp_event(uint16_t Connection_Handle,
                                      uint8_t Event_Data_Length,
                                      uint8_t Set_Of_Values[]))
{
 800cd8c:	b480      	push	{r7}
 800cd8e:	b083      	sub	sp, #12
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	4603      	mov	r3, r0
 800cd94:	603a      	str	r2, [r7, #0]
 800cd96:	80fb      	strh	r3, [r7, #6]
 800cd98:	460b      	mov	r3, r1
 800cd9a:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_multiple_resp_event\r\n");
}
 800cd9c:	bf00      	nop
 800cd9e:	370c      	adds	r7, #12
 800cda0:	46bd      	mov	sp, r7
 800cda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda6:	4770      	bx	lr

0800cda8 <aci_att_read_by_group_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_group_type_resp_event(uint16_t Connection_Handle,
                                           uint8_t Attribute_Data_Length,
                                           uint8_t Data_Length,
                                           uint8_t Attribute_Data_List[]))
{
 800cda8:	b480      	push	{r7}
 800cdaa:	b083      	sub	sp, #12
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	603b      	str	r3, [r7, #0]
 800cdb0:	4603      	mov	r3, r0
 800cdb2:	80fb      	strh	r3, [r7, #6]
 800cdb4:	460b      	mov	r3, r1
 800cdb6:	717b      	strb	r3, [r7, #5]
 800cdb8:	4613      	mov	r3, r2
 800cdba:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_group_type_resp_event\r\n");
}
 800cdbc:	bf00      	nop
 800cdbe:	370c      	adds	r7, #12
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc6:	4770      	bx	lr

0800cdc8 <aci_att_prepare_write_resp_event>:
WEAK_FUNCTION(void aci_att_prepare_write_resp_event(uint16_t Connection_Handle,
                                      uint16_t Attribute_Handle,
                                      uint16_t Offset,
                                      uint8_t Part_Attribute_Value_Length,
                                      uint8_t Part_Attribute_Value[]))
{
 800cdc8:	b490      	push	{r4, r7}
 800cdca:	b082      	sub	sp, #8
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	4604      	mov	r4, r0
 800cdd0:	4608      	mov	r0, r1
 800cdd2:	4611      	mov	r1, r2
 800cdd4:	461a      	mov	r2, r3
 800cdd6:	4623      	mov	r3, r4
 800cdd8:	80fb      	strh	r3, [r7, #6]
 800cdda:	4603      	mov	r3, r0
 800cddc:	80bb      	strh	r3, [r7, #4]
 800cdde:	460b      	mov	r3, r1
 800cde0:	807b      	strh	r3, [r7, #2]
 800cde2:	4613      	mov	r3, r2
 800cde4:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 800cde6:	bf00      	nop
 800cde8:	3708      	adds	r7, #8
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bc90      	pop	{r4, r7}
 800cdee:	4770      	bx	lr

0800cdf0 <aci_att_exec_write_resp_event>:
  * @brief This event is generated in response to an Execute Write Request.
  * @param Connection_Handle Connection handle related to the response
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exec_write_resp_event(uint16_t Connection_Handle))
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b083      	sub	sp, #12
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exec_write_resp_event\r\n");
}
 800cdfa:	bf00      	nop
 800cdfc:	370c      	adds	r7, #12
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce04:	4770      	bx	lr

0800ce06 <aci_gatt_indication_event>:
*/
WEAK_FUNCTION(void aci_gatt_indication_event(uint16_t Connection_Handle,
                               uint16_t Attribute_Handle,
                               uint8_t Attribute_Value_Length,
                               uint8_t Attribute_Value[]))
{
 800ce06:	b480      	push	{r7}
 800ce08:	b085      	sub	sp, #20
 800ce0a:	af00      	add	r7, sp, #0
 800ce0c:	607b      	str	r3, [r7, #4]
 800ce0e:	4603      	mov	r3, r0
 800ce10:	81fb      	strh	r3, [r7, #14]
 800ce12:	460b      	mov	r3, r1
 800ce14:	81bb      	strh	r3, [r7, #12]
 800ce16:	4613      	mov	r3, r2
 800ce18:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 800ce1a:	bf00      	nop
 800ce1c:	3714      	adds	r7, #20
 800ce1e:	46bd      	mov	sp, r7
 800ce20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce24:	4770      	bx	lr

0800ce26 <aci_gatt_notification_event>:
*/
WEAK_FUNCTION(void aci_gatt_notification_event(uint16_t Connection_Handle,
                                 uint16_t Attribute_Handle,
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[]))
{
 800ce26:	b480      	push	{r7}
 800ce28:	b085      	sub	sp, #20
 800ce2a:	af00      	add	r7, sp, #0
 800ce2c:	607b      	str	r3, [r7, #4]
 800ce2e:	4603      	mov	r3, r0
 800ce30:	81fb      	strh	r3, [r7, #14]
 800ce32:	460b      	mov	r3, r1
 800ce34:	81bb      	strh	r3, [r7, #12]
 800ce36:	4613      	mov	r3, r2
 800ce38:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_notification_event\r\n");
}
 800ce3a:	bf00      	nop
 800ce3c:	3714      	adds	r7, #20
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce44:	4770      	bx	lr

0800ce46 <aci_gatt_proc_complete_event>:
  - 0xFC: Flash erase failed
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_complete_event(uint16_t Connection_Handle,
                                  uint8_t Error_Code))
{
 800ce46:	b480      	push	{r7}
 800ce48:	b083      	sub	sp, #12
 800ce4a:	af00      	add	r7, sp, #0
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	460a      	mov	r2, r1
 800ce50:	80fb      	strh	r3, [r7, #6]
 800ce52:	4613      	mov	r3, r2
 800ce54:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_complete_event\r\n");
}
 800ce56:	bf00      	nop
 800ce58:	370c      	adds	r7, #12
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce60:	4770      	bx	lr

0800ce62 <aci_gatt_error_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_error_resp_event(uint16_t Connection_Handle,
                               uint8_t Req_Opcode,
                               uint16_t Attribute_Handle,
                               uint8_t Error_Code))
{
 800ce62:	b490      	push	{r4, r7}
 800ce64:	b082      	sub	sp, #8
 800ce66:	af00      	add	r7, sp, #0
 800ce68:	4604      	mov	r4, r0
 800ce6a:	4608      	mov	r0, r1
 800ce6c:	4611      	mov	r1, r2
 800ce6e:	461a      	mov	r2, r3
 800ce70:	4623      	mov	r3, r4
 800ce72:	80fb      	strh	r3, [r7, #6]
 800ce74:	4603      	mov	r3, r0
 800ce76:	717b      	strb	r3, [r7, #5]
 800ce78:	460b      	mov	r3, r1
 800ce7a:	807b      	strh	r3, [r7, #2]
 800ce7c:	4613      	mov	r3, r2
 800ce7e:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 800ce80:	bf00      	nop
 800ce82:	3708      	adds	r7, #8
 800ce84:	46bd      	mov	sp, r7
 800ce86:	bc90      	pop	{r4, r7}
 800ce88:	4770      	bx	lr

0800ce8a <aci_gatt_disc_read_char_by_uuid_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_disc_read_char_by_uuid_resp_event(uint16_t Connection_Handle,
                                                uint16_t Attribute_Handle,
                                                uint8_t Attribute_Value_Length,
                                                uint8_t Attribute_Value[]))
{
 800ce8a:	b480      	push	{r7}
 800ce8c:	b085      	sub	sp, #20
 800ce8e:	af00      	add	r7, sp, #0
 800ce90:	607b      	str	r3, [r7, #4]
 800ce92:	4603      	mov	r3, r0
 800ce94:	81fb      	strh	r3, [r7, #14]
 800ce96:	460b      	mov	r3, r1
 800ce98:	81bb      	strh	r3, [r7, #12]
 800ce9a:	4613      	mov	r3, r2
 800ce9c:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_disc_read_char_by_uuid_resp_event\r\n");
}
 800ce9e:	bf00      	nop
 800cea0:	3714      	adds	r7, #20
 800cea2:	46bd      	mov	sp, r7
 800cea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea8:	4770      	bx	lr

0800ceaa <aci_gatt_write_permit_req_event>:
*/
WEAK_FUNCTION(void aci_gatt_write_permit_req_event(uint16_t Connection_Handle,
                                     uint16_t Attribute_Handle,
                                     uint8_t Data_Length,
                                     uint8_t Data[]))
{
 800ceaa:	b480      	push	{r7}
 800ceac:	b085      	sub	sp, #20
 800ceae:	af00      	add	r7, sp, #0
 800ceb0:	607b      	str	r3, [r7, #4]
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	81fb      	strh	r3, [r7, #14]
 800ceb6:	460b      	mov	r3, r1
 800ceb8:	81bb      	strh	r3, [r7, #12]
 800ceba:	4613      	mov	r3, r2
 800cebc:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_write_permit_req_event\r\n");
}
 800cebe:	bf00      	nop
 800cec0:	3714      	adds	r7, #20
 800cec2:	46bd      	mov	sp, r7
 800cec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec8:	4770      	bx	lr

0800ceca <aci_gatt_read_multi_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_multi_permit_req_event(uint16_t Connection_Handle,
                                          uint8_t Number_of_Handles,
                                          Handle_Item_t Handle_Item[]))
{
 800ceca:	b480      	push	{r7}
 800cecc:	b083      	sub	sp, #12
 800cece:	af00      	add	r7, sp, #0
 800ced0:	4603      	mov	r3, r0
 800ced2:	603a      	str	r2, [r7, #0]
 800ced4:	80fb      	strh	r3, [r7, #6]
 800ced6:	460b      	mov	r3, r1
 800ced8:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_multi_permit_req_event\r\n");
}
 800ceda:	bf00      	nop
 800cedc:	370c      	adds	r7, #12
 800cede:	46bd      	mov	sp, r7
 800cee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee4:	4770      	bx	lr

0800cee6 <aci_gatt_tx_pool_available_event>:
  * @param Available_Buffers Not used.
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_tx_pool_available_event(uint16_t Connection_Handle,
                                      uint16_t Available_Buffers))
{
 800cee6:	b480      	push	{r7}
 800cee8:	b083      	sub	sp, #12
 800ceea:	af00      	add	r7, sp, #0
 800ceec:	4603      	mov	r3, r0
 800ceee:	460a      	mov	r2, r1
 800cef0:	80fb      	strh	r3, [r7, #6]
 800cef2:	4613      	mov	r3, r2
 800cef4:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_tx_pool_available_event\r\n");
}
 800cef6:	bf00      	nop
 800cef8:	370c      	adds	r7, #12
 800cefa:	46bd      	mov	sp, r7
 800cefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf00:	4770      	bx	lr

0800cf02 <aci_gatt_server_confirmation_event>:
  * @brief This event is generated when the client has sent the confirmation to a previously sent indication
  * @param Connection_Handle Connection handle related to the event
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_server_confirmation_event(uint16_t Connection_Handle))
{
 800cf02:	b480      	push	{r7}
 800cf04:	b083      	sub	sp, #12
 800cf06:	af00      	add	r7, sp, #0
 800cf08:	4603      	mov	r3, r0
 800cf0a:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_server_confirmation_event\r\n");
}
 800cf0c:	bf00      	nop
 800cf0e:	370c      	adds	r7, #12
 800cf10:	46bd      	mov	sp, r7
 800cf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf16:	4770      	bx	lr

0800cf18 <aci_gatt_prepare_write_permit_req_event>:
WEAK_FUNCTION(void aci_gatt_prepare_write_permit_req_event(uint16_t Connection_Handle,
                                             uint16_t Attribute_Handle,
                                             uint16_t Offset,
                                             uint8_t Data_Length,
                                             uint8_t Data[]))
{
 800cf18:	b490      	push	{r4, r7}
 800cf1a:	b082      	sub	sp, #8
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	4604      	mov	r4, r0
 800cf20:	4608      	mov	r0, r1
 800cf22:	4611      	mov	r1, r2
 800cf24:	461a      	mov	r2, r3
 800cf26:	4623      	mov	r3, r4
 800cf28:	80fb      	strh	r3, [r7, #6]
 800cf2a:	4603      	mov	r3, r0
 800cf2c:	80bb      	strh	r3, [r7, #4]
 800cf2e:	460b      	mov	r3, r1
 800cf30:	807b      	strh	r3, [r7, #2]
 800cf32:	4613      	mov	r3, r2
 800cf34:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_prepare_write_permit_req_event\r\n");
}
 800cf36:	bf00      	nop
 800cf38:	3708      	adds	r7, #8
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	bc90      	pop	{r4, r7}
 800cf3e:	4770      	bx	lr

0800cf40 <aci_l2cap_connection_update_resp_event>:
  * @param Result 
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_connection_update_resp_event(uint16_t Connection_Handle,
                                            uint16_t Result))
{
 800cf40:	b480      	push	{r7}
 800cf42:	b083      	sub	sp, #12
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	4603      	mov	r3, r0
 800cf48:	460a      	mov	r2, r1
 800cf4a:	80fb      	strh	r3, [r7, #6]
 800cf4c:	4613      	mov	r3, r2
 800cf4e:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_resp_event\r\n");
}
 800cf50:	bf00      	nop
 800cf52:	370c      	adds	r7, #12
 800cf54:	46bd      	mov	sp, r7
 800cf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5a:	4770      	bx	lr

0800cf5c <aci_l2cap_proc_timeout_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_proc_timeout_event(uint16_t Connection_Handle,
                                  uint8_t Data_Length,
                                  uint8_t Data[]))
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b083      	sub	sp, #12
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	4603      	mov	r3, r0
 800cf64:	603a      	str	r2, [r7, #0]
 800cf66:	80fb      	strh	r3, [r7, #6]
 800cf68:	460b      	mov	r3, r1
 800cf6a:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_proc_timeout_event\r\n");
}
 800cf6c:	bf00      	nop
 800cf6e:	370c      	adds	r7, #12
 800cf70:	46bd      	mov	sp, r7
 800cf72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf76:	4770      	bx	lr

0800cf78 <aci_l2cap_connection_update_req_event>:
                                           uint16_t L2CAP_Length,
                                           uint16_t Interval_Min,
                                           uint16_t Interval_Max,
                                           uint16_t Slave_Latency,
                                           uint16_t Timeout_Multiplier))
{
 800cf78:	b490      	push	{r4, r7}
 800cf7a:	b082      	sub	sp, #8
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	4604      	mov	r4, r0
 800cf80:	4608      	mov	r0, r1
 800cf82:	4611      	mov	r1, r2
 800cf84:	461a      	mov	r2, r3
 800cf86:	4623      	mov	r3, r4
 800cf88:	80fb      	strh	r3, [r7, #6]
 800cf8a:	4603      	mov	r3, r0
 800cf8c:	717b      	strb	r3, [r7, #5]
 800cf8e:	460b      	mov	r3, r1
 800cf90:	807b      	strh	r3, [r7, #2]
 800cf92:	4613      	mov	r3, r2
 800cf94:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 800cf96:	bf00      	nop
 800cf98:	3708      	adds	r7, #8
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bc90      	pop	{r4, r7}
 800cf9e:	4770      	bx	lr

0800cfa0 <aci_l2cap_command_reject_event>:
WEAK_FUNCTION(void aci_l2cap_command_reject_event(uint16_t Connection_Handle,
                                    uint8_t Identifier,
                                    uint16_t Reason,
                                    uint8_t Data_Length,
                                    uint8_t Data[]))
{
 800cfa0:	b490      	push	{r4, r7}
 800cfa2:	b082      	sub	sp, #8
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	4604      	mov	r4, r0
 800cfa8:	4608      	mov	r0, r1
 800cfaa:	4611      	mov	r1, r2
 800cfac:	461a      	mov	r2, r3
 800cfae:	4623      	mov	r3, r4
 800cfb0:	80fb      	strh	r3, [r7, #6]
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	717b      	strb	r3, [r7, #5]
 800cfb6:	460b      	mov	r3, r1
 800cfb8:	807b      	strh	r3, [r7, #2]
 800cfba:	4613      	mov	r3, r2
 800cfbc:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 800cfbe:	bf00      	nop
 800cfc0:	3708      	adds	r7, #8
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	bc90      	pop	{r4, r7}
 800cfc6:	4770      	bx	lr

0800cfc8 <aci_blue_initialized_event>:
  - 0x08: System reset due to crash
  - 0x09: System reset due to ECC error
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_initialized_event(uint8_t Reason_Code))
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b083      	sub	sp, #12
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	4603      	mov	r3, r0
 800cfd0:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_initialized_event Reason_Code=%x\r\n",Reason_Code);
}
 800cfd2:	bf00      	nop
 800cfd4:	370c      	adds	r7, #12
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr

0800cfde <aci_blue_events_lost_event>:
  - 0x0040000000000000: ACI_GAP_NUMERIC_COMPARISON_VALUE_EVENT
  - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_events_lost_event(uint8_t Lost_Events[8]))
{
 800cfde:	b480      	push	{r7}
 800cfe0:	b083      	sub	sp, #12
 800cfe2:	af00      	add	r7, sp, #0
 800cfe4:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 800cfe6:	bf00      	nop
 800cfe8:	370c      	adds	r7, #12
 800cfea:	46bd      	mov	sp, r7
 800cfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff0:	4770      	bx	lr

0800cff2 <aci_blue_crash_info_event>:
                               uint32_t LR,
                               uint32_t PC,
                               uint32_t xPSR,
                               uint8_t Debug_Data_Length,
                               uint8_t Debug_Data[]))
{
 800cff2:	b480      	push	{r7}
 800cff4:	b085      	sub	sp, #20
 800cff6:	af00      	add	r7, sp, #0
 800cff8:	60b9      	str	r1, [r7, #8]
 800cffa:	607a      	str	r2, [r7, #4]
 800cffc:	603b      	str	r3, [r7, #0]
 800cffe:	4603      	mov	r3, r0
 800d000:	73fb      	strb	r3, [r7, #15]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 800d002:	bf00      	nop
 800d004:	3714      	adds	r7, #20
 800d006:	46bd      	mov	sp, r7
 800d008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00c:	4770      	bx	lr

0800d00e <aci_hal_end_of_radio_activity_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_end_of_radio_activity_event(uint8_t Last_State,
                                         uint8_t Next_State,
                                         uint32_t Next_State_SysTime))
{
 800d00e:	b480      	push	{r7}
 800d010:	b083      	sub	sp, #12
 800d012:	af00      	add	r7, sp, #0
 800d014:	4603      	mov	r3, r0
 800d016:	603a      	str	r2, [r7, #0]
 800d018:	71fb      	strb	r3, [r7, #7]
 800d01a:	460b      	mov	r3, r1
 800d01c:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 800d01e:	bf00      	nop
 800d020:	370c      	adds	r7, #12
 800d022:	46bd      	mov	sp, r7
 800d024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d028:	4770      	bx	lr

0800d02a <aci_hal_scan_req_report_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_scan_req_report_event(int8_t RSSI,
                                   uint8_t Peer_Address_Type,
                                   uint8_t Peer_Address[6]))
{
 800d02a:	b480      	push	{r7}
 800d02c:	b083      	sub	sp, #12
 800d02e:	af00      	add	r7, sp, #0
 800d030:	4603      	mov	r3, r0
 800d032:	603a      	str	r2, [r7, #0]
 800d034:	71fb      	strb	r3, [r7, #7]
 800d036:	460b      	mov	r3, r1
 800d038:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 800d03a:	bf00      	nop
 800d03c:	370c      	adds	r7, #12
 800d03e:	46bd      	mov	sp, r7
 800d040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d044:	4770      	bx	lr

0800d046 <aci_hal_fw_error_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_fw_error_event(uint8_t FW_Error_Type,
                            uint8_t Data_Length,
                            uint8_t Data[]))
{
 800d046:	b480      	push	{r7}
 800d048:	b083      	sub	sp, #12
 800d04a:	af00      	add	r7, sp, #0
 800d04c:	4603      	mov	r3, r0
 800d04e:	603a      	str	r2, [r7, #0]
 800d050:	71fb      	strb	r3, [r7, #7]
 800d052:	460b      	mov	r3, r1
 800d054:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 800d056:	bf00      	nop
 800d058:	370c      	adds	r7, #12
 800d05a:	46bd      	mov	sp, r7
 800d05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d060:	4770      	bx	lr

0800d062 <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 800d062:	b580      	push	{r7, lr}
 800d064:	b088      	sub	sp, #32
 800d066:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800d068:	2300      	movs	r3, #0
 800d06a:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d06c:	f107 0308 	add.w	r3, r7, #8
 800d070:	2218      	movs	r2, #24
 800d072:	2100      	movs	r1, #0
 800d074:	4618      	mov	r0, r3
 800d076:	f001 fe8d 	bl	800ed94 <memset>
  rq.ogf = 0x03;
 800d07a:	2303      	movs	r3, #3
 800d07c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800d07e:	2303      	movs	r3, #3
 800d080:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d082:	1dfb      	adds	r3, r7, #7
 800d084:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d086:	2301      	movs	r3, #1
 800d088:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800d08a:	f107 0308 	add.w	r3, r7, #8
 800d08e:	2100      	movs	r1, #0
 800d090:	4618      	mov	r0, r3
 800d092:	f001 fab5 	bl	800e600 <hci_send_req>
 800d096:	4603      	mov	r3, r0
 800d098:	2b00      	cmp	r3, #0
 800d09a:	da01      	bge.n	800d0a0 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800d09c:	23ff      	movs	r3, #255	@ 0xff
 800d09e:	e005      	b.n	800d0ac <hci_reset+0x4a>
  if (status) {
 800d0a0:	79fb      	ldrb	r3, [r7, #7]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d001      	beq.n	800d0aa <hci_reset+0x48>
    return status;
 800d0a6:	79fb      	ldrb	r3, [r7, #7]
 800d0a8:	e000      	b.n	800d0ac <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800d0aa:	2300      	movs	r3, #0
}
 800d0ac:	4618      	mov	r0, r3
 800d0ae:	3720      	adds	r7, #32
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	bd80      	pop	{r7, pc}

0800d0b4 <hci_read_local_version_information>:
tBleStatus hci_read_local_version_information(uint8_t *HCI_Version,
                                              uint16_t *HCI_Revision,
                                              uint8_t *LMP_PAL_Version,
                                              uint16_t *Manufacturer_Name,
                                              uint16_t *LMP_PAL_Subversion)
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b08e      	sub	sp, #56	@ 0x38
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	60f8      	str	r0, [r7, #12]
 800d0bc:	60b9      	str	r1, [r7, #8]
 800d0be:	607a      	str	r2, [r7, #4]
 800d0c0:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  hci_read_local_version_information_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800d0c2:	f107 0314 	add.w	r3, r7, #20
 800d0c6:	2209      	movs	r2, #9
 800d0c8:	2100      	movs	r1, #0
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f001 fe62 	bl	800ed94 <memset>
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d0d0:	f107 0320 	add.w	r3, r7, #32
 800d0d4:	2218      	movs	r2, #24
 800d0d6:	2100      	movs	r1, #0
 800d0d8:	4618      	mov	r0, r3
 800d0da:	f001 fe5b 	bl	800ed94 <memset>
  rq.ogf = 0x04;
 800d0de:	2304      	movs	r3, #4
 800d0e0:	843b      	strh	r3, [r7, #32]
  rq.ocf = 0x001;
 800d0e2:	2301      	movs	r3, #1
 800d0e4:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.rparam = &resp;
 800d0e6:	f107 0314 	add.w	r3, r7, #20
 800d0ea:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = sizeof(resp);
 800d0ec:	2309      	movs	r3, #9
 800d0ee:	637b      	str	r3, [r7, #52]	@ 0x34
  if (hci_send_req(&rq, FALSE) < 0)
 800d0f0:	f107 0320 	add.w	r3, r7, #32
 800d0f4:	2100      	movs	r1, #0
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f001 fa82 	bl	800e600 <hci_send_req>
 800d0fc:	4603      	mov	r3, r0
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	da01      	bge.n	800d106 <hci_read_local_version_information+0x52>
    return BLE_STATUS_TIMEOUT;
 800d102:	23ff      	movs	r3, #255	@ 0xff
 800d104:	e018      	b.n	800d138 <hci_read_local_version_information+0x84>
  if (resp.Status) {
 800d106:	7d3b      	ldrb	r3, [r7, #20]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d001      	beq.n	800d110 <hci_read_local_version_information+0x5c>
    return resp.Status;
 800d10c:	7d3b      	ldrb	r3, [r7, #20]
 800d10e:	e013      	b.n	800d138 <hci_read_local_version_information+0x84>
  }
  *HCI_Version = btoh(resp.HCI_Version, 1);
 800d110:	7d7a      	ldrb	r2, [r7, #21]
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	701a      	strb	r2, [r3, #0]
  *HCI_Revision = btoh(resp.HCI_Revision, 2);
 800d116:	8afa      	ldrh	r2, [r7, #22]
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	801a      	strh	r2, [r3, #0]
  *LMP_PAL_Version = btoh(resp.LMP_PAL_Version, 1);
 800d11c:	7e3a      	ldrb	r2, [r7, #24]
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	701a      	strb	r2, [r3, #0]
  *Manufacturer_Name = btoh(resp.Manufacturer_Name, 2);
 800d122:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800d126:	b29a      	uxth	r2, r3
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	801a      	strh	r2, [r3, #0]
  *LMP_PAL_Subversion = btoh(resp.LMP_PAL_Subversion, 2);
 800d12c:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800d130:	b29a      	uxth	r2, r3
 800d132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d134:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d136:	2300      	movs	r3, #0
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3738      	adds	r7, #56	@ 0x38
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bd80      	pop	{r7, pc}

0800d140 <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b0cc      	sub	sp, #304	@ 0x130
 800d144:	af00      	add	r7, sp, #0
 800d146:	4602      	mov	r2, r0
 800d148:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d14c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d150:	6019      	str	r1, [r3, #0]
 800d152:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d156:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d15a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
 800d15c:	f107 030c 	add.w	r3, r7, #12
 800d160:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d164:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d168:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d16c:	2200      	movs	r2, #0
 800d16e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d170:	2300      	movs	r3, #0
 800d172:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 800d176:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d17a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d17e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d182:	7812      	ldrb	r2, [r2, #0]
 800d184:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d186:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d18a:	3301      	adds	r3, #1
 800d18c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 800d190:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d194:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d00a      	beq.n	800d1b4 <hci_le_set_scan_response_data+0x74>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 800d19e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d1a2:	1c58      	adds	r0, r3, #1
 800d1a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d1a8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d1ac:	221f      	movs	r2, #31
 800d1ae:	6819      	ldr	r1, [r3, #0]
 800d1b0:	f001 fe1c 	bl	800edec <memcpy>
  }
  index_input += 31;
 800d1b4:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d1b8:	331f      	adds	r3, #31
 800d1ba:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d1be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d1c2:	2218      	movs	r2, #24
 800d1c4:	2100      	movs	r1, #0
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f001 fde4 	bl	800ed94 <memset>
  rq.ogf = 0x08;
 800d1cc:	2308      	movs	r3, #8
 800d1ce:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x009;
 800d1d2:	2309      	movs	r3, #9
 800d1d4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d1d8:	f107 030c 	add.w	r3, r7, #12
 800d1dc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d1e0:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d1e4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d1e8:	f107 030b 	add.w	r3, r7, #11
 800d1ec:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d1f6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d1fa:	2100      	movs	r1, #0
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f001 f9ff 	bl	800e600 <hci_send_req>
 800d202:	4603      	mov	r3, r0
 800d204:	2b00      	cmp	r3, #0
 800d206:	da01      	bge.n	800d20c <hci_le_set_scan_response_data+0xcc>
    return BLE_STATUS_TIMEOUT;
 800d208:	23ff      	movs	r3, #255	@ 0xff
 800d20a:	e00d      	b.n	800d228 <hci_le_set_scan_response_data+0xe8>
  if (status) {
 800d20c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d210:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d214:	781b      	ldrb	r3, [r3, #0]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d005      	beq.n	800d226 <hci_le_set_scan_response_data+0xe6>
    return status;
 800d21a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d21e:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d222:	781b      	ldrb	r3, [r3, #0]
 800d224:	e000      	b.n	800d228 <hci_le_set_scan_response_data+0xe8>
  }
  return BLE_STATUS_SUCCESS;
 800d226:	2300      	movs	r3, #0
}
 800d228:	4618      	mov	r0, r3
 800d22a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d22e:	46bd      	mov	sp, r7
 800d230:	bd80      	pop	{r7, pc}

0800d232 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 800d232:	b5b0      	push	{r4, r5, r7, lr}
 800d234:	b0ce      	sub	sp, #312	@ 0x138
 800d236:	af00      	add	r7, sp, #0
 800d238:	4605      	mov	r5, r0
 800d23a:	460c      	mov	r4, r1
 800d23c:	4610      	mov	r0, r2
 800d23e:	4619      	mov	r1, r3
 800d240:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d244:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d248:	462a      	mov	r2, r5
 800d24a:	701a      	strb	r2, [r3, #0]
 800d24c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d250:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d254:	4622      	mov	r2, r4
 800d256:	801a      	strh	r2, [r3, #0]
 800d258:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d25c:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800d260:	4602      	mov	r2, r0
 800d262:	801a      	strh	r2, [r3, #0]
 800d264:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d268:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d26c:	460a      	mov	r2, r1
 800d26e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800d270:	f107 030c 	add.w	r3, r7, #12
 800d274:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800d278:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800d27c:	3308      	adds	r3, #8
 800d27e:	f107 020c 	add.w	r2, r7, #12
 800d282:	4413      	add	r3, r2
 800d284:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800d288:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d28c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800d290:	4413      	add	r3, r2
 800d292:	3309      	adds	r3, #9
 800d294:	f107 020c 	add.w	r2, r7, #12
 800d298:	4413      	add	r3, r2
 800d29a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d29e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d2a2:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d2aa:	2300      	movs	r3, #0
 800d2ac:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 800d2b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d2b4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d2b8:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800d2bc:	7812      	ldrb	r2, [r2, #0]
 800d2be:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d2c0:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d2c4:	3301      	adds	r3, #1
 800d2c6:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 800d2ca:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d2ce:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d2d2:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800d2d6:	8812      	ldrh	r2, [r2, #0]
 800d2d8:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800d2dc:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d2e0:	3302      	adds	r3, #2
 800d2e2:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 800d2e6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d2ea:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d2ee:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800d2f2:	8812      	ldrh	r2, [r2, #0]
 800d2f4:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800d2f8:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d2fc:	3302      	adds	r3, #2
 800d2fe:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 800d302:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d306:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d30a:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d30e:	7812      	ldrb	r2, [r2, #0]
 800d310:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d312:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d316:	3301      	adds	r3, #1
 800d318:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 800d31c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d320:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800d324:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800d326:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d32a:	3301      	adds	r3, #1
 800d32c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 800d330:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d334:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d338:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800d33a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d33e:	3301      	adds	r3, #1
 800d340:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 800d344:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d348:	3308      	adds	r3, #8
 800d34a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d34e:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800d352:	4618      	mov	r0, r3
 800d354:	f001 fd4a 	bl	800edec <memcpy>
    index_input += Local_Name_Length*sizeof(uint8_t);
 800d358:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800d35c:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800d360:	4413      	add	r3, r2
 800d362:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 800d366:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d36a:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d36e:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800d370:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d374:	3301      	adds	r3, #1
 800d376:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 800d37a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d37e:	3301      	adds	r3, #1
 800d380:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d384:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800d388:	4618      	mov	r0, r3
 800d38a:	f001 fd2f 	bl	800edec <memcpy>
    index_input += Service_Uuid_length*sizeof(uint8_t);
 800d38e:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800d392:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800d396:	4413      	add	r3, r2
 800d398:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 800d39c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d3a0:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800d3a4:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800d3a6:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d3aa:	3302      	adds	r3, #2
 800d3ac:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 800d3b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d3b4:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800d3b8:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800d3ba:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d3be:	3302      	adds	r3, #2
 800d3c0:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d3c4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d3c8:	2218      	movs	r2, #24
 800d3ca:	2100      	movs	r1, #0
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f001 fce1 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800d3d2:	233f      	movs	r3, #63	@ 0x3f
 800d3d4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800d3d8:	2383      	movs	r3, #131	@ 0x83
 800d3da:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d3de:	f107 030c 	add.w	r3, r7, #12
 800d3e2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d3e6:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d3ea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d3ee:	f107 030b 	add.w	r3, r7, #11
 800d3f2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d3f6:	2301      	movs	r3, #1
 800d3f8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d3fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d400:	2100      	movs	r1, #0
 800d402:	4618      	mov	r0, r3
 800d404:	f001 f8fc 	bl	800e600 <hci_send_req>
 800d408:	4603      	mov	r3, r0
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	da01      	bge.n	800d412 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800d40e:	23ff      	movs	r3, #255	@ 0xff
 800d410:	e00d      	b.n	800d42e <aci_gap_set_discoverable+0x1fc>
  if (status) {
 800d412:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d416:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800d41a:	781b      	ldrb	r3, [r3, #0]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d005      	beq.n	800d42c <aci_gap_set_discoverable+0x1fa>
    return status;
 800d420:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d424:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800d428:	781b      	ldrb	r3, [r3, #0]
 800d42a:	e000      	b.n	800d42e <aci_gap_set_discoverable+0x1fc>
  }
  return BLE_STATUS_SUCCESS;
 800d42c:	2300      	movs	r3, #0
}
 800d42e:	4618      	mov	r0, r3
 800d430:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800d434:	46bd      	mov	sp, r7
 800d436:	bdb0      	pop	{r4, r5, r7, pc}

0800d438 <aci_gap_set_io_capability>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_set_io_capability(uint8_t IO_Capability)
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b0cc      	sub	sp, #304	@ 0x130
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	4602      	mov	r2, r0
 800d440:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d444:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d448:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800d44a:	f107 030c 	add.w	r3, r7, #12
 800d44e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d452:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d456:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d45a:	2200      	movs	r2, #0
 800d45c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d45e:	2300      	movs	r3, #0
 800d460:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->IO_Capability = htob(IO_Capability, 1);
 800d464:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d468:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d46c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d470:	7812      	ldrb	r2, [r2, #0]
 800d472:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d474:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d478:	3301      	adds	r3, #1
 800d47a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d47e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d482:	2218      	movs	r2, #24
 800d484:	2100      	movs	r1, #0
 800d486:	4618      	mov	r0, r3
 800d488:	f001 fc84 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800d48c:	233f      	movs	r3, #63	@ 0x3f
 800d48e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800d492:	2385      	movs	r3, #133	@ 0x85
 800d494:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d498:	f107 030c 	add.w	r3, r7, #12
 800d49c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d4a0:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d4a4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d4a8:	f107 030b 	add.w	r3, r7, #11
 800d4ac:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d4b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d4ba:	2100      	movs	r1, #0
 800d4bc:	4618      	mov	r0, r3
 800d4be:	f001 f89f 	bl	800e600 <hci_send_req>
 800d4c2:	4603      	mov	r3, r0
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	da01      	bge.n	800d4cc <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800d4c8:	23ff      	movs	r3, #255	@ 0xff
 800d4ca:	e00d      	b.n	800d4e8 <aci_gap_set_io_capability+0xb0>
  if (status) {
 800d4cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4d0:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d005      	beq.n	800d4e6 <aci_gap_set_io_capability+0xae>
    return status;
 800d4da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4de:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d4e2:	781b      	ldrb	r3, [r3, #0]
 800d4e4:	e000      	b.n	800d4e8 <aci_gap_set_io_capability+0xb0>
  }
  return BLE_STATUS_SUCCESS;
 800d4e6:	2300      	movs	r3, #0
}
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	bd80      	pop	{r7, pc}

0800d4f2 <aci_gap_set_authentication_requirement>:
                                                  uint8_t Min_Encryption_Key_Size,
                                                  uint8_t Max_Encryption_Key_Size,
                                                  uint8_t Use_Fixed_Pin,
                                                  uint32_t Fixed_Pin,
                                                  uint8_t Identity_Address_Type)
{
 800d4f2:	b5b0      	push	{r4, r5, r7, lr}
 800d4f4:	b0cc      	sub	sp, #304	@ 0x130
 800d4f6:	af00      	add	r7, sp, #0
 800d4f8:	4605      	mov	r5, r0
 800d4fa:	460c      	mov	r4, r1
 800d4fc:	4610      	mov	r0, r2
 800d4fe:	4619      	mov	r1, r3
 800d500:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d504:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d508:	462a      	mov	r2, r5
 800d50a:	701a      	strb	r2, [r3, #0]
 800d50c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d510:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d514:	4622      	mov	r2, r4
 800d516:	701a      	strb	r2, [r3, #0]
 800d518:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d51c:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800d520:	4602      	mov	r2, r0
 800d522:	701a      	strb	r2, [r3, #0]
 800d524:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d528:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d52c:	460a      	mov	r2, r1
 800d52e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800d530:	f107 030c 	add.w	r3, r7, #12
 800d534:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d538:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d53c:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d540:	2200      	movs	r2, #0
 800d542:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d544:	2300      	movs	r3, #0
 800d546:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Bonding_Mode = htob(Bonding_Mode, 1);
 800d54a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d54e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d552:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d556:	7812      	ldrb	r2, [r2, #0]
 800d558:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d55a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d55e:	3301      	adds	r3, #1
 800d560:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->MITM_Mode = htob(MITM_Mode, 1);
 800d564:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d568:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d56c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d570:	7812      	ldrb	r2, [r2, #0]
 800d572:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d574:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d578:	3301      	adds	r3, #1
 800d57a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->SC_Support = htob(SC_Support, 1);
 800d57e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d582:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d586:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800d58a:	7812      	ldrb	r2, [r2, #0]
 800d58c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d58e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d592:	3301      	adds	r3, #1
 800d594:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->KeyPress_Notification_Support = htob(KeyPress_Notification_Support, 1);
 800d598:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d59c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d5a0:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800d5a4:	7812      	ldrb	r2, [r2, #0]
 800d5a6:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800d5a8:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d5ac:	3301      	adds	r3, #1
 800d5ae:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Min_Encryption_Key_Size = htob(Min_Encryption_Key_Size, 1);
 800d5b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d5b6:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800d5ba:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800d5bc:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d5c0:	3301      	adds	r3, #1
 800d5c2:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Max_Encryption_Key_Size = htob(Max_Encryption_Key_Size, 1);
 800d5c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d5ca:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800d5ce:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d5d0:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d5d4:	3301      	adds	r3, #1
 800d5d6:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Use_Fixed_Pin = htob(Use_Fixed_Pin, 1);
 800d5da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d5de:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800d5e2:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800d5e4:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d5e8:	3301      	adds	r3, #1
 800d5ea:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Fixed_Pin = htob(Fixed_Pin, 4);
 800d5ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d5f2:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800d5f6:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800d5fa:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d5fe:	3304      	adds	r3, #4
 800d600:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Identity_Address_Type = htob(Identity_Address_Type, 1);
 800d604:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d608:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800d60c:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800d60e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d612:	3301      	adds	r3, #1
 800d614:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d618:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d61c:	2218      	movs	r2, #24
 800d61e:	2100      	movs	r1, #0
 800d620:	4618      	mov	r0, r3
 800d622:	f001 fbb7 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800d626:	233f      	movs	r3, #63	@ 0x3f
 800d628:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800d62c:	2386      	movs	r3, #134	@ 0x86
 800d62e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d632:	f107 030c 	add.w	r3, r7, #12
 800d636:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d63a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d63e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d642:	f107 030b 	add.w	r3, r7, #11
 800d646:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d64a:	2301      	movs	r3, #1
 800d64c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d650:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d654:	2100      	movs	r1, #0
 800d656:	4618      	mov	r0, r3
 800d658:	f000 ffd2 	bl	800e600 <hci_send_req>
 800d65c:	4603      	mov	r3, r0
 800d65e:	2b00      	cmp	r3, #0
 800d660:	da01      	bge.n	800d666 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800d662:	23ff      	movs	r3, #255	@ 0xff
 800d664:	e00d      	b.n	800d682 <aci_gap_set_authentication_requirement+0x190>
  if (status) {
 800d666:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d66a:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d66e:	781b      	ldrb	r3, [r3, #0]
 800d670:	2b00      	cmp	r3, #0
 800d672:	d005      	beq.n	800d680 <aci_gap_set_authentication_requirement+0x18e>
    return status;
 800d674:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d678:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d67c:	781b      	ldrb	r3, [r3, #0]
 800d67e:	e000      	b.n	800d682 <aci_gap_set_authentication_requirement+0x190>
  }
  return BLE_STATUS_SUCCESS;
 800d680:	2300      	movs	r3, #0
}
 800d682:	4618      	mov	r0, r3
 800d684:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d688:	46bd      	mov	sp, r7
 800d68a:	bdb0      	pop	{r4, r5, r7, pc}

0800d68c <aci_gap_pass_key_resp>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_pass_key_resp(uint16_t Connection_Handle,
                                 uint32_t Pass_Key)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b0cc      	sub	sp, #304	@ 0x130
 800d690:	af00      	add	r7, sp, #0
 800d692:	4602      	mov	r2, r0
 800d694:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d698:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d69c:	6019      	str	r1, [r3, #0]
 800d69e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6a2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d6a6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800d6a8:	f107 030c 	add.w	r3, r7, #12
 800d6ac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d6b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6b4:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800d6c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d6c6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d6ca:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d6ce:	8812      	ldrh	r2, [r2, #0]
 800d6d0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d6d2:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d6d6:	3302      	adds	r3, #2
 800d6d8:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Pass_Key = htob(Pass_Key, 4);
 800d6dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d6e0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d6e4:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800d6e8:	6812      	ldr	r2, [r2, #0]
 800d6ea:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800d6ee:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d6f2:	3304      	adds	r3, #4
 800d6f4:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d6f8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d6fc:	2218      	movs	r2, #24
 800d6fe:	2100      	movs	r1, #0
 800d700:	4618      	mov	r0, r3
 800d702:	f001 fb47 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800d706:	233f      	movs	r3, #63	@ 0x3f
 800d708:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800d70c:	2388      	movs	r3, #136	@ 0x88
 800d70e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d712:	f107 030c 	add.w	r3, r7, #12
 800d716:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d71a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d71e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d722:	f107 030b 	add.w	r3, r7, #11
 800d726:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d72a:	2301      	movs	r3, #1
 800d72c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d730:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d734:	2100      	movs	r1, #0
 800d736:	4618      	mov	r0, r3
 800d738:	f000 ff62 	bl	800e600 <hci_send_req>
 800d73c:	4603      	mov	r3, r0
 800d73e:	2b00      	cmp	r3, #0
 800d740:	da01      	bge.n	800d746 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800d742:	23ff      	movs	r3, #255	@ 0xff
 800d744:	e00d      	b.n	800d762 <aci_gap_pass_key_resp+0xd6>
  if (status) {
 800d746:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d74a:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d74e:	781b      	ldrb	r3, [r3, #0]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d005      	beq.n	800d760 <aci_gap_pass_key_resp+0xd4>
    return status;
 800d754:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d758:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d75c:	781b      	ldrb	r3, [r3, #0]
 800d75e:	e000      	b.n	800d762 <aci_gap_pass_key_resp+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800d760:	2300      	movs	r3, #0
}
 800d762:	4618      	mov	r0, r3
 800d764:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d768:	46bd      	mov	sp, r7
 800d76a:	bd80      	pop	{r7, pc}

0800d76c <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 800d76c:	b590      	push	{r4, r7, lr}
 800d76e:	b0cf      	sub	sp, #316	@ 0x13c
 800d770:	af00      	add	r7, sp, #0
 800d772:	4604      	mov	r4, r0
 800d774:	4608      	mov	r0, r1
 800d776:	4611      	mov	r1, r2
 800d778:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d77c:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800d780:	6013      	str	r3, [r2, #0]
 800d782:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d786:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d78a:	4622      	mov	r2, r4
 800d78c:	701a      	strb	r2, [r3, #0]
 800d78e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d792:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d796:	4602      	mov	r2, r0
 800d798:	701a      	strb	r2, [r3, #0]
 800d79a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d79e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d7a2:	460a      	mov	r2, r1
 800d7a4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800d7a6:	f107 0314 	add.w	r3, r7, #20
 800d7aa:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800d7ae:	f107 030c 	add.w	r3, r7, #12
 800d7b2:	2207      	movs	r2, #7
 800d7b4:	2100      	movs	r1, #0
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	f001 faec 	bl	800ed94 <memset>
  uint8_t index_input = 0;
 800d7bc:	2300      	movs	r3, #0
 800d7be:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->Role = htob(Role, 1);
 800d7c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d7c6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d7ca:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800d7ce:	7812      	ldrb	r2, [r2, #0]
 800d7d0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d7d2:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d7d6:	3301      	adds	r3, #1
 800d7d8:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 800d7dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d7e0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d7e4:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d7e8:	7812      	ldrb	r2, [r2, #0]
 800d7ea:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d7ec:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d7f0:	3301      	adds	r3, #1
 800d7f2:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 800d7f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d7fa:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d7fe:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800d802:	7812      	ldrb	r2, [r2, #0]
 800d804:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d806:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d80a:	3301      	adds	r3, #1
 800d80c:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d810:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800d814:	2218      	movs	r2, #24
 800d816:	2100      	movs	r1, #0
 800d818:	4618      	mov	r0, r3
 800d81a:	f001 fabb 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800d81e:	233f      	movs	r3, #63	@ 0x3f
 800d820:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x08a;
 800d824:	238a      	movs	r3, #138	@ 0x8a
 800d826:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800d82a:	f107 0314 	add.w	r3, r7, #20
 800d82e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800d832:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d836:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800d83a:	f107 030c 	add.w	r3, r7, #12
 800d83e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800d842:	2307      	movs	r3, #7
 800d844:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800d848:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800d84c:	2100      	movs	r1, #0
 800d84e:	4618      	mov	r0, r3
 800d850:	f000 fed6 	bl	800e600 <hci_send_req>
 800d854:	4603      	mov	r3, r0
 800d856:	2b00      	cmp	r3, #0
 800d858:	da01      	bge.n	800d85e <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800d85a:	23ff      	movs	r3, #255	@ 0xff
 800d85c:	e02e      	b.n	800d8bc <aci_gap_init+0x150>
  if (resp.Status) {
 800d85e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d862:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d866:	781b      	ldrb	r3, [r3, #0]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d005      	beq.n	800d878 <aci_gap_init+0x10c>
    return resp.Status;
 800d86c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d870:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d874:	781b      	ldrb	r3, [r3, #0]
 800d876:	e021      	b.n	800d8bc <aci_gap_init+0x150>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800d878:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d87c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d880:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d884:	b29a      	uxth	r2, r3
 800d886:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d88a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 800d892:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d896:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d89a:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800d89e:	b29a      	uxth	r2, r3
 800d8a0:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800d8a4:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 800d8a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d8aa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d8ae:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800d8b2:	b29a      	uxth	r2, r3
 800d8b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d8b8:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d8ba:	2300      	movs	r3, #0
}
 800d8bc:	4618      	mov	r0, r3
 800d8be:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd90      	pop	{r4, r7, pc}

0800d8c6 <aci_gap_slave_security_req>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_slave_security_req(uint16_t Connection_Handle)
{
 800d8c6:	b580      	push	{r7, lr}
 800d8c8:	b0cc      	sub	sp, #304	@ 0x130
 800d8ca:	af00      	add	r7, sp, #0
 800d8cc:	4602      	mov	r2, r0
 800d8ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8d2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d8d6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_slave_security_req_cp0 *cp0 = (aci_gap_slave_security_req_cp0*)(cmd_buffer);
 800d8d8:	f107 030c 	add.w	r3, r7, #12
 800d8dc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d8e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8e4:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800d8f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d8f6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d8fa:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d8fe:	8812      	ldrh	r2, [r2, #0]
 800d900:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d902:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d906:	3302      	adds	r3, #2
 800d908:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d90c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d910:	2218      	movs	r2, #24
 800d912:	2100      	movs	r1, #0
 800d914:	4618      	mov	r0, r3
 800d916:	f001 fa3d 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800d91a:	233f      	movs	r3, #63	@ 0x3f
 800d91c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08d;
 800d920:	238d      	movs	r3, #141	@ 0x8d
 800d922:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800d926:	230f      	movs	r3, #15
 800d928:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800d92c:	f107 030c 	add.w	r3, r7, #12
 800d930:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d934:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d938:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d93c:	f107 030b 	add.w	r3, r7, #11
 800d940:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d944:	2301      	movs	r3, #1
 800d946:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d94a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d94e:	2100      	movs	r1, #0
 800d950:	4618      	mov	r0, r3
 800d952:	f000 fe55 	bl	800e600 <hci_send_req>
 800d956:	4603      	mov	r3, r0
 800d958:	2b00      	cmp	r3, #0
 800d95a:	da01      	bge.n	800d960 <aci_gap_slave_security_req+0x9a>
    return BLE_STATUS_TIMEOUT;
 800d95c:	23ff      	movs	r3, #255	@ 0xff
 800d95e:	e00d      	b.n	800d97c <aci_gap_slave_security_req+0xb6>
  if (status) {
 800d960:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d964:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d968:	781b      	ldrb	r3, [r3, #0]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d005      	beq.n	800d97a <aci_gap_slave_security_req+0xb4>
    return status;
 800d96e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d972:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d976:	781b      	ldrb	r3, [r3, #0]
 800d978:	e000      	b.n	800d97c <aci_gap_slave_security_req+0xb6>
  }
  return BLE_STATUS_SUCCESS;
 800d97a:	2300      	movs	r3, #0
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d982:	46bd      	mov	sp, r7
 800d984:	bd80      	pop	{r7, pc}

0800d986 <aci_gap_update_adv_data>:
tBleStatus aci_gap_update_adv_data(uint8_t AdvDataLen,
                                   uint8_t AdvData[])
{
 800d986:	b580      	push	{r7, lr}
 800d988:	b0cc      	sub	sp, #304	@ 0x130
 800d98a:	af00      	add	r7, sp, #0
 800d98c:	4602      	mov	r2, r0
 800d98e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d992:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d996:	6019      	str	r1, [r3, #0]
 800d998:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d99c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d9a0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800d9a2:	f107 030c 	add.w	r3, r7, #12
 800d9a6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d9aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d9ae:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->AdvDataLen = htob(AdvDataLen, 1);
 800d9bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d9c0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d9c4:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d9c8:	7812      	ldrb	r2, [r2, #0]
 800d9ca:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d9cc:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d9d0:	3301      	adds	r3, #1
 800d9d2:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->AdvData, (const void *) AdvData, AdvDataLen*sizeof(uint8_t));
 800d9d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d9da:	1c58      	adds	r0, r3, #1
 800d9dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d9e0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d9e4:	781a      	ldrb	r2, [r3, #0]
 800d9e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d9ea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d9ee:	6819      	ldr	r1, [r3, #0]
 800d9f0:	f001 f9fc 	bl	800edec <memcpy>
    index_input += AdvDataLen*sizeof(uint8_t);
 800d9f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d9f8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d9fc:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800da00:	781b      	ldrb	r3, [r3, #0]
 800da02:	4413      	add	r3, r2
 800da04:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800da08:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800da0c:	2218      	movs	r2, #24
 800da0e:	2100      	movs	r1, #0
 800da10:	4618      	mov	r0, r3
 800da12:	f001 f9bf 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800da16:	233f      	movs	r3, #63	@ 0x3f
 800da18:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800da1c:	238e      	movs	r3, #142	@ 0x8e
 800da1e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800da22:	f107 030c 	add.w	r3, r7, #12
 800da26:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800da2a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800da2e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800da32:	f107 030b 	add.w	r3, r7, #11
 800da36:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800da3a:	2301      	movs	r3, #1
 800da3c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800da40:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800da44:	2100      	movs	r1, #0
 800da46:	4618      	mov	r0, r3
 800da48:	f000 fdda 	bl	800e600 <hci_send_req>
 800da4c:	4603      	mov	r3, r0
 800da4e:	2b00      	cmp	r3, #0
 800da50:	da01      	bge.n	800da56 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800da52:	23ff      	movs	r3, #255	@ 0xff
 800da54:	e00d      	b.n	800da72 <aci_gap_update_adv_data+0xec>
  if (status) {
 800da56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800da5a:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800da5e:	781b      	ldrb	r3, [r3, #0]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d005      	beq.n	800da70 <aci_gap_update_adv_data+0xea>
    return status;
 800da64:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800da68:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800da6c:	781b      	ldrb	r3, [r3, #0]
 800da6e:	e000      	b.n	800da72 <aci_gap_update_adv_data+0xec>
  }
  return BLE_STATUS_SUCCESS;
 800da70:	2300      	movs	r3, #0
}
 800da72:	4618      	mov	r0, r3
 800da74:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd80      	pop	{r7, pc}

0800da7c <aci_gap_clear_security_db>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_clear_security_db(void)
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b088      	sub	sp, #32
 800da80:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800da82:	2300      	movs	r3, #0
 800da84:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800da86:	f107 0308 	add.w	r3, r7, #8
 800da8a:	2218      	movs	r2, #24
 800da8c:	2100      	movs	r1, #0
 800da8e:	4618      	mov	r0, r3
 800da90:	f001 f980 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800da94:	233f      	movs	r3, #63	@ 0x3f
 800da96:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 800da98:	2394      	movs	r3, #148	@ 0x94
 800da9a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800da9c:	1dfb      	adds	r3, r7, #7
 800da9e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800daa0:	2301      	movs	r3, #1
 800daa2:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800daa4:	f107 0308 	add.w	r3, r7, #8
 800daa8:	2100      	movs	r1, #0
 800daaa:	4618      	mov	r0, r3
 800daac:	f000 fda8 	bl	800e600 <hci_send_req>
 800dab0:	4603      	mov	r3, r0
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	da01      	bge.n	800daba <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 800dab6:	23ff      	movs	r3, #255	@ 0xff
 800dab8:	e005      	b.n	800dac6 <aci_gap_clear_security_db+0x4a>
  if (status) {
 800daba:	79fb      	ldrb	r3, [r7, #7]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d001      	beq.n	800dac4 <aci_gap_clear_security_db+0x48>
    return status;
 800dac0:	79fb      	ldrb	r3, [r7, #7]
 800dac2:	e000      	b.n	800dac6 <aci_gap_clear_security_db+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800dac4:	2300      	movs	r3, #0
}
 800dac6:	4618      	mov	r0, r3
 800dac8:	3720      	adds	r7, #32
 800daca:	46bd      	mov	sp, r7
 800dacc:	bd80      	pop	{r7, pc}

0800dace <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 800dace:	b580      	push	{r7, lr}
 800dad0:	b088      	sub	sp, #32
 800dad2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800dad4:	2300      	movs	r3, #0
 800dad6:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800dad8:	f107 0308 	add.w	r3, r7, #8
 800dadc:	2218      	movs	r2, #24
 800dade:	2100      	movs	r1, #0
 800dae0:	4618      	mov	r0, r3
 800dae2:	f001 f957 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800dae6:	233f      	movs	r3, #63	@ 0x3f
 800dae8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800daea:	f240 1301 	movw	r3, #257	@ 0x101
 800daee:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800daf0:	1dfb      	adds	r3, r7, #7
 800daf2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800daf4:	2301      	movs	r3, #1
 800daf6:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800daf8:	f107 0308 	add.w	r3, r7, #8
 800dafc:	2100      	movs	r1, #0
 800dafe:	4618      	mov	r0, r3
 800db00:	f000 fd7e 	bl	800e600 <hci_send_req>
 800db04:	4603      	mov	r3, r0
 800db06:	2b00      	cmp	r3, #0
 800db08:	da01      	bge.n	800db0e <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800db0a:	23ff      	movs	r3, #255	@ 0xff
 800db0c:	e005      	b.n	800db1a <aci_gatt_init+0x4c>
  if (status) {
 800db0e:	79fb      	ldrb	r3, [r7, #7]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d001      	beq.n	800db18 <aci_gatt_init+0x4a>
    return status;
 800db14:	79fb      	ldrb	r3, [r7, #7]
 800db16:	e000      	b.n	800db1a <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 800db18:	2300      	movs	r3, #0
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3720      	adds	r7, #32
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}

0800db22 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 800db22:	b590      	push	{r4, r7, lr}
 800db24:	b0cf      	sub	sp, #316	@ 0x13c
 800db26:	af00      	add	r7, sp, #0
 800db28:	4604      	mov	r4, r0
 800db2a:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800db2e:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800db32:	6001      	str	r1, [r0, #0]
 800db34:	4610      	mov	r0, r2
 800db36:	4619      	mov	r1, r3
 800db38:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db3c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800db40:	4622      	mov	r2, r4
 800db42:	701a      	strb	r2, [r3, #0]
 800db44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db48:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800db4c:	4602      	mov	r2, r0
 800db4e:	701a      	strb	r2, [r3, #0]
 800db50:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db54:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800db58:	460a      	mov	r2, r1
 800db5a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800db5c:	f107 030c 	add.w	r3, r7, #12
 800db60:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800db64:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db68:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800db6c:	781b      	ldrb	r3, [r3, #0]
 800db6e:	2b01      	cmp	r3, #1
 800db70:	d00a      	beq.n	800db88 <aci_gatt_add_service+0x66>
 800db72:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db76:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800db7a:	781b      	ldrb	r3, [r3, #0]
 800db7c:	2b02      	cmp	r3, #2
 800db7e:	d101      	bne.n	800db84 <aci_gatt_add_service+0x62>
 800db80:	2311      	movs	r3, #17
 800db82:	e002      	b.n	800db8a <aci_gatt_add_service+0x68>
 800db84:	2301      	movs	r3, #1
 800db86:	e000      	b.n	800db8a <aci_gatt_add_service+0x68>
 800db88:	2303      	movs	r3, #3
 800db8a:	f107 020c 	add.w	r2, r7, #12
 800db8e:	4413      	add	r3, r2
 800db90:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800db94:	f107 0308 	add.w	r3, r7, #8
 800db98:	2203      	movs	r2, #3
 800db9a:	2100      	movs	r1, #0
 800db9c:	4618      	mov	r0, r3
 800db9e:	f001 f8f9 	bl	800ed94 <memset>
  uint8_t index_input = 0;
 800dba2:	2300      	movs	r3, #0
 800dba4:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800dba8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dbac:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dbb0:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800dbb4:	7812      	ldrb	r2, [r2, #0]
 800dbb6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800dbb8:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800dbbc:	3301      	adds	r3, #1
 800dbbe:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 800dbc2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbc6:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800dbca:	781b      	ldrb	r3, [r3, #0]
 800dbcc:	2b01      	cmp	r3, #1
 800dbce:	d002      	beq.n	800dbd6 <aci_gatt_add_service+0xb4>
 800dbd0:	2b02      	cmp	r3, #2
 800dbd2:	d004      	beq.n	800dbde <aci_gatt_add_service+0xbc>
 800dbd4:	e007      	b.n	800dbe6 <aci_gatt_add_service+0xc4>
      case 1: size = 2; break;
 800dbd6:	2302      	movs	r3, #2
 800dbd8:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800dbdc:	e005      	b.n	800dbea <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800dbde:	2310      	movs	r3, #16
 800dbe0:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800dbe4:	e001      	b.n	800dbea <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800dbe6:	2347      	movs	r3, #71	@ 0x47
 800dbe8:	e06c      	b.n	800dcc4 <aci_gatt_add_service+0x1a2>
    }
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 800dbea:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dbee:	1c58      	adds	r0, r3, #1
 800dbf0:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800dbf4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbf8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800dbfc:	6819      	ldr	r1, [r3, #0]
 800dbfe:	f001 f8f5 	bl	800edec <memcpy>
    index_input += size;
 800dc02:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800dc06:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800dc0a:	4413      	add	r3, r2
 800dc0c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp1->Service_Type = htob(Service_Type, 1);
 800dc10:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dc14:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dc18:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800dc1c:	7812      	ldrb	r2, [r2, #0]
 800dc1e:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800dc20:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800dc24:	3301      	adds	r3, #1
 800dc26:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 800dc2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dc2e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dc32:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800dc36:	7812      	ldrb	r2, [r2, #0]
 800dc38:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800dc3a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800dc3e:	3301      	adds	r3, #1
 800dc40:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800dc44:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dc48:	2218      	movs	r2, #24
 800dc4a:	2100      	movs	r1, #0
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	f001 f8a1 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800dc52:	233f      	movs	r3, #63	@ 0x3f
 800dc54:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800dc58:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800dc5c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800dc60:	f107 030c 	add.w	r3, r7, #12
 800dc64:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800dc68:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800dc6c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800dc70:	f107 0308 	add.w	r3, r7, #8
 800dc74:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800dc78:	2303      	movs	r3, #3
 800dc7a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800dc7e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dc82:	2100      	movs	r1, #0
 800dc84:	4618      	mov	r0, r3
 800dc86:	f000 fcbb 	bl	800e600 <hci_send_req>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	da01      	bge.n	800dc94 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800dc90:	23ff      	movs	r3, #255	@ 0xff
 800dc92:	e017      	b.n	800dcc4 <aci_gatt_add_service+0x1a2>
  if (resp.Status) {
 800dc94:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc98:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dc9c:	781b      	ldrb	r3, [r3, #0]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d005      	beq.n	800dcae <aci_gatt_add_service+0x18c>
    return resp.Status;
 800dca2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dca6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dcaa:	781b      	ldrb	r3, [r3, #0]
 800dcac:	e00a      	b.n	800dcc4 <aci_gatt_add_service+0x1a2>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800dcae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dcb2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dcb6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800dcba:	b29a      	uxth	r2, r3
 800dcbc:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800dcc0:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800dcc2:	2300      	movs	r3, #0
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd90      	pop	{r4, r7, pc}

0800dcce <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 800dcce:	b590      	push	{r4, r7, lr}
 800dcd0:	b0d1      	sub	sp, #324	@ 0x144
 800dcd2:	af00      	add	r7, sp, #0
 800dcd4:	4604      	mov	r4, r0
 800dcd6:	4608      	mov	r0, r1
 800dcd8:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800dcdc:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800dce0:	600a      	str	r2, [r1, #0]
 800dce2:	4619      	mov	r1, r3
 800dce4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dce8:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800dcec:	4622      	mov	r2, r4
 800dcee:	801a      	strh	r2, [r3, #0]
 800dcf0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dcf4:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800dcf8:	4602      	mov	r2, r0
 800dcfa:	701a      	strb	r2, [r3, #0]
 800dcfc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dd00:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800dd04:	460a      	mov	r2, r1
 800dd06:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800dd08:	f107 0314 	add.w	r3, r7, #20
 800dd0c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800dd10:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dd14:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800dd18:	781b      	ldrb	r3, [r3, #0]
 800dd1a:	2b01      	cmp	r3, #1
 800dd1c:	d00a      	beq.n	800dd34 <aci_gatt_add_char+0x66>
 800dd1e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dd22:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800dd26:	781b      	ldrb	r3, [r3, #0]
 800dd28:	2b02      	cmp	r3, #2
 800dd2a:	d101      	bne.n	800dd30 <aci_gatt_add_char+0x62>
 800dd2c:	2313      	movs	r3, #19
 800dd2e:	e002      	b.n	800dd36 <aci_gatt_add_char+0x68>
 800dd30:	2303      	movs	r3, #3
 800dd32:	e000      	b.n	800dd36 <aci_gatt_add_char+0x68>
 800dd34:	2305      	movs	r3, #5
 800dd36:	f107 0214 	add.w	r2, r7, #20
 800dd3a:	4413      	add	r3, r2
 800dd3c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800dd40:	f107 0310 	add.w	r3, r7, #16
 800dd44:	2203      	movs	r2, #3
 800dd46:	2100      	movs	r1, #0
 800dd48:	4618      	mov	r0, r3
 800dd4a:	f001 f823 	bl	800ed94 <memset>
  uint8_t index_input = 0;
 800dd4e:	2300      	movs	r3, #0
 800dd50:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->Service_Handle = htob(Service_Handle, 2);
 800dd54:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800dd58:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800dd5c:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800dd60:	8812      	ldrh	r2, [r2, #0]
 800dd62:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800dd64:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800dd68:	3302      	adds	r3, #2
 800dd6a:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 800dd6e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800dd72:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800dd76:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800dd7a:	7812      	ldrb	r2, [r2, #0]
 800dd7c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800dd7e:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800dd82:	3301      	adds	r3, #1
 800dd84:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 800dd88:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dd8c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800dd90:	781b      	ldrb	r3, [r3, #0]
 800dd92:	2b01      	cmp	r3, #1
 800dd94:	d002      	beq.n	800dd9c <aci_gatt_add_char+0xce>
 800dd96:	2b02      	cmp	r3, #2
 800dd98:	d004      	beq.n	800dda4 <aci_gatt_add_char+0xd6>
 800dd9a:	e007      	b.n	800ddac <aci_gatt_add_char+0xde>
      case 1: size = 2; break;
 800dd9c:	2302      	movs	r3, #2
 800dd9e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800dda2:	e005      	b.n	800ddb0 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800dda4:	2310      	movs	r3, #16
 800dda6:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800ddaa:	e001      	b.n	800ddb0 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800ddac:	2347      	movs	r3, #71	@ 0x47
 800ddae:	e091      	b.n	800ded4 <aci_gatt_add_char+0x206>
    }
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 800ddb0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800ddb4:	1cd8      	adds	r0, r3, #3
 800ddb6:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800ddba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ddbe:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800ddc2:	6819      	ldr	r1, [r3, #0]
 800ddc4:	f001 f812 	bl	800edec <memcpy>
    index_input += size;
 800ddc8:	f897 2133 	ldrb.w	r2, [r7, #307]	@ 0x133
 800ddcc:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800ddd0:	4413      	add	r3, r2
 800ddd2:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 800ddd6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ddda:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800ddde:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800dde2:	8812      	ldrh	r2, [r2, #0]
 800dde4:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800dde6:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800ddea:	3302      	adds	r3, #2
 800ddec:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 800ddf0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ddf4:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800ddf8:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800ddfa:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800ddfe:	3301      	adds	r3, #1
 800de00:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 800de04:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800de08:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800de0c:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800de0e:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800de12:	3301      	adds	r3, #1
 800de14:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 800de18:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800de1c:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800de20:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800de22:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800de26:	3301      	adds	r3, #1
 800de28:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 800de2c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800de30:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800de34:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800de36:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800de3a:	3301      	adds	r3, #1
 800de3c:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 800de40:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800de44:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800de48:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800de4a:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800de4e:	3301      	adds	r3, #1
 800de50:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800de54:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800de58:	2218      	movs	r2, #24
 800de5a:	2100      	movs	r1, #0
 800de5c:	4618      	mov	r0, r3
 800de5e:	f000 ff99 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800de62:	233f      	movs	r3, #63	@ 0x3f
 800de64:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800de68:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800de6c:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800de70:	f107 0314 	add.w	r3, r7, #20
 800de74:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800de78:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800de7c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800de80:	f107 0310 	add.w	r3, r7, #16
 800de84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800de88:	2303      	movs	r3, #3
 800de8a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800de8e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800de92:	2100      	movs	r1, #0
 800de94:	4618      	mov	r0, r3
 800de96:	f000 fbb3 	bl	800e600 <hci_send_req>
 800de9a:	4603      	mov	r3, r0
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	da01      	bge.n	800dea4 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800dea0:	23ff      	movs	r3, #255	@ 0xff
 800dea2:	e017      	b.n	800ded4 <aci_gatt_add_char+0x206>
  if (resp.Status) {
 800dea4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dea8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800deac:	781b      	ldrb	r3, [r3, #0]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d005      	beq.n	800debe <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800deb2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800deb6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800deba:	781b      	ldrb	r3, [r3, #0]
 800debc:	e00a      	b.n	800ded4 <aci_gatt_add_char+0x206>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800debe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dec2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dec6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800deca:	b29a      	uxth	r2, r3
 800decc:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800ded0:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800ded2:	2300      	movs	r3, #0
}
 800ded4:	4618      	mov	r0, r3
 800ded6:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800deda:	46bd      	mov	sp, r7
 800dedc:	bd90      	pop	{r4, r7, pc}

0800dede <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 800dede:	b5b0      	push	{r4, r5, r7, lr}
 800dee0:	b0cc      	sub	sp, #304	@ 0x130
 800dee2:	af00      	add	r7, sp, #0
 800dee4:	4605      	mov	r5, r0
 800dee6:	460c      	mov	r4, r1
 800dee8:	4610      	mov	r0, r2
 800deea:	4619      	mov	r1, r3
 800deec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800def0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800def4:	462a      	mov	r2, r5
 800def6:	801a      	strh	r2, [r3, #0]
 800def8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800defc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800df00:	4622      	mov	r2, r4
 800df02:	801a      	strh	r2, [r3, #0]
 800df04:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df08:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800df0c:	4602      	mov	r2, r0
 800df0e:	701a      	strb	r2, [r3, #0]
 800df10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df14:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800df18:	460a      	mov	r2, r1
 800df1a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800df1c:	f107 030c 	add.w	r3, r7, #12
 800df20:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800df24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df28:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800df2c:	2200      	movs	r2, #0
 800df2e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800df30:	2300      	movs	r3, #0
 800df32:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Service_Handle = htob(Service_Handle, 2);
 800df36:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800df3a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800df3e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800df42:	8812      	ldrh	r2, [r2, #0]
 800df44:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800df46:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800df4a:	3302      	adds	r3, #2
 800df4c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Char_Handle = htob(Char_Handle, 2);
 800df50:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800df54:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800df58:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800df5c:	8812      	ldrh	r2, [r2, #0]
 800df5e:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800df60:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800df64:	3302      	adds	r3, #2
 800df66:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Val_Offset = htob(Val_Offset, 1);
 800df6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800df6e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800df72:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800df76:	7812      	ldrb	r2, [r2, #0]
 800df78:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800df7a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800df7e:	3301      	adds	r3, #1
 800df80:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 800df84:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800df88:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800df8c:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800df90:	7812      	ldrb	r2, [r2, #0]
 800df92:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800df94:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800df98:	3301      	adds	r3, #1
 800df9a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 800df9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dfa2:	1d98      	adds	r0, r3, #6
 800dfa4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dfa8:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800dfac:	781b      	ldrb	r3, [r3, #0]
 800dfae:	461a      	mov	r2, r3
 800dfb0:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800dfb4:	f000 ff1a 	bl	800edec <memcpy>
    index_input += Char_Value_Length*sizeof(uint8_t);
 800dfb8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dfbc:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800dfc0:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800dfc4:	781b      	ldrb	r3, [r3, #0]
 800dfc6:	4413      	add	r3, r2
 800dfc8:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800dfcc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dfd0:	2218      	movs	r2, #24
 800dfd2:	2100      	movs	r1, #0
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	f000 fedd 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800dfda:	233f      	movs	r3, #63	@ 0x3f
 800dfdc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800dfe0:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800dfe4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800dfe8:	f107 030c 	add.w	r3, r7, #12
 800dfec:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800dff0:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800dff4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800dff8:	f107 030b 	add.w	r3, r7, #11
 800dffc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e000:	2301      	movs	r3, #1
 800e002:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e006:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e00a:	2100      	movs	r1, #0
 800e00c:	4618      	mov	r0, r3
 800e00e:	f000 faf7 	bl	800e600 <hci_send_req>
 800e012:	4603      	mov	r3, r0
 800e014:	2b00      	cmp	r3, #0
 800e016:	da01      	bge.n	800e01c <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800e018:	23ff      	movs	r3, #255	@ 0xff
 800e01a:	e00d      	b.n	800e038 <aci_gatt_update_char_value+0x15a>
  if (status) {
 800e01c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e020:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e024:	781b      	ldrb	r3, [r3, #0]
 800e026:	2b00      	cmp	r3, #0
 800e028:	d005      	beq.n	800e036 <aci_gatt_update_char_value+0x158>
    return status;
 800e02a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e02e:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e032:	781b      	ldrb	r3, [r3, #0]
 800e034:	e000      	b.n	800e038 <aci_gatt_update_char_value+0x15a>
  }
  return BLE_STATUS_SUCCESS;
 800e036:	2300      	movs	r3, #0
}
 800e038:	4618      	mov	r0, r3
 800e03a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e03e:	46bd      	mov	sp, r7
 800e040:	bdb0      	pop	{r4, r5, r7, pc}

0800e042 <aci_gatt_allow_read>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gatt_allow_read(uint16_t Connection_Handle)
{
 800e042:	b580      	push	{r7, lr}
 800e044:	b0cc      	sub	sp, #304	@ 0x130
 800e046:	af00      	add	r7, sp, #0
 800e048:	4602      	mov	r2, r0
 800e04a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e04e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e052:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_allow_read_cp0 *cp0 = (aci_gatt_allow_read_cp0*)(cmd_buffer);
 800e054:	f107 030c 	add.w	r3, r7, #12
 800e058:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e05c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e060:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e064:	2200      	movs	r2, #0
 800e066:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e068:	2300      	movs	r3, #0
 800e06a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800e06e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e072:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e076:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e07a:	8812      	ldrh	r2, [r2, #0]
 800e07c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e07e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e082:	3302      	adds	r3, #2
 800e084:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e088:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e08c:	2218      	movs	r2, #24
 800e08e:	2100      	movs	r1, #0
 800e090:	4618      	mov	r0, r3
 800e092:	f000 fe7f 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800e096:	233f      	movs	r3, #63	@ 0x3f
 800e098:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x127;
 800e09c:	f240 1327 	movw	r3, #295	@ 0x127
 800e0a0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e0a4:	f107 030c 	add.w	r3, r7, #12
 800e0a8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e0ac:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e0b0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e0b4:	f107 030b 	add.w	r3, r7, #11
 800e0b8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e0bc:	2301      	movs	r3, #1
 800e0be:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e0c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e0c6:	2100      	movs	r1, #0
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	f000 fa99 	bl	800e600 <hci_send_req>
 800e0ce:	4603      	mov	r3, r0
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	da01      	bge.n	800e0d8 <aci_gatt_allow_read+0x96>
    return BLE_STATUS_TIMEOUT;
 800e0d4:	23ff      	movs	r3, #255	@ 0xff
 800e0d6:	e00d      	b.n	800e0f4 <aci_gatt_allow_read+0xb2>
  if (status) {
 800e0d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e0dc:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e0e0:	781b      	ldrb	r3, [r3, #0]
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d005      	beq.n	800e0f2 <aci_gatt_allow_read+0xb0>
    return status;
 800e0e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e0ea:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e0ee:	781b      	ldrb	r3, [r3, #0]
 800e0f0:	e000      	b.n	800e0f4 <aci_gatt_allow_read+0xb2>
  }
  return BLE_STATUS_SUCCESS;
 800e0f2:	2300      	movs	r3, #0
}
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	bd80      	pop	{r7, pc}

0800e0fe <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 800e0fe:	b580      	push	{r7, lr}
 800e100:	b0cc      	sub	sp, #304	@ 0x130
 800e102:	af00      	add	r7, sp, #0
 800e104:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e108:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e10c:	601a      	str	r2, [r3, #0]
 800e10e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e112:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e116:	4602      	mov	r2, r0
 800e118:	701a      	strb	r2, [r3, #0]
 800e11a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e11e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e122:	460a      	mov	r2, r1
 800e124:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800e126:	f107 030c 	add.w	r3, r7, #12
 800e12a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e12e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e132:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e136:	2200      	movs	r2, #0
 800e138:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e13a:	2300      	movs	r3, #0
 800e13c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Offset = htob(Offset, 1);
 800e140:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e144:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e148:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e14c:	7812      	ldrb	r2, [r2, #0]
 800e14e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e150:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e154:	3301      	adds	r3, #1
 800e156:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Length = htob(Length, 1);
 800e15a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e15e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e162:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e166:	7812      	ldrb	r2, [r2, #0]
 800e168:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e16a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e16e:	3301      	adds	r3, #1
 800e170:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 800e174:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e178:	1c98      	adds	r0, r3, #2
 800e17a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e17e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e182:	781a      	ldrb	r2, [r3, #0]
 800e184:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e188:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e18c:	6819      	ldr	r1, [r3, #0]
 800e18e:	f000 fe2d 	bl	800edec <memcpy>
    index_input += Length*sizeof(uint8_t);
 800e192:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e196:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e19a:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800e19e:	781b      	ldrb	r3, [r3, #0]
 800e1a0:	4413      	add	r3, r2
 800e1a2:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e1a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e1aa:	2218      	movs	r2, #24
 800e1ac:	2100      	movs	r1, #0
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	f000 fdf0 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800e1b4:	233f      	movs	r3, #63	@ 0x3f
 800e1b6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800e1ba:	230c      	movs	r3, #12
 800e1bc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e1c0:	f107 030c 	add.w	r3, r7, #12
 800e1c4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e1c8:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e1cc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e1d0:	f107 030b 	add.w	r3, r7, #11
 800e1d4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e1d8:	2301      	movs	r3, #1
 800e1da:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e1de:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e1e2:	2100      	movs	r1, #0
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	f000 fa0b 	bl	800e600 <hci_send_req>
 800e1ea:	4603      	mov	r3, r0
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	da01      	bge.n	800e1f4 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800e1f0:	23ff      	movs	r3, #255	@ 0xff
 800e1f2:	e00d      	b.n	800e210 <aci_hal_write_config_data+0x112>
  if (status) {
 800e1f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e1f8:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e1fc:	781b      	ldrb	r3, [r3, #0]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d005      	beq.n	800e20e <aci_hal_write_config_data+0x110>
    return status;
 800e202:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e206:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e20a:	781b      	ldrb	r3, [r3, #0]
 800e20c:	e000      	b.n	800e210 <aci_hal_write_config_data+0x112>
  }
  return BLE_STATUS_SUCCESS;
 800e20e:	2300      	movs	r3, #0
}
 800e210:	4618      	mov	r0, r3
 800e212:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e216:	46bd      	mov	sp, r7
 800e218:	bd80      	pop	{r7, pc}

0800e21a <aci_hal_read_config_data>:
tBleStatus aci_hal_read_config_data(uint8_t Offset,
                                    uint8_t *Data_Length,
                                    uint8_t Data[])
{
 800e21a:	b580      	push	{r7, lr}
 800e21c:	b0ee      	sub	sp, #440	@ 0x1b8
 800e21e:	af00      	add	r7, sp, #0
 800e220:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e224:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800e228:	6019      	str	r1, [r3, #0]
 800e22a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e22e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800e232:	601a      	str	r2, [r3, #0]
 800e234:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e238:	f2a3 13a9 	subw	r3, r3, #425	@ 0x1a9
 800e23c:	4602      	mov	r2, r0
 800e23e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_read_config_data_cp0 *cp0 = (aci_hal_read_config_data_cp0*)(cmd_buffer);
 800e240:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800e244:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
  aci_hal_read_config_data_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800e248:	f107 0314 	add.w	r3, r7, #20
 800e24c:	2280      	movs	r2, #128	@ 0x80
 800e24e:	2100      	movs	r1, #0
 800e250:	4618      	mov	r0, r3
 800e252:	f000 fd9f 	bl	800ed94 <memset>
  uint8_t index_input = 0;
 800e256:	2300      	movs	r3, #0
 800e258:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
  cp0->Offset = htob(Offset, 1);
 800e25c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800e260:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 800e264:	f2a2 12a9 	subw	r2, r2, #425	@ 0x1a9
 800e268:	7812      	ldrb	r2, [r2, #0]
 800e26a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e26c:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 800e270:	3301      	adds	r3, #1
 800e272:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e276:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800e27a:	2218      	movs	r2, #24
 800e27c:	2100      	movs	r1, #0
 800e27e:	4618      	mov	r0, r3
 800e280:	f000 fd88 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800e284:	233f      	movs	r3, #63	@ 0x3f
 800e286:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198
  rq.ocf = 0x00d;
 800e28a:	230d      	movs	r3, #13
 800e28c:	f8a7 319a 	strh.w	r3, [r7, #410]	@ 0x19a
  rq.cparam = cmd_buffer;
 800e290:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800e294:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
  rq.clen = index_input;
 800e298:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 800e29c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
  rq.rparam = &resp;
 800e2a0:	f107 0314 	add.w	r3, r7, #20
 800e2a4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
  rq.rlen = sizeof(resp);
 800e2a8:	2380      	movs	r3, #128	@ 0x80
 800e2aa:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  if (hci_send_req(&rq, FALSE) < 0)
 800e2ae:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800e2b2:	2100      	movs	r1, #0
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	f000 f9a3 	bl	800e600 <hci_send_req>
 800e2ba:	4603      	mov	r3, r0
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	da01      	bge.n	800e2c4 <aci_hal_read_config_data+0xaa>
    return BLE_STATUS_TIMEOUT;
 800e2c0:	23ff      	movs	r3, #255	@ 0xff
 800e2c2:	e029      	b.n	800e318 <aci_hal_read_config_data+0xfe>
  if (resp.Status) {
 800e2c4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e2c8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800e2cc:	781b      	ldrb	r3, [r3, #0]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d005      	beq.n	800e2de <aci_hal_read_config_data+0xc4>
    return resp.Status;
 800e2d2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e2d6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800e2da:	781b      	ldrb	r3, [r3, #0]
 800e2dc:	e01c      	b.n	800e318 <aci_hal_read_config_data+0xfe>
  }
  *Data_Length = btoh(resp.Data_Length, 1);
 800e2de:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e2e2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800e2e6:	785a      	ldrb	r2, [r3, #1]
 800e2e8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e2ec:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	701a      	strb	r2, [r3, #0]
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
 800e2f4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e2f8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	781b      	ldrb	r3, [r3, #0]
 800e300:	461a      	mov	r2, r3
 800e302:	f107 0314 	add.w	r3, r7, #20
 800e306:	1c99      	adds	r1, r3, #2
 800e308:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e30c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800e310:	6818      	ldr	r0, [r3, #0]
 800e312:	f000 fd6b 	bl	800edec <memcpy>
  return BLE_STATUS_SUCCESS;
 800e316:	2300      	movs	r3, #0
}
 800e318:	4618      	mov	r0, r3
 800e31a:	f507 77dc 	add.w	r7, r7, #440	@ 0x1b8
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}

0800e322 <aci_hal_set_tx_power_level>:
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 800e322:	b580      	push	{r7, lr}
 800e324:	b0cc      	sub	sp, #304	@ 0x130
 800e326:	af00      	add	r7, sp, #0
 800e328:	4602      	mov	r2, r0
 800e32a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e32e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e332:	701a      	strb	r2, [r3, #0]
 800e334:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e338:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e33c:	460a      	mov	r2, r1
 800e33e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800e340:	f107 030c 	add.w	r3, r7, #12
 800e344:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e348:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e34c:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e350:	2200      	movs	r2, #0
 800e352:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e354:	2300      	movs	r3, #0
 800e356:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->En_High_Power = htob(En_High_Power, 1);
 800e35a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e35e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e362:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e366:	7812      	ldrb	r2, [r2, #0]
 800e368:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e36a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e36e:	3301      	adds	r3, #1
 800e370:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->PA_Level = htob(PA_Level, 1);
 800e374:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e378:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e37c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e380:	7812      	ldrb	r2, [r2, #0]
 800e382:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e384:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e388:	3301      	adds	r3, #1
 800e38a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e38e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e392:	2218      	movs	r2, #24
 800e394:	2100      	movs	r1, #0
 800e396:	4618      	mov	r0, r3
 800e398:	f000 fcfc 	bl	800ed94 <memset>
  rq.ogf = 0x3f;
 800e39c:	233f      	movs	r3, #63	@ 0x3f
 800e39e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800e3a2:	230f      	movs	r3, #15
 800e3a4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e3a8:	f107 030c 	add.w	r3, r7, #12
 800e3ac:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e3b0:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e3b4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e3b8:	f107 030b 	add.w	r3, r7, #11
 800e3bc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e3c0:	2301      	movs	r3, #1
 800e3c2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e3c6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e3ca:	2100      	movs	r1, #0
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	f000 f917 	bl	800e600 <hci_send_req>
 800e3d2:	4603      	mov	r3, r0
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	da01      	bge.n	800e3dc <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800e3d8:	23ff      	movs	r3, #255	@ 0xff
 800e3da:	e00d      	b.n	800e3f8 <aci_hal_set_tx_power_level+0xd6>
  if (status) {
 800e3dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e3e0:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e3e4:	781b      	ldrb	r3, [r3, #0]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d005      	beq.n	800e3f6 <aci_hal_set_tx_power_level+0xd4>
    return status;
 800e3ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e3ee:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e3f2:	781b      	ldrb	r3, [r3, #0]
 800e3f4:	e000      	b.n	800e3f8 <aci_hal_set_tx_power_level+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800e3f6:	2300      	movs	r3, #0
}
 800e3f8:	4618      	mov	r0, r3
 800e3fa:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd80      	pop	{r7, pc}

0800e402 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800e402:	b480      	push	{r7}
 800e404:	b085      	sub	sp, #20
 800e406:	af00      	add	r7, sp, #0
 800e408:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	3308      	adds	r3, #8
 800e40e:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	781b      	ldrb	r3, [r3, #0]
 800e414:	2b04      	cmp	r3, #4
 800e416:	d001      	beq.n	800e41c <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800e418:	2301      	movs	r3, #1
 800e41a:	e00c      	b.n	800e436 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	3302      	adds	r3, #2
 800e420:	781b      	ldrb	r3, [r3, #0]
 800e422:	461a      	mov	r2, r3
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800e42a:	3b03      	subs	r3, #3
 800e42c:	429a      	cmp	r2, r3
 800e42e:	d001      	beq.n	800e434 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800e430:	2302      	movs	r3, #2
 800e432:	e000      	b.n	800e436 <verify_packet+0x34>
  
  return 0;      
 800e434:	2300      	movs	r3, #0
}
 800e436:	4618      	mov	r0, r3
 800e438:	3714      	adds	r7, #20
 800e43a:	46bd      	mov	sp, r7
 800e43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e440:	4770      	bx	lr
	...

0800e444 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800e444:	b580      	push	{r7, lr}
 800e446:	b0a6      	sub	sp, #152	@ 0x98
 800e448:	af00      	add	r7, sp, #0
 800e44a:	607b      	str	r3, [r7, #4]
 800e44c:	4603      	mov	r3, r0
 800e44e:	81fb      	strh	r3, [r7, #14]
 800e450:	460b      	mov	r3, r1
 800e452:	81bb      	strh	r3, [r7, #12]
 800e454:	4613      	mov	r3, r2
 800e456:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800e458:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e45c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e460:	b21a      	sxth	r2, r3
 800e462:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e466:	029b      	lsls	r3, r3, #10
 800e468:	b21b      	sxth	r3, r3
 800e46a:	4313      	orrs	r3, r2
 800e46c:	b21b      	sxth	r3, r3
 800e46e:	b29b      	uxth	r3, r3
 800e470:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800e472:	7afb      	ldrb	r3, [r7, #11]
 800e474:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800e476:	2301      	movs	r3, #1
 800e478:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800e47a:	f107 0318 	add.w	r3, r7, #24
 800e47e:	3301      	adds	r3, #1
 800e480:	461a      	mov	r2, r3
 800e482:	f107 0314 	add.w	r3, r7, #20
 800e486:	8819      	ldrh	r1, [r3, #0]
 800e488:	789b      	ldrb	r3, [r3, #2]
 800e48a:	8011      	strh	r1, [r2, #0]
 800e48c:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800e48e:	f107 0318 	add.w	r3, r7, #24
 800e492:	3304      	adds	r3, #4
 800e494:	7afa      	ldrb	r2, [r7, #11]
 800e496:	6879      	ldr	r1, [r7, #4]
 800e498:	4618      	mov	r0, r3
 800e49a:	f000 fca7 	bl	800edec <memcpy>
  
  if (hciContext.io.Send)
 800e49e:	4b09      	ldr	r3, [pc, #36]	@ (800e4c4 <send_cmd+0x80>)
 800e4a0:	691b      	ldr	r3, [r3, #16]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d009      	beq.n	800e4ba <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800e4a6:	4b07      	ldr	r3, [pc, #28]	@ (800e4c4 <send_cmd+0x80>)
 800e4a8:	691b      	ldr	r3, [r3, #16]
 800e4aa:	7afa      	ldrb	r2, [r7, #11]
 800e4ac:	b292      	uxth	r2, r2
 800e4ae:	3204      	adds	r2, #4
 800e4b0:	b291      	uxth	r1, r2
 800e4b2:	f107 0218 	add.w	r2, r7, #24
 800e4b6:	4610      	mov	r0, r2
 800e4b8:	4798      	blx	r3
  }
}
 800e4ba:	bf00      	nop
 800e4bc:	3798      	adds	r7, #152	@ 0x98
 800e4be:	46bd      	mov	sp, r7
 800e4c0:	bd80      	pop	{r7, pc}
 800e4c2:	bf00      	nop
 800e4c4:	20000dfc 	.word	0x20000dfc

0800e4c8 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b084      	sub	sp, #16
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
 800e4d0:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800e4d2:	e00a      	b.n	800e4ea <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800e4d4:	f107 030c 	add.w	r3, r7, #12
 800e4d8:	4619      	mov	r1, r3
 800e4da:	6838      	ldr	r0, [r7, #0]
 800e4dc:	f000 fae8 	bl	800eab0 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	4619      	mov	r1, r3
 800e4e4:	6878      	ldr	r0, [r7, #4]
 800e4e6:	f000 fa4f 	bl	800e988 <list_insert_head>
  while (!list_is_empty(src_list))
 800e4ea:	6838      	ldr	r0, [r7, #0]
 800e4ec:	f000 fa2a 	bl	800e944 <list_is_empty>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d0ee      	beq.n	800e4d4 <move_list+0xc>
  }
}
 800e4f6:	bf00      	nop
 800e4f8:	bf00      	nop
 800e4fa:	3710      	adds	r7, #16
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	bd80      	pop	{r7, pc}

0800e500 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800e500:	b580      	push	{r7, lr}
 800e502:	b082      	sub	sp, #8
 800e504:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800e506:	e009      	b.n	800e51c <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800e508:	1d3b      	adds	r3, r7, #4
 800e50a:	4619      	mov	r1, r3
 800e50c:	4809      	ldr	r0, [pc, #36]	@ (800e534 <free_event_list+0x34>)
 800e50e:	f000 faa8 	bl	800ea62 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	4619      	mov	r1, r3
 800e516:	4808      	ldr	r0, [pc, #32]	@ (800e538 <free_event_list+0x38>)
 800e518:	f000 fa5c 	bl	800e9d4 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800e51c:	4806      	ldr	r0, [pc, #24]	@ (800e538 <free_event_list+0x38>)
 800e51e:	f000 faee 	bl	800eafe <list_get_size>
 800e522:	4603      	mov	r3, r0
 800e524:	2b04      	cmp	r3, #4
 800e526:	ddef      	ble.n	800e508 <free_event_list+0x8>
  }
}
 800e528:	bf00      	nop
 800e52a:	bf00      	nop
 800e52c:	3708      	adds	r7, #8
 800e52e:	46bd      	mov	sp, r7
 800e530:	bd80      	pop	{r7, pc}
 800e532:	bf00      	nop
 800e534:	2000087c 	.word	0x2000087c
 800e538:	20000874 	.word	0x20000874

0800e53c <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b084      	sub	sp, #16
 800e540:	af00      	add	r7, sp, #0
 800e542:	6078      	str	r0, [r7, #4]
 800e544:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d002      	beq.n	800e552 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800e54c:	4a18      	ldr	r2, [pc, #96]	@ (800e5b0 <hci_init+0x74>)
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800e552:	4818      	ldr	r0, [pc, #96]	@ (800e5b4 <hci_init+0x78>)
 800e554:	f000 f9e6 	bl	800e924 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800e558:	4817      	ldr	r0, [pc, #92]	@ (800e5b8 <hci_init+0x7c>)
 800e55a:	f000 f9e3 	bl	800e924 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800e55e:	f7f3 f8d1 	bl	8001704 <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800e562:	2300      	movs	r3, #0
 800e564:	73fb      	strb	r3, [r7, #15]
 800e566:	e00c      	b.n	800e582 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800e568:	7bfb      	ldrb	r3, [r7, #15]
 800e56a:	228c      	movs	r2, #140	@ 0x8c
 800e56c:	fb02 f303 	mul.w	r3, r2, r3
 800e570:	4a12      	ldr	r2, [pc, #72]	@ (800e5bc <hci_init+0x80>)
 800e572:	4413      	add	r3, r2
 800e574:	4619      	mov	r1, r3
 800e576:	480f      	ldr	r0, [pc, #60]	@ (800e5b4 <hci_init+0x78>)
 800e578:	f000 fa2c 	bl	800e9d4 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800e57c:	7bfb      	ldrb	r3, [r7, #15]
 800e57e:	3301      	adds	r3, #1
 800e580:	73fb      	strb	r3, [r7, #15]
 800e582:	7bfb      	ldrb	r3, [r7, #15]
 800e584:	2b09      	cmp	r3, #9
 800e586:	d9ef      	bls.n	800e568 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800e588:	4b09      	ldr	r3, [pc, #36]	@ (800e5b0 <hci_init+0x74>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d003      	beq.n	800e598 <hci_init+0x5c>
 800e590:	4b07      	ldr	r3, [pc, #28]	@ (800e5b0 <hci_init+0x74>)
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	2000      	movs	r0, #0
 800e596:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800e598:	4b05      	ldr	r3, [pc, #20]	@ (800e5b0 <hci_init+0x74>)
 800e59a:	689b      	ldr	r3, [r3, #8]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d002      	beq.n	800e5a6 <hci_init+0x6a>
 800e5a0:	4b03      	ldr	r3, [pc, #12]	@ (800e5b0 <hci_init+0x74>)
 800e5a2:	689b      	ldr	r3, [r3, #8]
 800e5a4:	4798      	blx	r3
}
 800e5a6:	bf00      	nop
 800e5a8:	3710      	adds	r7, #16
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	bd80      	pop	{r7, pc}
 800e5ae:	bf00      	nop
 800e5b0:	20000dfc 	.word	0x20000dfc
 800e5b4:	20000874 	.word	0x20000874
 800e5b8:	2000087c 	.word	0x2000087c
 800e5bc:	20000884 	.word	0x20000884

0800e5c0 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800e5c0:	b480      	push	{r7}
 800e5c2:	b083      	sub	sp, #12
 800e5c4:	af00      	add	r7, sp, #0
 800e5c6:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	4a0b      	ldr	r2, [pc, #44]	@ (800e5fc <hci_register_io_bus+0x3c>)
 800e5ce:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	68db      	ldr	r3, [r3, #12]
 800e5d4:	4a09      	ldr	r2, [pc, #36]	@ (800e5fc <hci_register_io_bus+0x3c>)
 800e5d6:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	691b      	ldr	r3, [r3, #16]
 800e5dc:	4a07      	ldr	r2, [pc, #28]	@ (800e5fc <hci_register_io_bus+0x3c>)
 800e5de:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	699b      	ldr	r3, [r3, #24]
 800e5e4:	4a05      	ldr	r2, [pc, #20]	@ (800e5fc <hci_register_io_bus+0x3c>)
 800e5e6:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	689b      	ldr	r3, [r3, #8]
 800e5ec:	4a03      	ldr	r2, [pc, #12]	@ (800e5fc <hci_register_io_bus+0x3c>)
 800e5ee:	6093      	str	r3, [r2, #8]
}
 800e5f0:	bf00      	nop
 800e5f2:	370c      	adds	r7, #12
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5fa:	4770      	bx	lr
 800e5fc:	20000dfc 	.word	0x20000dfc

0800e600 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b08e      	sub	sp, #56	@ 0x38
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
 800e608:	460b      	mov	r3, r1
 800e60a:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	885b      	ldrh	r3, [r3, #2]
 800e610:	b21b      	sxth	r3, r3
 800e612:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e616:	b21a      	sxth	r2, r3
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	881b      	ldrh	r3, [r3, #0]
 800e61c:	b21b      	sxth	r3, r3
 800e61e:	029b      	lsls	r3, r3, #10
 800e620:	b21b      	sxth	r3, r3
 800e622:	4313      	orrs	r3, r2
 800e624:	b21b      	sxth	r3, r3
 800e626:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800e628:	2300      	movs	r3, #0
 800e62a:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800e62c:	f107 0308 	add.w	r3, r7, #8
 800e630:	4618      	mov	r0, r3
 800e632:	f000 f977 	bl	800e924 <list_init_head>

  free_event_list();
 800e636:	f7ff ff63 	bl	800e500 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	8818      	ldrh	r0, [r3, #0]
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	8859      	ldrh	r1, [r3, #2]
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	68db      	ldr	r3, [r3, #12]
 800e646:	b2da      	uxtb	r2, r3
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	689b      	ldr	r3, [r3, #8]
 800e64c:	f7ff fefa 	bl	800e444 <send_cmd>
  
  if (async)
 800e650:	78fb      	ldrb	r3, [r7, #3]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d001      	beq.n	800e65a <hci_send_req+0x5a>
  {
    return 0;
 800e656:	2300      	movs	r3, #0
 800e658:	e0e2      	b.n	800e820 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800e65a:	f7f4 fc05 	bl	8002e68 <HAL_GetTick>
 800e65e:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800e660:	f7f4 fc02 	bl	8002e68 <HAL_GetTick>
 800e664:	4602      	mov	r2, r0
 800e666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e668:	1ad3      	subs	r3, r2, r3
 800e66a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e66e:	f200 80b3 	bhi.w	800e7d8 <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800e672:	486d      	ldr	r0, [pc, #436]	@ (800e828 <hci_send_req+0x228>)
 800e674:	f000 f966 	bl	800e944 <list_is_empty>
 800e678:	4603      	mov	r3, r0
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d000      	beq.n	800e680 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800e67e:	e7ef      	b.n	800e660 <hci_send_req+0x60>
      {
        break;
 800e680:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800e682:	f107 0310 	add.w	r3, r7, #16
 800e686:	4619      	mov	r1, r3
 800e688:	4867      	ldr	r0, [pc, #412]	@ (800e828 <hci_send_req+0x228>)
 800e68a:	f000 f9ea 	bl	800ea62 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800e68e:	693b      	ldr	r3, [r7, #16]
 800e690:	3308      	adds	r3, #8
 800e692:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800e694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e696:	781b      	ldrb	r3, [r3, #0]
 800e698:	2b04      	cmp	r3, #4
 800e69a:	d17f      	bne.n	800e79c <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 800e69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e69e:	3301      	adds	r3, #1
 800e6a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800e6a2:	693b      	ldr	r3, [r7, #16]
 800e6a4:	3308      	adds	r3, #8
 800e6a6:	3303      	adds	r3, #3
 800e6a8:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800e6aa:	693b      	ldr	r3, [r7, #16]
 800e6ac:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800e6b0:	3b03      	subs	r3, #3
 800e6b2:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800e6b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6b6:	781b      	ldrb	r3, [r3, #0]
 800e6b8:	2b3e      	cmp	r3, #62	@ 0x3e
 800e6ba:	d04c      	beq.n	800e756 <hci_send_req+0x156>
 800e6bc:	2b3e      	cmp	r3, #62	@ 0x3e
 800e6be:	dc68      	bgt.n	800e792 <hci_send_req+0x192>
 800e6c0:	2b10      	cmp	r3, #16
 800e6c2:	f000 808b 	beq.w	800e7dc <hci_send_req+0x1dc>
 800e6c6:	2b10      	cmp	r3, #16
 800e6c8:	dc63      	bgt.n	800e792 <hci_send_req+0x192>
 800e6ca:	2b0e      	cmp	r3, #14
 800e6cc:	d023      	beq.n	800e716 <hci_send_req+0x116>
 800e6ce:	2b0f      	cmp	r3, #15
 800e6d0:	d15f      	bne.n	800e792 <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800e6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6d4:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800e6d6:	69bb      	ldr	r3, [r7, #24]
 800e6d8:	885b      	ldrh	r3, [r3, #2]
 800e6da:	b29b      	uxth	r3, r3
 800e6dc:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e6de:	429a      	cmp	r2, r3
 800e6e0:	d17e      	bne.n	800e7e0 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	685b      	ldr	r3, [r3, #4]
 800e6e6:	2b0f      	cmp	r3, #15
 800e6e8:	d004      	beq.n	800e6f4 <hci_send_req+0xf4>
          if (cs->status) {
 800e6ea:	69bb      	ldr	r3, [r7, #24]
 800e6ec:	781b      	ldrb	r3, [r3, #0]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d051      	beq.n	800e796 <hci_send_req+0x196>
            goto failed;
 800e6f2:	e078      	b.n	800e7e6 <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	695a      	ldr	r2, [r3, #20]
 800e6f8:	6a3b      	ldr	r3, [r7, #32]
 800e6fa:	429a      	cmp	r2, r3
 800e6fc:	bf28      	it	cs
 800e6fe:	461a      	movcs	r2, r3
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	6918      	ldr	r0, [r3, #16]
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	695b      	ldr	r3, [r3, #20]
 800e70c:	461a      	mov	r2, r3
 800e70e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e710:	f000 fb6c 	bl	800edec <memcpy>
        goto done;
 800e714:	e078      	b.n	800e808 <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800e716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e718:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800e71a:	697b      	ldr	r3, [r7, #20]
 800e71c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e720:	b29b      	uxth	r3, r3
 800e722:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e724:	429a      	cmp	r2, r3
 800e726:	d15d      	bne.n	800e7e4 <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800e728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e72a:	3303      	adds	r3, #3
 800e72c:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800e72e:	6a3b      	ldr	r3, [r7, #32]
 800e730:	3b03      	subs	r3, #3
 800e732:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	695a      	ldr	r2, [r3, #20]
 800e738:	6a3b      	ldr	r3, [r7, #32]
 800e73a:	429a      	cmp	r2, r3
 800e73c:	bf28      	it	cs
 800e73e:	461a      	movcs	r2, r3
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	6918      	ldr	r0, [r3, #16]
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	695b      	ldr	r3, [r3, #20]
 800e74c:	461a      	mov	r2, r3
 800e74e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e750:	f000 fb4c 	bl	800edec <memcpy>
        goto done;
 800e754:	e058      	b.n	800e808 <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800e756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e758:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800e75a:	69fb      	ldr	r3, [r7, #28]
 800e75c:	781b      	ldrb	r3, [r3, #0]
 800e75e:	461a      	mov	r2, r3
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	685b      	ldr	r3, [r3, #4]
 800e764:	429a      	cmp	r2, r3
 800e766:	d118      	bne.n	800e79a <hci_send_req+0x19a>
          break;
      
        len -= 1;
 800e768:	6a3b      	ldr	r3, [r7, #32]
 800e76a:	3b01      	subs	r3, #1
 800e76c:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	695a      	ldr	r2, [r3, #20]
 800e772:	6a3b      	ldr	r3, [r7, #32]
 800e774:	429a      	cmp	r2, r3
 800e776:	bf28      	it	cs
 800e778:	461a      	movcs	r2, r3
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	6918      	ldr	r0, [r3, #16]
 800e782:	69fb      	ldr	r3, [r7, #28]
 800e784:	1c59      	adds	r1, r3, #1
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	695b      	ldr	r3, [r3, #20]
 800e78a:	461a      	mov	r2, r3
 800e78c:	f000 fb2e 	bl	800edec <memcpy>
        goto done;
 800e790:	e03a      	b.n	800e808 <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800e792:	bf00      	nop
 800e794:	e002      	b.n	800e79c <hci_send_req+0x19c>
          break;
 800e796:	bf00      	nop
 800e798:	e000      	b.n	800e79c <hci_send_req+0x19c>
          break;
 800e79a:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800e79c:	4823      	ldr	r0, [pc, #140]	@ (800e82c <hci_send_req+0x22c>)
 800e79e:	f000 f8d1 	bl	800e944 <list_is_empty>
 800e7a2:	4603      	mov	r3, r0
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d00d      	beq.n	800e7c4 <hci_send_req+0x1c4>
 800e7a8:	481f      	ldr	r0, [pc, #124]	@ (800e828 <hci_send_req+0x228>)
 800e7aa:	f000 f8cb 	bl	800e944 <list_is_empty>
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d007      	beq.n	800e7c4 <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800e7b4:	693b      	ldr	r3, [r7, #16]
 800e7b6:	4619      	mov	r1, r3
 800e7b8:	481c      	ldr	r0, [pc, #112]	@ (800e82c <hci_send_req+0x22c>)
 800e7ba:	f000 f90b 	bl	800e9d4 <list_insert_tail>
      hciReadPacket=NULL;
 800e7be:	2300      	movs	r3, #0
 800e7c0:	613b      	str	r3, [r7, #16]
 800e7c2:	e008      	b.n	800e7d6 <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800e7c4:	693a      	ldr	r2, [r7, #16]
 800e7c6:	f107 0308 	add.w	r3, r7, #8
 800e7ca:	4611      	mov	r1, r2
 800e7cc:	4618      	mov	r0, r3
 800e7ce:	f000 f901 	bl	800e9d4 <list_insert_tail>
      hciReadPacket=NULL;
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	613b      	str	r3, [r7, #16]
  {
 800e7d6:	e740      	b.n	800e65a <hci_send_req+0x5a>
        goto failed;
 800e7d8:	bf00      	nop
 800e7da:	e004      	b.n	800e7e6 <hci_send_req+0x1e6>
        goto failed;
 800e7dc:	bf00      	nop
 800e7de:	e002      	b.n	800e7e6 <hci_send_req+0x1e6>
          goto failed;
 800e7e0:	bf00      	nop
 800e7e2:	e000      	b.n	800e7e6 <hci_send_req+0x1e6>
          goto failed;
 800e7e4:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800e7e6:	693b      	ldr	r3, [r7, #16]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d004      	beq.n	800e7f6 <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800e7ec:	693b      	ldr	r3, [r7, #16]
 800e7ee:	4619      	mov	r1, r3
 800e7f0:	480e      	ldr	r0, [pc, #56]	@ (800e82c <hci_send_req+0x22c>)
 800e7f2:	f000 f8c9 	bl	800e988 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800e7f6:	f107 0308 	add.w	r3, r7, #8
 800e7fa:	4619      	mov	r1, r3
 800e7fc:	480a      	ldr	r0, [pc, #40]	@ (800e828 <hci_send_req+0x228>)
 800e7fe:	f7ff fe63 	bl	800e4c8 <move_list>

  return -1;
 800e802:	f04f 33ff 	mov.w	r3, #4294967295
 800e806:	e00b      	b.n	800e820 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800e808:	693b      	ldr	r3, [r7, #16]
 800e80a:	4619      	mov	r1, r3
 800e80c:	4807      	ldr	r0, [pc, #28]	@ (800e82c <hci_send_req+0x22c>)
 800e80e:	f000 f8bb 	bl	800e988 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800e812:	f107 0308 	add.w	r3, r7, #8
 800e816:	4619      	mov	r1, r3
 800e818:	4803      	ldr	r0, [pc, #12]	@ (800e828 <hci_send_req+0x228>)
 800e81a:	f7ff fe55 	bl	800e4c8 <move_list>

  return 0;
 800e81e:	2300      	movs	r3, #0
}
 800e820:	4618      	mov	r0, r3
 800e822:	3738      	adds	r7, #56	@ 0x38
 800e824:	46bd      	mov	sp, r7
 800e826:	bd80      	pop	{r7, pc}
 800e828:	2000087c 	.word	0x2000087c
 800e82c:	20000874 	.word	0x20000874

0800e830 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b082      	sub	sp, #8
 800e834:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800e836:	2300      	movs	r3, #0
 800e838:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800e83a:	e013      	b.n	800e864 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800e83c:	1d3b      	adds	r3, r7, #4
 800e83e:	4619      	mov	r1, r3
 800e840:	480e      	ldr	r0, [pc, #56]	@ (800e87c <hci_user_evt_proc+0x4c>)
 800e842:	f000 f90e 	bl	800ea62 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800e846:	4b0e      	ldr	r3, [pc, #56]	@ (800e880 <hci_user_evt_proc+0x50>)
 800e848:	69db      	ldr	r3, [r3, #28]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d005      	beq.n	800e85a <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800e84e:	4b0c      	ldr	r3, [pc, #48]	@ (800e880 <hci_user_evt_proc+0x50>)
 800e850:	69db      	ldr	r3, [r3, #28]
 800e852:	687a      	ldr	r2, [r7, #4]
 800e854:	3208      	adds	r2, #8
 800e856:	4610      	mov	r0, r2
 800e858:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	4619      	mov	r1, r3
 800e85e:	4809      	ldr	r0, [pc, #36]	@ (800e884 <hci_user_evt_proc+0x54>)
 800e860:	f000 f8b8 	bl	800e9d4 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800e864:	4805      	ldr	r0, [pc, #20]	@ (800e87c <hci_user_evt_proc+0x4c>)
 800e866:	f000 f86d 	bl	800e944 <list_is_empty>
 800e86a:	4603      	mov	r3, r0
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d0e5      	beq.n	800e83c <hci_user_evt_proc+0xc>
  }
}
 800e870:	bf00      	nop
 800e872:	bf00      	nop
 800e874:	3708      	adds	r7, #8
 800e876:	46bd      	mov	sp, r7
 800e878:	bd80      	pop	{r7, pc}
 800e87a:	bf00      	nop
 800e87c:	2000087c 	.word	0x2000087c
 800e880:	20000dfc 	.word	0x20000dfc
 800e884:	20000874 	.word	0x20000874

0800e888 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b086      	sub	sp, #24
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 800e890:	2300      	movs	r3, #0
 800e892:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800e894:	2300      	movs	r3, #0
 800e896:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800e898:	481f      	ldr	r0, [pc, #124]	@ (800e918 <hci_notify_asynch_evt+0x90>)
 800e89a:	f000 f853 	bl	800e944 <list_is_empty>
 800e89e:	4603      	mov	r3, r0
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d132      	bne.n	800e90a <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800e8a4:	f107 030c 	add.w	r3, r7, #12
 800e8a8:	4619      	mov	r1, r3
 800e8aa:	481b      	ldr	r0, [pc, #108]	@ (800e918 <hci_notify_asynch_evt+0x90>)
 800e8ac:	f000 f8d9 	bl	800ea62 <list_remove_head>
    
    if (hciContext.io.Receive)
 800e8b0:	4b1a      	ldr	r3, [pc, #104]	@ (800e91c <hci_notify_asynch_evt+0x94>)
 800e8b2:	68db      	ldr	r3, [r3, #12]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d02a      	beq.n	800e90e <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800e8b8:	4b18      	ldr	r3, [pc, #96]	@ (800e91c <hci_notify_asynch_evt+0x94>)
 800e8ba:	68db      	ldr	r3, [r3, #12]
 800e8bc:	68fa      	ldr	r2, [r7, #12]
 800e8be:	3208      	adds	r2, #8
 800e8c0:	2180      	movs	r1, #128	@ 0x80
 800e8c2:	4610      	mov	r0, r2
 800e8c4:	4798      	blx	r3
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800e8ca:	7cfb      	ldrb	r3, [r7, #19]
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d016      	beq.n	800e8fe <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	7cfa      	ldrb	r2, [r7, #19]
 800e8d4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	4618      	mov	r0, r3
 800e8dc:	f7ff fd91 	bl	800e402 <verify_packet>
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d105      	bne.n	800e8f2 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	4619      	mov	r1, r3
 800e8ea:	480d      	ldr	r0, [pc, #52]	@ (800e920 <hci_notify_asynch_evt+0x98>)
 800e8ec:	f000 f872 	bl	800e9d4 <list_insert_tail>
 800e8f0:	e00d      	b.n	800e90e <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	4619      	mov	r1, r3
 800e8f6:	4808      	ldr	r0, [pc, #32]	@ (800e918 <hci_notify_asynch_evt+0x90>)
 800e8f8:	f000 f846 	bl	800e988 <list_insert_head>
 800e8fc:	e007      	b.n	800e90e <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	4619      	mov	r1, r3
 800e902:	4805      	ldr	r0, [pc, #20]	@ (800e918 <hci_notify_asynch_evt+0x90>)
 800e904:	f000 f840 	bl	800e988 <list_insert_head>
 800e908:	e001      	b.n	800e90e <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800e90a:	2301      	movs	r3, #1
 800e90c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800e90e:	697b      	ldr	r3, [r7, #20]
  
}
 800e910:	4618      	mov	r0, r3
 800e912:	3718      	adds	r7, #24
 800e914:	46bd      	mov	sp, r7
 800e916:	bd80      	pop	{r7, pc}
 800e918:	20000874 	.word	0x20000874
 800e91c:	20000dfc 	.word	0x20000dfc
 800e920:	2000087c 	.word	0x2000087c

0800e924 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800e924:	b480      	push	{r7}
 800e926:	b083      	sub	sp, #12
 800e928:	af00      	add	r7, sp, #0
 800e92a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	687a      	ldr	r2, [r7, #4]
 800e930:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	687a      	ldr	r2, [r7, #4]
 800e936:	605a      	str	r2, [r3, #4]
}
 800e938:	bf00      	nop
 800e93a:	370c      	adds	r7, #12
 800e93c:	46bd      	mov	sp, r7
 800e93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e942:	4770      	bx	lr

0800e944 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800e944:	b480      	push	{r7}
 800e946:	b087      	sub	sp, #28
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800e94c:	f3ef 8310 	mrs	r3, PRIMASK
 800e950:	60fb      	str	r3, [r7, #12]
  return(result);
 800e952:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e954:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800e956:	b672      	cpsid	i
}
 800e958:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	687a      	ldr	r2, [r7, #4]
 800e960:	429a      	cmp	r2, r3
 800e962:	d102      	bne.n	800e96a <list_is_empty+0x26>
  {
    return_value = 1;
 800e964:	2301      	movs	r3, #1
 800e966:	75fb      	strb	r3, [r7, #23]
 800e968:	e001      	b.n	800e96e <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800e96a:	2300      	movs	r3, #0
 800e96c:	75fb      	strb	r3, [r7, #23]
 800e96e:	693b      	ldr	r3, [r7, #16]
 800e970:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e972:	68bb      	ldr	r3, [r7, #8]
 800e974:	f383 8810 	msr	PRIMASK, r3
}
 800e978:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800e97a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e97c:	4618      	mov	r0, r3
 800e97e:	371c      	adds	r7, #28
 800e980:	46bd      	mov	sp, r7
 800e982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e986:	4770      	bx	lr

0800e988 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800e988:	b480      	push	{r7}
 800e98a:	b087      	sub	sp, #28
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	6078      	str	r0, [r7, #4]
 800e990:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800e992:	f3ef 8310 	mrs	r3, PRIMASK
 800e996:	60fb      	str	r3, [r7, #12]
  return(result);
 800e998:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e99a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e99c:	b672      	cpsid	i
}
 800e99e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681a      	ldr	r2, [r3, #0]
 800e9a4:	683b      	ldr	r3, [r7, #0]
 800e9a6:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800e9a8:	683b      	ldr	r3, [r7, #0]
 800e9aa:	687a      	ldr	r2, [r7, #4]
 800e9ac:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	683a      	ldr	r2, [r7, #0]
 800e9b2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	683a      	ldr	r2, [r7, #0]
 800e9ba:	605a      	str	r2, [r3, #4]
 800e9bc:	697b      	ldr	r3, [r7, #20]
 800e9be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e9c0:	693b      	ldr	r3, [r7, #16]
 800e9c2:	f383 8810 	msr	PRIMASK, r3
}
 800e9c6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800e9c8:	bf00      	nop
 800e9ca:	371c      	adds	r7, #28
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr

0800e9d4 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800e9d4:	b480      	push	{r7}
 800e9d6:	b087      	sub	sp, #28
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
 800e9dc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800e9de:	f3ef 8310 	mrs	r3, PRIMASK
 800e9e2:	60fb      	str	r3, [r7, #12]
  return(result);
 800e9e4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800e9e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e9e8:	b672      	cpsid	i
}
 800e9ea:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	687a      	ldr	r2, [r7, #4]
 800e9f0:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	685a      	ldr	r2, [r3, #4]
 800e9f6:	683b      	ldr	r3, [r7, #0]
 800e9f8:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	683a      	ldr	r2, [r7, #0]
 800e9fe:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800ea00:	683b      	ldr	r3, [r7, #0]
 800ea02:	685b      	ldr	r3, [r3, #4]
 800ea04:	683a      	ldr	r2, [r7, #0]
 800ea06:	601a      	str	r2, [r3, #0]
 800ea08:	697b      	ldr	r3, [r7, #20]
 800ea0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ea0c:	693b      	ldr	r3, [r7, #16]
 800ea0e:	f383 8810 	msr	PRIMASK, r3
}
 800ea12:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800ea14:	bf00      	nop
 800ea16:	371c      	adds	r7, #28
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1e:	4770      	bx	lr

0800ea20 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800ea20:	b480      	push	{r7}
 800ea22:	b087      	sub	sp, #28
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ea28:	f3ef 8310 	mrs	r3, PRIMASK
 800ea2c:	60fb      	str	r3, [r7, #12]
  return(result);
 800ea2e:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ea30:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ea32:	b672      	cpsid	i
}
 800ea34:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	685b      	ldr	r3, [r3, #4]
 800ea3a:	687a      	ldr	r2, [r7, #4]
 800ea3c:	6812      	ldr	r2, [r2, #0]
 800ea3e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	687a      	ldr	r2, [r7, #4]
 800ea46:	6852      	ldr	r2, [r2, #4]
 800ea48:	605a      	str	r2, [r3, #4]
 800ea4a:	697b      	ldr	r3, [r7, #20]
 800ea4c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ea4e:	693b      	ldr	r3, [r7, #16]
 800ea50:	f383 8810 	msr	PRIMASK, r3
}
 800ea54:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800ea56:	bf00      	nop
 800ea58:	371c      	adds	r7, #28
 800ea5a:	46bd      	mov	sp, r7
 800ea5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea60:	4770      	bx	lr

0800ea62 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800ea62:	b580      	push	{r7, lr}
 800ea64:	b086      	sub	sp, #24
 800ea66:	af00      	add	r7, sp, #0
 800ea68:	6078      	str	r0, [r7, #4]
 800ea6a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ea6c:	f3ef 8310 	mrs	r3, PRIMASK
 800ea70:	60fb      	str	r3, [r7, #12]
  return(result);
 800ea72:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ea74:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ea76:	b672      	cpsid	i
}
 800ea78:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	681a      	ldr	r2, [r3, #0]
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	4618      	mov	r0, r3
 800ea88:	f7ff ffca 	bl	800ea20 <list_remove_node>
  (*node)->next = NULL;
 800ea8c:	683b      	ldr	r3, [r7, #0]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	2200      	movs	r2, #0
 800ea92:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800ea94:	683b      	ldr	r3, [r7, #0]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	2200      	movs	r2, #0
 800ea9a:	605a      	str	r2, [r3, #4]
 800ea9c:	697b      	ldr	r3, [r7, #20]
 800ea9e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eaa0:	693b      	ldr	r3, [r7, #16]
 800eaa2:	f383 8810 	msr	PRIMASK, r3
}
 800eaa6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800eaa8:	bf00      	nop
 800eaaa:	3718      	adds	r7, #24
 800eaac:	46bd      	mov	sp, r7
 800eaae:	bd80      	pop	{r7, pc}

0800eab0 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800eab0:	b580      	push	{r7, lr}
 800eab2:	b086      	sub	sp, #24
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	6078      	str	r0, [r7, #4]
 800eab8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800eaba:	f3ef 8310 	mrs	r3, PRIMASK
 800eabe:	60fb      	str	r3, [r7, #12]
  return(result);
 800eac0:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800eac2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800eac4:	b672      	cpsid	i
}
 800eac6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	685a      	ldr	r2, [r3, #4]
 800eacc:	683b      	ldr	r3, [r7, #0]
 800eace:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	685b      	ldr	r3, [r3, #4]
 800ead4:	4618      	mov	r0, r3
 800ead6:	f7ff ffa3 	bl	800ea20 <list_remove_node>
  (*node)->next = NULL;
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	2200      	movs	r2, #0
 800eae0:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	2200      	movs	r2, #0
 800eae8:	605a      	str	r2, [r3, #4]
 800eaea:	697b      	ldr	r3, [r7, #20]
 800eaec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eaee:	693b      	ldr	r3, [r7, #16]
 800eaf0:	f383 8810 	msr	PRIMASK, r3
}
 800eaf4:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800eaf6:	bf00      	nop
 800eaf8:	3718      	adds	r7, #24
 800eafa:	46bd      	mov	sp, r7
 800eafc:	bd80      	pop	{r7, pc}

0800eafe <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800eafe:	b480      	push	{r7}
 800eb00:	b089      	sub	sp, #36	@ 0x24
 800eb02:	af00      	add	r7, sp, #0
 800eb04:	6078      	str	r0, [r7, #4]
  int size = 0;
 800eb06:	2300      	movs	r3, #0
 800eb08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800eb0a:	f3ef 8310 	mrs	r3, PRIMASK
 800eb0e:	613b      	str	r3, [r7, #16]
  return(result);
 800eb10:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800eb12:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800eb14:	b672      	cpsid	i
}
 800eb16:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800eb1e:	e005      	b.n	800eb2c <list_get_size+0x2e>
  {
    size++;
 800eb20:	69fb      	ldr	r3, [r7, #28]
 800eb22:	3301      	adds	r3, #1
 800eb24:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800eb26:	69bb      	ldr	r3, [r7, #24]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800eb2c:	69ba      	ldr	r2, [r7, #24]
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	429a      	cmp	r2, r3
 800eb32:	d1f5      	bne.n	800eb20 <list_get_size+0x22>
 800eb34:	697b      	ldr	r3, [r7, #20]
 800eb36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	f383 8810 	msr	PRIMASK, r3
}
 800eb3e:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800eb40:	69fb      	ldr	r3, [r7, #28]
}
 800eb42:	4618      	mov	r0, r3
 800eb44:	3724      	adds	r7, #36	@ 0x24
 800eb46:	46bd      	mov	sp, r7
 800eb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb4c:	4770      	bx	lr
	...

0800eb50 <Set_SSN>:
  * 		@arg PCAP_LOW: to clear the SSN pin
  * 		@arg PCAP_HIGH: to set the SSN pin
  * @retval none
  */
void Set_SSN(uint8_t channel, uint8_t level)
{
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b084      	sub	sp, #16
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	4603      	mov	r3, r0
 800eb58:	460a      	mov	r2, r1
 800eb5a:	71fb      	strb	r3, [r7, #7]
 800eb5c:	4613      	mov	r3, r2
 800eb5e:	71bb      	strb	r3, [r7, #6]
	GPIO_TypeDef* SSN_Port;
	uint16_t SSN_Pin;

	if(channel == 1)
 800eb60:	79fb      	ldrb	r3, [r7, #7]
 800eb62:	2b01      	cmp	r3, #1
 800eb64:	d104      	bne.n	800eb70 <Set_SSN+0x20>
	{
		SSN_Port = SPI2_CS1_GPIO_Port;
 800eb66:	4b17      	ldr	r3, [pc, #92]	@ (800ebc4 <Set_SSN+0x74>)
 800eb68:	60fb      	str	r3, [r7, #12]
		SSN_Pin = SPI2_CS1_Pin;
 800eb6a:	2340      	movs	r3, #64	@ 0x40
 800eb6c:	817b      	strh	r3, [r7, #10]
 800eb6e:	e00f      	b.n	800eb90 <Set_SSN+0x40>
	}else if(channel == 2)
 800eb70:	79fb      	ldrb	r3, [r7, #7]
 800eb72:	2b02      	cmp	r3, #2
 800eb74:	d104      	bne.n	800eb80 <Set_SSN+0x30>
	{
		SSN_Port = SPI2_CS2_GPIO_Port;
 800eb76:	4b13      	ldr	r3, [pc, #76]	@ (800ebc4 <Set_SSN+0x74>)
 800eb78:	60fb      	str	r3, [r7, #12]
		SSN_Pin = SPI2_CS2_Pin;
 800eb7a:	2380      	movs	r3, #128	@ 0x80
 800eb7c:	817b      	strh	r3, [r7, #10]
 800eb7e:	e007      	b.n	800eb90 <Set_SSN+0x40>
	}else if(channel == 3)
 800eb80:	79fb      	ldrb	r3, [r7, #7]
 800eb82:	2b03      	cmp	r3, #3
 800eb84:	d118      	bne.n	800ebb8 <Set_SSN+0x68>
	{
		SSN_Port = SPI2_CS3_GPIO_Port;
 800eb86:	4b0f      	ldr	r3, [pc, #60]	@ (800ebc4 <Set_SSN+0x74>)
 800eb88:	60fb      	str	r3, [r7, #12]
		SSN_Pin = SPI2_CS3_Pin;
 800eb8a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800eb8e:	817b      	strh	r3, [r7, #10]
	}else
	{
		return;
	}
	if(level == PCAP_LOW) {
 800eb90:	79bb      	ldrb	r3, [r7, #6]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d106      	bne.n	800eba4 <Set_SSN+0x54>
		HAL_GPIO_WritePin(SSN_Port, SSN_Pin, GPIO_PIN_RESET);
 800eb96:	897b      	ldrh	r3, [r7, #10]
 800eb98:	2200      	movs	r2, #0
 800eb9a:	4619      	mov	r1, r3
 800eb9c:	68f8      	ldr	r0, [r7, #12]
 800eb9e:	f7f9 f847 	bl	8007c30 <HAL_GPIO_WritePin>
	}else
	{
		return;
	}

  return;
 800eba2:	e00c      	b.n	800ebbe <Set_SSN+0x6e>
	}else if(level == PCAP_HIGH) {
 800eba4:	79bb      	ldrb	r3, [r7, #6]
 800eba6:	2b01      	cmp	r3, #1
 800eba8:	d108      	bne.n	800ebbc <Set_SSN+0x6c>
		HAL_GPIO_WritePin(SSN_Port, SSN_Pin, GPIO_PIN_SET);
 800ebaa:	897b      	ldrh	r3, [r7, #10]
 800ebac:	2201      	movs	r2, #1
 800ebae:	4619      	mov	r1, r3
 800ebb0:	68f8      	ldr	r0, [r7, #12]
 800ebb2:	f7f9 f83d 	bl	8007c30 <HAL_GPIO_WritePin>
  return;
 800ebb6:	e002      	b.n	800ebbe <Set_SSN+0x6e>
		return;
 800ebb8:	bf00      	nop
 800ebba:	e000      	b.n	800ebbe <Set_SSN+0x6e>
		return;
 800ebbc:	bf00      	nop
}
 800ebbe:	3710      	adds	r7, #16
 800ebc0:	46bd      	mov	sp, r7
 800ebc2:	bd80      	pop	{r7, pc}
 800ebc4:	42020800 	.word	0x42020800

0800ebc8 <Write_Opcode>:
  * @param  chan: channel to write into (1, 2 or 3)
  * @param  one_byte
  * @retval none
  */
void Write_Opcode(uint8_t chan, uint8_t one_byte)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b084      	sub	sp, #16
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	4603      	mov	r3, r0
 800ebd0:	460a      	mov	r2, r1
 800ebd2:	71fb      	strb	r3, [r7, #7]
 800ebd4:	4613      	mov	r3, r2
 800ebd6:	71bb      	strb	r3, [r7, #6]
  /* Timeout duration in millisecond [ms] */
  uint8_t timeout = 10;
 800ebd8:	230a      	movs	r3, #10
 800ebda:	73fb      	strb	r3, [r7, #15]

  /* 1. Put SSN low - Activate */
  Set_SSN(chan, PCAP_LOW);
 800ebdc:	79fb      	ldrb	r3, [r7, #7]
 800ebde:	2100      	movs	r1, #0
 800ebe0:	4618      	mov	r0, r3
 800ebe2:	f7ff ffb5 	bl	800eb50 <Set_SSN>

  /* 2. Transmit register address */
  HAL_SPI_Transmit(&hspi2, &one_byte, 1, timeout);
 800ebe6:	7bfb      	ldrb	r3, [r7, #15]
 800ebe8:	1db9      	adds	r1, r7, #6
 800ebea:	2201      	movs	r2, #1
 800ebec:	4805      	ldr	r0, [pc, #20]	@ (800ec04 <Write_Opcode+0x3c>)
 800ebee:	f7fb fb97 	bl	800a320 <HAL_SPI_Transmit>

  /* 3. Put SSN high - Deactivate */
  Set_SSN(chan, PCAP_HIGH);
 800ebf2:	79fb      	ldrb	r3, [r7, #7]
 800ebf4:	2101      	movs	r1, #1
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	f7ff ffaa 	bl	800eb50 <Set_SSN>

  return;
 800ebfc:	bf00      	nop
}
 800ebfe:	3710      	adds	r7, #16
 800ec00:	46bd      	mov	sp, r7
 800ec02:	bd80      	pop	{r7, pc}
 800ec04:	2000073c 	.word	0x2000073c

0800ec08 <Write_Byte_Auto_Incr>:
  * @param  byte_array
  * @param  to_addr (32 bit)
  * @retval none
  */
void Write_Byte_Auto_Incr(uint8_t chan, int opcode, int address, uint8_t *byte_array, int to_addr)
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b086      	sub	sp, #24
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	60b9      	str	r1, [r7, #8]
 800ec10:	607a      	str	r2, [r7, #4]
 800ec12:	603b      	str	r3, [r7, #0]
 800ec14:	4603      	mov	r3, r0
 800ec16:	73fb      	strb	r3, [r7, #15]
  /* Timeout duration in millisecond [ms] */
  uint8_t timeout = 10;
 800ec18:	230a      	movs	r3, #10
 800ec1a:	74fb      	strb	r3, [r7, #19]
  //RD_CFG = 0x23C0
  //opcodes for memory access
  //WR = 0xA0
  //RD = 0x20

  if (opcode<0x100) {
 800ec1c:	68bb      	ldr	r3, [r7, #8]
 800ec1e:	2bff      	cmp	r3, #255	@ 0xff
 800ec20:	dc0b      	bgt.n	800ec3a <Write_Byte_Auto_Incr+0x32>
	  spiTX[0] = (uint8_t)opcode | (uint8_t)(address>>8);
 800ec22:	68bb      	ldr	r3, [r7, #8]
 800ec24:	b2da      	uxtb	r2, r3
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	121b      	asrs	r3, r3, #8
 800ec2a:	b2db      	uxtb	r3, r3
 800ec2c:	4313      	orrs	r3, r2
 800ec2e:	b2db      	uxtb	r3, r3
 800ec30:	743b      	strb	r3, [r7, #16]
	  spiTX[1] = (uint8_t)(address);
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	b2db      	uxtb	r3, r3
 800ec36:	747b      	strb	r3, [r7, #17]
 800ec38:	e00a      	b.n	800ec50 <Write_Byte_Auto_Incr+0x48>
  } else {
	  spiTX[0] = (uint8_t)(opcode>>8);
 800ec3a:	68bb      	ldr	r3, [r7, #8]
 800ec3c:	121b      	asrs	r3, r3, #8
 800ec3e:	b2db      	uxtb	r3, r3
 800ec40:	743b      	strb	r3, [r7, #16]
	  spiTX[1] = (uint8_t)(opcode) | (uint8_t)(address);
 800ec42:	68bb      	ldr	r3, [r7, #8]
 800ec44:	b2da      	uxtb	r2, r3
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	b2db      	uxtb	r3, r3
 800ec4a:	4313      	orrs	r3, r2
 800ec4c:	b2db      	uxtb	r3, r3
 800ec4e:	747b      	strb	r3, [r7, #17]
  }

  /* 1. Put SSN low - Activate */
  Set_SSN(chan, PCAP_LOW);
 800ec50:	7bfb      	ldrb	r3, [r7, #15]
 800ec52:	2100      	movs	r1, #0
 800ec54:	4618      	mov	r0, r3
 800ec56:	f7ff ff7b 	bl	800eb50 <Set_SSN>

  /* 2.a Transmit register address */
  HAL_SPI_Transmit(&hspi2, spiTX, 2, timeout);
 800ec5a:	7cfb      	ldrb	r3, [r7, #19]
 800ec5c:	f107 0110 	add.w	r1, r7, #16
 800ec60:	2202      	movs	r2, #2
 800ec62:	480f      	ldr	r0, [pc, #60]	@ (800eca0 <Write_Byte_Auto_Incr+0x98>)
 800ec64:	f7fb fb5c 	bl	800a320 <HAL_SPI_Transmit>

  /* 2.b Transmit register address incrementally */
  for (int i = address; i <= to_addr; i++) {
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	617b      	str	r3, [r7, #20]
 800ec6c:	e00b      	b.n	800ec86 <Write_Byte_Auto_Incr+0x7e>
    HAL_SPI_Transmit(&hspi2, byte_array, 1, timeout);
 800ec6e:	7cfb      	ldrb	r3, [r7, #19]
 800ec70:	2201      	movs	r2, #1
 800ec72:	6839      	ldr	r1, [r7, #0]
 800ec74:	480a      	ldr	r0, [pc, #40]	@ (800eca0 <Write_Byte_Auto_Incr+0x98>)
 800ec76:	f7fb fb53 	bl	800a320 <HAL_SPI_Transmit>

    byte_array++;
 800ec7a:	683b      	ldr	r3, [r7, #0]
 800ec7c:	3301      	adds	r3, #1
 800ec7e:	603b      	str	r3, [r7, #0]
  for (int i = address; i <= to_addr; i++) {
 800ec80:	697b      	ldr	r3, [r7, #20]
 800ec82:	3301      	adds	r3, #1
 800ec84:	617b      	str	r3, [r7, #20]
 800ec86:	697a      	ldr	r2, [r7, #20]
 800ec88:	6a3b      	ldr	r3, [r7, #32]
 800ec8a:	429a      	cmp	r2, r3
 800ec8c:	ddef      	ble.n	800ec6e <Write_Byte_Auto_Incr+0x66>
  }

  /* 3. Put SSN high - Deactivate */
  Set_SSN(chan, PCAP_HIGH);
 800ec8e:	7bfb      	ldrb	r3, [r7, #15]
 800ec90:	2101      	movs	r1, #1
 800ec92:	4618      	mov	r0, r3
 800ec94:	f7ff ff5c 	bl	800eb50 <Set_SSN>

  return;
 800ec98:	bf00      	nop
}
 800ec9a:	3718      	adds	r7, #24
 800ec9c:	46bd      	mov	sp, r7
 800ec9e:	bd80      	pop	{r7, pc}
 800eca0:	2000073c 	.word	0x2000073c

0800eca4 <Read_Byte_Auto_Incr>:
  * @param  byte array (byte 0), "Byte0"
  * @param  to address
  * @retval none
  */
void Read_Byte_Auto_Incr(uint8_t chan, int opcode, int address, uint8_t *spiRX, int to_addr)
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b086      	sub	sp, #24
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	60b9      	str	r1, [r7, #8]
 800ecac:	607a      	str	r2, [r7, #4]
 800ecae:	603b      	str	r3, [r7, #0]
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	73fb      	strb	r3, [r7, #15]
  /* Timeout duration in millisecond [ms] */
  uint8_t timeout = 10;
 800ecb4:	230a      	movs	r3, #10
 800ecb6:	75fb      	strb	r3, [r7, #23]
  uint8_t spiTX[2]; //max index

  uint16_t n_byte = 0;
 800ecb8:	2300      	movs	r3, #0
 800ecba:	82bb      	strh	r3, [r7, #20]
  n_byte = (to_addr - address) + 1;
 800ecbc:	6a3b      	ldr	r3, [r7, #32]
 800ecbe:	b29a      	uxth	r2, r3
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	b29b      	uxth	r3, r3
 800ecc4:	1ad3      	subs	r3, r2, r3
 800ecc6:	b29b      	uxth	r3, r3
 800ecc8:	3301      	adds	r3, #1
 800ecca:	82bb      	strh	r3, [r7, #20]
  //RD_CFG = 0x23C0
  //opcodes for memory access
  //WR = 0xA0
  //RD = 0x20

  if (opcode<0x100) {
 800eccc:	68bb      	ldr	r3, [r7, #8]
 800ecce:	2bff      	cmp	r3, #255	@ 0xff
 800ecd0:	dc0b      	bgt.n	800ecea <Read_Byte_Auto_Incr+0x46>
	  spiTX[0] = (uint8_t)(opcode) | (uint8_t)(address>>8);
 800ecd2:	68bb      	ldr	r3, [r7, #8]
 800ecd4:	b2da      	uxtb	r2, r3
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	121b      	asrs	r3, r3, #8
 800ecda:	b2db      	uxtb	r3, r3
 800ecdc:	4313      	orrs	r3, r2
 800ecde:	b2db      	uxtb	r3, r3
 800ece0:	743b      	strb	r3, [r7, #16]
	  spiTX[1] = (uint8_t)(address);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	b2db      	uxtb	r3, r3
 800ece6:	747b      	strb	r3, [r7, #17]
 800ece8:	e00a      	b.n	800ed00 <Read_Byte_Auto_Incr+0x5c>
  } else {
	  spiTX[0] = (uint8_t)(opcode>>8);
 800ecea:	68bb      	ldr	r3, [r7, #8]
 800ecec:	121b      	asrs	r3, r3, #8
 800ecee:	b2db      	uxtb	r3, r3
 800ecf0:	743b      	strb	r3, [r7, #16]
	  spiTX[1] = (uint8_t)(opcode) | (uint8_t)(address);
 800ecf2:	68bb      	ldr	r3, [r7, #8]
 800ecf4:	b2da      	uxtb	r2, r3
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	b2db      	uxtb	r3, r3
 800ecfa:	4313      	orrs	r3, r2
 800ecfc:	b2db      	uxtb	r3, r3
 800ecfe:	747b      	strb	r3, [r7, #17]
  }

  /* 1. Put SSN low - Activate */
  Set_SSN(chan, PCAP_LOW);
 800ed00:	7bfb      	ldrb	r3, [r7, #15]
 800ed02:	2100      	movs	r1, #0
 800ed04:	4618      	mov	r0, r3
 800ed06:	f7ff ff23 	bl	800eb50 <Set_SSN>

  /* 2. Transmit register address */
  HAL_SPI_Transmit(&hspi2, spiTX, 2, timeout);
 800ed0a:	7dfb      	ldrb	r3, [r7, #23]
 800ed0c:	f107 0110 	add.w	r1, r7, #16
 800ed10:	2202      	movs	r2, #2
 800ed12:	4809      	ldr	r0, [pc, #36]	@ (800ed38 <Read_Byte_Auto_Incr+0x94>)
 800ed14:	f7fb fb04 	bl	800a320 <HAL_SPI_Transmit>

  /* 3. Read n bytes */
  HAL_SPI_Receive(&hspi2, spiRX, n_byte, timeout);
 800ed18:	7dfb      	ldrb	r3, [r7, #23]
 800ed1a:	8aba      	ldrh	r2, [r7, #20]
 800ed1c:	6839      	ldr	r1, [r7, #0]
 800ed1e:	4806      	ldr	r0, [pc, #24]	@ (800ed38 <Read_Byte_Auto_Incr+0x94>)
 800ed20:	f7fb fd12 	bl	800a748 <HAL_SPI_Receive>

  /* 4. Put SSN high - Deactivate */
  Set_SSN(chan, PCAP_HIGH);
 800ed24:	7bfb      	ldrb	r3, [r7, #15]
 800ed26:	2101      	movs	r1, #1
 800ed28:	4618      	mov	r0, r3
 800ed2a:	f7ff ff11 	bl	800eb50 <Set_SSN>

  return;
 800ed2e:	bf00      	nop
}
 800ed30:	3718      	adds	r7, #24
 800ed32:	46bd      	mov	sp, r7
 800ed34:	bd80      	pop	{r7, pc}
 800ed36:	bf00      	nop
 800ed38:	2000073c 	.word	0x2000073c

0800ed3c <Read_Byte2>:
  * @param  chan: channel to read from (1, 2 or 3)
  * @param  opcode (byte)
  * @retval 8-bit value
  */
uint8_t Read_Byte2(uint8_t chan, uint8_t rd_opcode)
{
 800ed3c:	b580      	push	{r7, lr}
 800ed3e:	b084      	sub	sp, #16
 800ed40:	af00      	add	r7, sp, #0
 800ed42:	4603      	mov	r3, r0
 800ed44:	460a      	mov	r2, r1
 800ed46:	71fb      	strb	r3, [r7, #7]
 800ed48:	4613      	mov	r3, r2
 800ed4a:	71bb      	strb	r3, [r7, #6]
  /* Timeout duration in millisecond [ms] */
  uint8_t timeout = 10;
 800ed4c:	230a      	movs	r3, #10
 800ed4e:	73fb      	strb	r3, [r7, #15]
  uint8_t spiTX[1];
  uint8_t spiRX[1];

  spiTX[0] = rd_opcode;
 800ed50:	79bb      	ldrb	r3, [r7, #6]
 800ed52:	733b      	strb	r3, [r7, #12]

  /* 1. Put SSN low - Activate */
  Set_SSN(chan, PCAP_LOW);
 800ed54:	79fb      	ldrb	r3, [r7, #7]
 800ed56:	2100      	movs	r1, #0
 800ed58:	4618      	mov	r0, r3
 800ed5a:	f7ff fef9 	bl	800eb50 <Set_SSN>

  /* 2. Transmit register address */
  HAL_SPI_Transmit(&hspi2, spiTX, 1, timeout);
 800ed5e:	7bfb      	ldrb	r3, [r7, #15]
 800ed60:	f107 010c 	add.w	r1, r7, #12
 800ed64:	2201      	movs	r2, #1
 800ed66:	480a      	ldr	r0, [pc, #40]	@ (800ed90 <Read_Byte2+0x54>)
 800ed68:	f7fb fada 	bl	800a320 <HAL_SPI_Transmit>

  /*3. Read one bytes */
  HAL_SPI_Receive(&hspi2, spiRX, 1, timeout);
 800ed6c:	7bfb      	ldrb	r3, [r7, #15]
 800ed6e:	f107 0108 	add.w	r1, r7, #8
 800ed72:	2201      	movs	r2, #1
 800ed74:	4806      	ldr	r0, [pc, #24]	@ (800ed90 <Read_Byte2+0x54>)
 800ed76:	f7fb fce7 	bl	800a748 <HAL_SPI_Receive>

  /* 4. Put SSN high - Deactivate */
  Set_SSN(chan, PCAP_HIGH);
 800ed7a:	79fb      	ldrb	r3, [r7, #7]
 800ed7c:	2101      	movs	r1, #1
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f7ff fee6 	bl	800eb50 <Set_SSN>

  return spiRX[0];
 800ed84:	7a3b      	ldrb	r3, [r7, #8]
}
 800ed86:	4618      	mov	r0, r3
 800ed88:	3710      	adds	r7, #16
 800ed8a:	46bd      	mov	sp, r7
 800ed8c:	bd80      	pop	{r7, pc}
 800ed8e:	bf00      	nop
 800ed90:	2000073c 	.word	0x2000073c

0800ed94 <memset>:
 800ed94:	4402      	add	r2, r0
 800ed96:	4603      	mov	r3, r0
 800ed98:	4293      	cmp	r3, r2
 800ed9a:	d100      	bne.n	800ed9e <memset+0xa>
 800ed9c:	4770      	bx	lr
 800ed9e:	f803 1b01 	strb.w	r1, [r3], #1
 800eda2:	e7f9      	b.n	800ed98 <memset+0x4>

0800eda4 <__libc_init_array>:
 800eda4:	b570      	push	{r4, r5, r6, lr}
 800eda6:	4d0d      	ldr	r5, [pc, #52]	@ (800eddc <__libc_init_array+0x38>)
 800eda8:	2600      	movs	r6, #0
 800edaa:	4c0d      	ldr	r4, [pc, #52]	@ (800ede0 <__libc_init_array+0x3c>)
 800edac:	1b64      	subs	r4, r4, r5
 800edae:	10a4      	asrs	r4, r4, #2
 800edb0:	42a6      	cmp	r6, r4
 800edb2:	d109      	bne.n	800edc8 <__libc_init_array+0x24>
 800edb4:	4d0b      	ldr	r5, [pc, #44]	@ (800ede4 <__libc_init_array+0x40>)
 800edb6:	2600      	movs	r6, #0
 800edb8:	4c0b      	ldr	r4, [pc, #44]	@ (800ede8 <__libc_init_array+0x44>)
 800edba:	f000 f825 	bl	800ee08 <_init>
 800edbe:	1b64      	subs	r4, r4, r5
 800edc0:	10a4      	asrs	r4, r4, #2
 800edc2:	42a6      	cmp	r6, r4
 800edc4:	d105      	bne.n	800edd2 <__libc_init_array+0x2e>
 800edc6:	bd70      	pop	{r4, r5, r6, pc}
 800edc8:	f855 3b04 	ldr.w	r3, [r5], #4
 800edcc:	3601      	adds	r6, #1
 800edce:	4798      	blx	r3
 800edd0:	e7ee      	b.n	800edb0 <__libc_init_array+0xc>
 800edd2:	f855 3b04 	ldr.w	r3, [r5], #4
 800edd6:	3601      	adds	r6, #1
 800edd8:	4798      	blx	r3
 800edda:	e7f2      	b.n	800edc2 <__libc_init_array+0x1e>
 800eddc:	0800f0e0 	.word	0x0800f0e0
 800ede0:	0800f0e0 	.word	0x0800f0e0
 800ede4:	0800f0e0 	.word	0x0800f0e0
 800ede8:	0800f0e4 	.word	0x0800f0e4

0800edec <memcpy>:
 800edec:	440a      	add	r2, r1
 800edee:	1e43      	subs	r3, r0, #1
 800edf0:	4291      	cmp	r1, r2
 800edf2:	d100      	bne.n	800edf6 <memcpy+0xa>
 800edf4:	4770      	bx	lr
 800edf6:	b510      	push	{r4, lr}
 800edf8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800edfc:	4291      	cmp	r1, r2
 800edfe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ee02:	d1f9      	bne.n	800edf8 <memcpy+0xc>
 800ee04:	bd10      	pop	{r4, pc}
	...

0800ee08 <_init>:
 800ee08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee0a:	bf00      	nop
 800ee0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee0e:	bc08      	pop	{r3}
 800ee10:	469e      	mov	lr, r3
 800ee12:	4770      	bx	lr

0800ee14 <_fini>:
 800ee14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee16:	bf00      	nop
 800ee18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee1a:	bc08      	pop	{r3}
 800ee1c:	469e      	mov	lr, r3
 800ee1e:	4770      	bx	lr
