Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Jun 13 14:58:15 2024

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   wc1/wbu/rxfifo/Mram_fifo1_RAMD_D1_O
   wc1/wbu/txfifo/Mram_fifo1_RAMD_D1_O


