#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaafe2b0800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaafe285990 .scope autofunction.vec4.s64, "pow10" "pow10" 3 7, 3 7 0, S_0xaaaafe2b0800;
 .timescale 0 0;
v0xaaaafe1d2af0_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaafe285990
TD_$unit.pow10 ;
    %load/vec4 v0xaaaafe1d2af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaafe296670 .scope module, "aoc2_tb" "aoc2_tb" 4 1;
 .timescale 0 0;
v0xaaaafe2fe110_0 .var/2s "c", 31 0;
v0xaaaafe2fe210_0 .var "clock", 0 0;
v0xaaaafe2fe2d0_0 .net "count_out", 63 0, L_0xaaaafe326ba0;  1 drivers
v0xaaaafe2fe3a0_0 .net "count_out_valid", 0 0, L_0xaaaafe326d50;  1 drivers
v0xaaaafe2fe470_0 .var/2u "cum_sum", 63 0;
v0xaaaafe2fe560_0 .var/2s "done", 31 0;
v0xaaaafe2fe620_0 .var/2u "end_count", 63 0;
v0xaaaafe2fe700_0 .var/2s "fd", 31 0;
v0xaaaafe2fe7e0_0 .var "n_in", 63 0;
v0xaaaafe2fe8a0_0 .var "num_i", 0 0;
v0xaaaafe2fe960 .array/2u "nums", 0 1, 63 0;
v0xaaaafe2fea20_0 .var "reset", 0 0;
v0xaaaafe2feac0_0 .var/2u "start_count", 63 0;
v0xaaaafe2feba0_0 .var/2u "tmp_sum", 63 0;
v0xaaaafe2fec80_0 .var/2u "total_sum", 63 0;
S_0xaaaafe2bb590 .scope module, "dut" "count_combs" 4 8, 5 3 0, S_0xaaaafe296670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /OUTPUT 1 "count_out_valid";
    .port_info 4 /OUTPUT 64 "count_out";
L_0xffff80a31da8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2fce50_0 .net/2s *"_ivl_21", 31 0, L_0xffff80a31da8;  1 drivers
L_0xffff80a31df0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2fcf30_0 .net/2u *"_ivl_25", 3 0, L_0xffff80a31df0;  1 drivers
v0xaaaafe2fd010_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  1 drivers
v0xaaaafe2fd0e0_0 .net "count_out", 63 0, L_0xaaaafe326ba0;  alias, 1 drivers
v0xaaaafe2fd1a0_0 .net "count_out_valid", 0 0, L_0xaaaafe326d50;  alias, 1 drivers
v0xaaaafe2fd2b0_0 .net "digs_out", 3 0, v0xaaaafe2fc770_0;  1 drivers
v0xaaaafe2fd370 .array "gc_outs", 2 10;
v0xaaaafe2fd370_0 .net v0xaaaafe2fd370 0, 63 0, L_0xaaaafe311160; 1 drivers
v0xaaaafe2fd370_1 .net v0xaaaafe2fd370 1, 63 0, L_0xaaaafe313ca0; 1 drivers
v0xaaaafe2fd370_2 .net v0xaaaafe2fd370 2, 63 0, L_0xaaaafe316870; 1 drivers
v0xaaaafe2fd370_3 .net v0xaaaafe2fd370 3, 63 0, L_0xaaaafe319170; 1 drivers
v0xaaaafe2fd370_4 .net v0xaaaafe2fd370 4, 63 0, L_0xaaaafe31ba70; 1 drivers
v0xaaaafe2fd370_5 .net v0xaaaafe2fd370 5, 63 0, L_0xaaaafe31e370; 1 drivers
v0xaaaafe2fd370_6 .net v0xaaaafe2fd370 6, 63 0, L_0xaaaafe320c70; 1 drivers
v0xaaaafe2fd370_7 .net v0xaaaafe2fd370 7, 63 0, L_0xaaaafe323d20; 1 drivers
v0xaaaafe2fd370_8 .net v0xaaaafe2fd370 8, 63 0, L_0xaaaafe326540; 1 drivers
v0xaaaafe2fd600_0 .net "gc_valid", 10 2, L_0xaaaafe326830;  1 drivers
v0xaaaafe2fd6a0_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  1 drivers
v0xaaaafe2fd740_0 .net "pref_out", 63 0, v0xaaaafe2fcd10_0;  1 drivers
v0xaaaafe2fd810_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  1 drivers
v0xaaaafe2fd8b0 .array "stage1", 0 4, 63 0;
v0xaaaafe2fd950 .array "stage2", 0 2, 63 0;
v0xaaaafe2fd9f0 .array "stage3", 0 1, 63 0;
v0xaaaafe2fda90_0 .var "stage4", 63 0;
v0xaaaafe2fdb30_0 .var/2s "stage_count", 31 0;
LS_0xaaaafe326830_0_0 .concat8 [ 1 1 1 1], L_0xaaaafe311390, L_0xaaaafe313ed0, L_0xaaaafe316aa0, L_0xaaaafe3193a0;
LS_0xaaaafe326830_0_4 .concat8 [ 1 1 1 1], L_0xaaaafe31bca0, L_0xaaaafe31e5a0, L_0xaaaafe320ea0, L_0xaaaafe323f50;
LS_0xaaaafe326830_0_8 .concat8 [ 1 0 0 0], L_0xaaaafe326770;
L_0xaaaafe326830 .concat8 [ 4 4 1 0], LS_0xaaaafe326830_0_0, LS_0xaaaafe326830_0_4, LS_0xaaaafe326830_0_8;
L_0xaaaafe326ba0 .arith/sum 64, v0xaaaafe2fda90_0, v0xaaaafe2fcd10_0;
L_0xaaaafe326d50 .cmp/ge.s 32, v0xaaaafe2fdb30_0, L_0xffff80a31da8;
L_0xaaaafe326e90 .arith/sub 4, v0xaaaafe2fc770_0, L_0xffff80a31df0;
S_0xaaaafe2bb810 .scope generate, "genblk1[2]" "genblk1[2]" 5 22, 5 22 0, S_0xaaaafe2bb590;
 .timescale 0 0;
P_0xaaaafe2bba30 .param/l "i" 0 5 22, +C4<010>;
S_0xaaaafe2bbb10 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaafe2bb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaafe2a3ca0 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaafe2a3ce0 .param/l "group_count_n" 0 6 4, +C4<0010>;
L_0xaaaafe310fb0 .functor AND 1, L_0xaaaafe30f470, v0xaaaafe2c17d0_0, C4<1>, C4<1>;
L_0xaaaafe311390 .functor AND 1, L_0xaaaafe310fb0, v0xaaaafe2c1970_0, C4<1>, C4<1>;
v0xaaaafe2bf6e0_0 .var "M", 63 0;
v0xaaaafe2bf7e0_0 .var "M_next", 63 0;
v0xaaaafe2bf8c0_0 .var "N", 63 0;
v0xaaaafe2bf980_0 .var "N_next", 63 0;
v0xaaaafe2bfa60_0 .var "S", 63 0;
v0xaaaafe2bfb40_0 .var "S_next", 63 0;
L_0xffff80a2f018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bfc20_0 .net/2u *"_ivl_0", 3 0, L_0xffff80a2f018;  1 drivers
L_0xffff80a2f0a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bfd00_0 .net *"_ivl_11", 59 0, L_0xffff80a2f0a8;  1 drivers
L_0xffff80a2f0f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bfde0_0 .net/2u *"_ivl_12", 63 0, L_0xffff80a2f0f0;  1 drivers
L_0xffff80a2f138 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bfec0_0 .net/2u *"_ivl_16", 31 0, L_0xffff80a2f138;  1 drivers
v0xaaaafe2bffa0_0 .net *"_ivl_2", 3 0, L_0xaaaafe2fed60;  1 drivers
L_0xffff80a2f180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c0080_0 .net/2u *"_ivl_20", 31 0, L_0xffff80a2f180;  1 drivers
v0xaaaafe2c0160_0 .net *"_ivl_24", 63 0, L_0xaaaafe310f10;  1 drivers
v0xaaaafe2c0240_0 .net *"_ivl_26", 63 0, L_0xaaaafe311020;  1 drivers
L_0xffff80a2f4e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c0320_0 .net/2u *"_ivl_28", 63 0, L_0xffff80a2f4e0;  1 drivers
v0xaaaafe2c0400_0 .net *"_ivl_32", 0 0, L_0xaaaafe310fb0;  1 drivers
L_0xffff80a2f060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c04e0_0 .net/2u *"_ivl_4", 3 0, L_0xffff80a2f060;  1 drivers
v0xaaaafe2c05c0_0 .net *"_ivl_8", 63 0, L_0xaaaafe2fefa0;  1 drivers
v0xaaaafe2c06a0_0 .net "block_size", 63 0, L_0xaaaafe30f120;  1 drivers
v0xaaaafe2c0760_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2c0800_0 .var "cur_base", 63 0;
v0xaaaafe2c08d0_0 .net "cur_base_valid", 0 0, L_0xaaaafe30f330;  1 drivers
v0xaaaafe2c09a0_0 .net "group_count_out", 63 0, L_0xaaaafe311160;  alias, 1 drivers
v0xaaaafe2c0a40_0 .net "group_count_out_valid", 0 0, L_0xaaaafe311390;  1 drivers
v0xaaaafe2c0ae0_0 .net "group_en", 0 0, L_0xaaaafe2fee30;  1 drivers
v0xaaaafe2c0ba0_0 .var "input_valid", 0 0;
v0xaaaafe2c0c70_0 .var "input_valid_next", 0 0;
v0xaaaafe2c0d10_0 .var/2u "k", 31 0;
v0xaaaafe2c0df0_0 .var "lb", 63 0;
v0xaaaafe2c0ed0_0 .var "lb_next", 63 0;
v0xaaaafe2c0fb0_0 .net "n_digs_in", 3 0, v0xaaaafe2fc770_0;  alias, 1 drivers
v0xaaaafe2c1090_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  alias, 1 drivers
v0xaaaafe2c1170_0 .var/2u "pow_m", 31 0;
v0xaaaafe2c1460_0 .var "prim_sub_en", 2 1;
v0xaaaafe2c1540_0 .var "prim_sub_en_next", 2 1;
v0xaaaafe2c1620_0 .net "prim_sub_out", 63 0, L_0xaaaafe310dd0;  1 drivers
v0xaaaafe2c1710_0 .var "prim_sub_out_1", 63 0;
v0xaaaafe2c17d0_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaafe2c1890_0 .var "prim_sub_out_2", 63 0;
v0xaaaafe2c1970_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaafe2c1a30_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe1b23f0;  1 drivers
v0xaaaafe2c1b00_0 .var "r", 1 0;
v0xaaaafe2c1bd0_0 .var "r_next", 1 0;
v0xaaaafe2c1c90_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2c1d60_0 .var "tmp_sum", 63 0;
v0xaaaafe2c1e20_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaafe2c1f00_0 .var "tmp_sum_next", 63 0;
v0xaaaafe2c1fe0_0 .net "tmp_sum_valid", 0 0, L_0xaaaafe30f470;  1 drivers
v0xaaaafe2c20a0_0 .var "ub", 63 0;
v0xaaaafe2c2190_0 .var "ub_cand_0", 63 0;
v0xaaaafe2c2250_0 .var "ub_cand_1", 63 0;
v0xaaaafe2c2330_0 .var "ub_next", 63 0;
E_0xaaaafe1226f0/0 .event edge, v0xaaaafe2c1460_0, v0xaaaafe2be700_0, v0xaaaafe2bef60_0, v0xaaaafe2be640_0;
E_0xaaaafe1226f0/1 .event edge, v0xaaaafe2beea0_0;
E_0xaaaafe1226f0 .event/or E_0xaaaafe1226f0/0, E_0xaaaafe1226f0/1;
E_0xaaaafe0f9e70/0 .event edge, v0xaaaafe2c0df0_0, v0xaaaafe2bf2a0_0, v0xaaaafe2bfa60_0, v0xaaaafe2bf8c0_0;
E_0xaaaafe0f9e70/1 .event edge, v0xaaaafe2be560_0, v0xaaaafe2bf6e0_0;
E_0xaaaafe0f9e70 .event/or E_0xaaaafe0f9e70/0, E_0xaaaafe0f9e70/1;
E_0xaaaafe2b0b20 .event edge, v0xaaaafe2be3c0_0, v0xaaaafe2c1090_0, v0xaaaafe2be560_0;
L_0xaaaafe2fed60 .arith/mod 4, v0xaaaafe2fc770_0, L_0xffff80a2f018;
L_0xaaaafe2fee30 .cmp/eq 4, L_0xaaaafe2fed60, L_0xffff80a2f060;
L_0xaaaafe2fefa0 .concat [ 4 60 0 0], v0xaaaafe2fc770_0, L_0xffff80a2f0a8;
L_0xaaaafe30f120 .arith/div 64, L_0xaaaafe2fefa0, L_0xffff80a2f0f0;
L_0xaaaafe30f330 .cmp/gt 32, v0xaaaafe2c0d10_0, L_0xffff80a2f138;
L_0xaaaafe30f470 .cmp/eq 32, v0xaaaafe2c1e20_0, L_0xffff80a2f180;
L_0xaaaafe310f10 .arith/sub 64, v0xaaaafe2c1d60_0, v0xaaaafe2c1710_0;
L_0xaaaafe311020 .arith/sub 64, L_0xaaaafe310f10, v0xaaaafe2c1890_0;
L_0xaaaafe311160 .functor MUXZ 64, L_0xffff80a2f4e0, L_0xaaaafe311020, L_0xaaaafe2fee30, C4<>;
S_0xaaaafe2bbef0 .scope module, "prim_calc_1" "prim_calc" 6 99, 7 3 0, S_0xaaaafe2bbb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaafe2bc0f0 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffff80a2f2a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaafe1ce6f0 .functor AND 64, L_0xaaaafe30f120, L_0xffff80a2f2a0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaafe1d2910 .functor OR 1, L_0xaaaafe30f8c0, L_0xaaaafe30fa70, C4<0>, C4<0>;
L_0xaaaafe1b9340 .functor AND 1, L_0xaaaafe30f6e0, L_0xaaaafe1d2910, C4<1>, C4<1>;
L_0xaaaafe1bb2e0 .functor AND 1, L_0xaaaafe1b9340, L_0xaaaafe30f330, C4<1>, C4<1>;
L_0xaaaafe1bd750 .functor AND 1, L_0xaaaafe3100c0, L_0xaaaafe30f330, C4<1>, C4<1>;
L_0xaaaafe3105a0 .functor NOT 1, L_0xaaaafe1bb2e0, C4<0>, C4<0>, C4<0>;
L_0xaaaafe1c06e0 .functor AND 1, L_0xaaaafe3105a0, L_0xaaaafe30f330, C4<1>, C4<1>;
L_0xaaaafe1b23f0 .functor OR 1, L_0xaaaafe310a30, L_0xaaaafe1c06e0, C4<0>, C4<0>;
v0xaaaafe1bd930_0 .var "BM", 63 0;
v0xaaaafe1c0800_0 .var "BM_next", 63 0;
v0xaaaafe1b2550_0 .var "M", 63 0;
v0xaaaafe2b0bb0_0 .var "M_next", 63 0;
v0xaaaafe2bc430_0 .var "N", 63 0;
v0xaaaafe2bc560_0 .var "N_next", 63 0;
v0xaaaafe2bc640_0 .var "PS", 63 0;
v0xaaaafe2bc720_0 .var "PS_next", 63 0;
v0xaaaafe2bc800_0 .var "S", 63 0;
v0xaaaafe2bc8e0_0 .var "S_next", 63 0;
v0xaaaafe2bc9c0_0 .net *"_ivl_0", 63 0, L_0xaaaafe30f5a0;  1 drivers
L_0xffff80a2f258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bcaa0_0 .net/2u *"_ivl_10", 31 0, L_0xffff80a2f258;  1 drivers
v0xaaaafe2bcb80_0 .net *"_ivl_12", 0 0, L_0xaaaafe30f8c0;  1 drivers
v0xaaaafe2bcc40_0 .net/2u *"_ivl_14", 63 0, L_0xffff80a2f2a0;  1 drivers
v0xaaaafe2bcd20_0 .net *"_ivl_16", 63 0, L_0xaaaafe1ce6f0;  1 drivers
v0xaaaafe2bce00_0 .net *"_ivl_19", 0 0, L_0xaaaafe30fa70;  1 drivers
v0xaaaafe2bcec0_0 .net *"_ivl_21", 0 0, L_0xaaaafe1d2910;  1 drivers
v0xaaaafe2bcf80_0 .net *"_ivl_23", 0 0, L_0xaaaafe1b9340;  1 drivers
v0xaaaafe2bd040_0 .net/2u *"_ivl_26", 63 0, L_0xaaaafe30fd20;  1 drivers
L_0xffff80a2f2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bd120_0 .net/2u *"_ivl_29", 31 0, L_0xffff80a2f2e8;  1 drivers
L_0xffff80a2f1c8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bd200_0 .net *"_ivl_3", 61 0, L_0xffff80a2f1c8;  1 drivers
v0xaaaafe2bd2e0_0 .net *"_ivl_30", 63 0, L_0xaaaafe30fe50;  1 drivers
L_0xffff80a2f330 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bd3c0_0 .net *"_ivl_33", 61 0, L_0xffff80a2f330;  1 drivers
v0xaaaafe2bd4a0_0 .net *"_ivl_34", 63 0, L_0xaaaafe30ff80;  1 drivers
v0xaaaafe2bd580_0 .net *"_ivl_36", 0 0, L_0xaaaafe3100c0;  1 drivers
v0xaaaafe2bd640_0 .net *"_ivl_4", 0 0, L_0xaaaafe30f6e0;  1 drivers
v0xaaaafe2bd700_0 .net *"_ivl_40", 31 0, L_0xaaaafe3102e0;  1 drivers
L_0xffff80a2f378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bd7e0_0 .net *"_ivl_43", 29 0, L_0xffff80a2f378;  1 drivers
L_0xffff80a2f3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bd8c0_0 .net/2u *"_ivl_44", 31 0, L_0xffff80a2f3c0;  1 drivers
v0xaaaafe2bd9a0_0 .net *"_ivl_46", 0 0, L_0xaaaafe3103e0;  1 drivers
v0xaaaafe2bda60_0 .net *"_ivl_48", 63 0, L_0xaaaafe310610;  1 drivers
v0xaaaafe2bdb40_0 .net *"_ivl_50", 62 0, L_0xaaaafe310500;  1 drivers
L_0xffff80a2f408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bdc20_0 .net *"_ivl_52", 0 0, L_0xffff80a2f408;  1 drivers
v0xaaaafe2bdd00_0 .net *"_ivl_54", 63 0, L_0xaaaafe310780;  1 drivers
L_0xffff80a2f450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2bdde0_0 .net/2u *"_ivl_58", 31 0, L_0xffff80a2f450;  1 drivers
v0xaaaafe2bdec0_0 .net *"_ivl_6", 31 0, L_0xaaaafe30f7d0;  1 drivers
v0xaaaafe2bdfa0_0 .net *"_ivl_60", 0 0, L_0xaaaafe310a30;  1 drivers
v0xaaaafe2be060_0 .net *"_ivl_62", 0 0, L_0xaaaafe3105a0;  1 drivers
v0xaaaafe2be140_0 .net *"_ivl_65", 0 0, L_0xaaaafe1c06e0;  1 drivers
L_0xffff80a2f498 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2be200_0 .net/2u *"_ivl_68", 63 0, L_0xffff80a2f498;  1 drivers
L_0xffff80a2f210 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2be2e0_0 .net *"_ivl_9", 29 0, L_0xffff80a2f210;  1 drivers
v0xaaaafe2be3c0_0 .net "block_size_in", 63 0, L_0xaaaafe30f120;  alias, 1 drivers
v0xaaaafe2be4a0_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2be560_0 .net "cur_base_in", 63 0, v0xaaaafe2c0800_0;  1 drivers
v0xaaaafe2be640_0 .net "cur_base_valid", 0 0, L_0xaaaafe30f330;  alias, 1 drivers
v0xaaaafe2be700_0 .net "input_valid", 0 0, v0xaaaafe2c0ba0_0;  1 drivers
v0xaaaafe2be7c0_0 .var/2u "k", 31 0;
v0xaaaafe2be8a0_0 .net/2u "k_bound", 31 0, L_0xaaaafe310940;  1 drivers
v0xaaaafe2be980_0 .var "lb_r", 63 0;
v0xaaaafe2bea60_0 .var "lb_r_next", 63 0;
v0xaaaafe2beb40_0 .var/2u "pow_m", 31 0;
v0xaaaafe2bec20_0 .net "prim_en", 0 0, L_0xaaaafe1bb2e0;  1 drivers
v0xaaaafe2bece0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaafe2bedc0_0 .net "prim_sub_out", 63 0, L_0xaaaafe310dd0;  alias, 1 drivers
v0xaaaafe2beea0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe1b23f0;  alias, 1 drivers
v0xaaaafe2bef60_0 .net "r", 1 0, v0xaaaafe2c1b00_0;  1 drivers
v0xaaaafe2bf040_0 .var "rep_base", 63 0;
v0xaaaafe2bf120_0 .net "rep_base_valid", 0 0, L_0xaaaafe1bd750;  1 drivers
v0xaaaafe2bf1e0_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2bf2a0_0 .net "ub_in", 63 0, v0xaaaafe2c20a0_0;  1 drivers
v0xaaaafe2bf380_0 .var "ub_r", 63 0;
v0xaaaafe2bf460_0 .var "ub_r_next", 63 0;
E_0xaaaafe2b0de0 .event posedge, v0xaaaafe2be4a0_0;
E_0xaaaafe2b0e20/0 .event edge, v0xaaaafe2bef60_0, v0xaaaafe2bf2a0_0, v0xaaaafe2bf040_0, v0xaaaafe2be980_0;
E_0xaaaafe2b0e20/1 .event edge, v0xaaaafe2bf380_0, v0xaaaafe2bc800_0, v0xaaaafe2bc430_0, v0xaaaafe2be560_0;
E_0xaaaafe2b0e20/2 .event edge, v0xaaaafe1bd930_0, v0xaaaafe1b2550_0;
E_0xaaaafe2b0e20 .event/or E_0xaaaafe2b0e20/0, E_0xaaaafe2b0e20/1, E_0xaaaafe2b0e20/2;
L_0xaaaafe30f5a0 .concat [ 2 62 0 0], v0xaaaafe2c1b00_0, L_0xffff80a2f1c8;
L_0xaaaafe30f6e0 .cmp/gt 64, L_0xaaaafe30f120, L_0xaaaafe30f5a0;
L_0xaaaafe30f7d0 .concat [ 2 30 0 0], v0xaaaafe2c1b00_0, L_0xffff80a2f210;
L_0xaaaafe30f8c0 .cmp/eq 32, L_0xaaaafe30f7d0, L_0xffff80a2f258;
L_0xaaaafe30fa70 .reduce/nor L_0xaaaafe1ce6f0;
L_0xaaaafe30fd20 .concat [ 32 32 0 0], v0xaaaafe2be7c0_0, L_0xffff80a2f2e8;
L_0xaaaafe30fe50 .concat [ 2 62 0 0], v0xaaaafe2c1b00_0, L_0xffff80a2f330;
L_0xaaaafe30ff80 .arith/div 64, L_0xaaaafe30f120, L_0xaaaafe30fe50;
L_0xaaaafe3100c0 .cmp/gt 64, L_0xaaaafe30fd20, L_0xaaaafe30ff80;
L_0xaaaafe3102e0 .concat [ 2 30 0 0], v0xaaaafe2c1b00_0, L_0xffff80a2f378;
L_0xaaaafe3103e0 .cmp/eq 32, L_0xaaaafe3102e0, L_0xffff80a2f3c0;
L_0xaaaafe310500 .part L_0xaaaafe30f120, 1, 63;
L_0xaaaafe310610 .concat [ 63 1 0 0], L_0xaaaafe310500, L_0xffff80a2f408;
L_0xaaaafe310780 .functor MUXZ 64, L_0xaaaafe310610, L_0xaaaafe30f120, L_0xaaaafe3103e0, C4<>;
L_0xaaaafe310940 .cast/2 32, L_0xaaaafe310780;
L_0xaaaafe310a30 .cmp/eq 32, v0xaaaafe2bece0_0, L_0xffff80a2f450;
L_0xaaaafe310dd0 .functor MUXZ 64, L_0xffff80a2f498, v0xaaaafe2bc640_0, L_0xaaaafe1bb2e0, C4<>;
S_0xaaaafe2c2510 .scope generate, "genblk1[3]" "genblk1[3]" 5 22, 5 22 0, S_0xaaaafe2bb590;
 .timescale 0 0;
P_0xaaaafe2c26e0 .param/l "i" 0 5 22, +C4<011>;
S_0xaaaafe2c27a0 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaafe2c2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaafe2bbd40 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaafe2bbd80 .param/l "group_count_n" 0 6 4, +C4<0011>;
L_0xaaaafe313af0 .functor AND 1, L_0xaaaafe311aa0, v0xaaaafe2c8b00_0, C4<1>, C4<1>;
L_0xaaaafe313ed0 .functor AND 1, L_0xaaaafe313af0, v0xaaaafe2c8ca0_0, C4<1>, C4<1>;
v0xaaaafe2c6a20_0 .var "M", 63 0;
v0xaaaafe2c6b20_0 .var "M_next", 63 0;
v0xaaaafe2c6c00_0 .var "N", 63 0;
v0xaaaafe2c6cc0_0 .var "N_next", 63 0;
v0xaaaafe2c6da0_0 .var "S", 63 0;
v0xaaaafe2c6ed0_0 .var "S_next", 63 0;
L_0xffff80a2f528 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c6fb0_0 .net/2u *"_ivl_0", 3 0, L_0xffff80a2f528;  1 drivers
L_0xffff80a2f5b8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c7090_0 .net *"_ivl_11", 59 0, L_0xffff80a2f5b8;  1 drivers
L_0xffff80a2f600 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c7170_0 .net/2u *"_ivl_12", 63 0, L_0xffff80a2f600;  1 drivers
L_0xffff80a2f648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c7250_0 .net/2u *"_ivl_16", 31 0, L_0xffff80a2f648;  1 drivers
v0xaaaafe2c7330_0 .net *"_ivl_2", 3 0, L_0xaaaafe311450;  1 drivers
L_0xffff80a2f690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c7410_0 .net/2u *"_ivl_20", 31 0, L_0xffff80a2f690;  1 drivers
v0xaaaafe2c74f0_0 .net *"_ivl_24", 63 0, L_0xaaaafe313a50;  1 drivers
v0xaaaafe2c75d0_0 .net *"_ivl_26", 63 0, L_0xaaaafe313b60;  1 drivers
L_0xffff80a2f9f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c76b0_0 .net/2u *"_ivl_28", 63 0, L_0xffff80a2f9f0;  1 drivers
v0xaaaafe2c7790_0 .net *"_ivl_32", 0 0, L_0xaaaafe313af0;  1 drivers
L_0xffff80a2f570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c7870_0 .net/2u *"_ivl_4", 3 0, L_0xffff80a2f570;  1 drivers
v0xaaaafe2c7950_0 .net *"_ivl_8", 63 0, L_0xaaaafe3116b0;  1 drivers
v0xaaaafe2c7a30_0 .net "block_size", 63 0, L_0xaaaafe3117a0;  1 drivers
v0xaaaafe2c7af0_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2c7b90_0 .var "cur_base", 63 0;
v0xaaaafe2c7c30_0 .net "cur_base_valid", 0 0, L_0xaaaafe311960;  1 drivers
v0xaaaafe2c7cd0_0 .net "group_count_out", 63 0, L_0xaaaafe313ca0;  alias, 1 drivers
v0xaaaafe2c7d70_0 .net "group_count_out_valid", 0 0, L_0xaaaafe313ed0;  1 drivers
v0xaaaafe2c7e30_0 .net "group_en", 0 0, L_0xaaaafe311540;  1 drivers
v0xaaaafe2c7ef0_0 .var "input_valid", 0 0;
v0xaaaafe2c7fc0_0 .var "input_valid_next", 0 0;
v0xaaaafe2c8060_0 .var/2u "k", 31 0;
v0xaaaafe2c8140_0 .var "lb", 63 0;
v0xaaaafe2c8220_0 .var "lb_next", 63 0;
v0xaaaafe2c8300_0 .net "n_digs_in", 3 0, v0xaaaafe2fc770_0;  alias, 1 drivers
v0xaaaafe2c83f0_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  alias, 1 drivers
v0xaaaafe2c84c0_0 .var/2u "pow_m", 31 0;
v0xaaaafe2c8790_0 .var "prim_sub_en", 2 1;
v0xaaaafe2c8870_0 .var "prim_sub_en_next", 2 1;
v0xaaaafe2c8950_0 .net "prim_sub_out", 63 0, L_0xaaaafe313910;  1 drivers
v0xaaaafe2c8a40_0 .var "prim_sub_out_1", 63 0;
v0xaaaafe2c8b00_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaafe2c8bc0_0 .var "prim_sub_out_2", 63 0;
v0xaaaafe2c8ca0_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaafe2c8d60_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe313760;  1 drivers
v0xaaaafe2c8e30_0 .var "r", 1 0;
v0xaaaafe2c8f00_0 .var "r_next", 1 0;
v0xaaaafe2c8fc0_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2c9060_0 .var "tmp_sum", 63 0;
v0xaaaafe2c9140_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaafe2c9220_0 .var "tmp_sum_next", 63 0;
v0xaaaafe2c9300_0 .net "tmp_sum_valid", 0 0, L_0xaaaafe311aa0;  1 drivers
v0xaaaafe2c93c0_0 .var "ub", 63 0;
v0xaaaafe2c94b0_0 .var "ub_cand_0", 63 0;
v0xaaaafe2c9570_0 .var "ub_cand_1", 63 0;
v0xaaaafe2c9650_0 .var "ub_next", 63 0;
E_0xaaaafe2c2bc0/0 .event edge, v0xaaaafe2c8790_0, v0xaaaafe2c5a10_0, v0xaaaafe2c6270_0, v0xaaaafe2c5950_0;
E_0xaaaafe2c2bc0/1 .event edge, v0xaaaafe2c61b0_0;
E_0xaaaafe2c2bc0 .event/or E_0xaaaafe2c2bc0/0, E_0xaaaafe2c2bc0/1;
E_0xaaaafe2c2c30/0 .event edge, v0xaaaafe2c8140_0, v0xaaaafe2c65e0_0, v0xaaaafe2c6da0_0, v0xaaaafe2c6c00_0;
E_0xaaaafe2c2c30/1 .event edge, v0xaaaafe2c5870_0, v0xaaaafe2c6a20_0;
E_0xaaaafe2c2c30 .event/or E_0xaaaafe2c2c30/0, E_0xaaaafe2c2c30/1;
E_0xaaaafe2c2cb0 .event edge, v0xaaaafe2c56f0_0, v0xaaaafe2c1090_0, v0xaaaafe2c5870_0;
L_0xaaaafe311450 .arith/mod 4, v0xaaaafe2fc770_0, L_0xffff80a2f528;
L_0xaaaafe311540 .cmp/eq 4, L_0xaaaafe311450, L_0xffff80a2f570;
L_0xaaaafe3116b0 .concat [ 4 60 0 0], v0xaaaafe2fc770_0, L_0xffff80a2f5b8;
L_0xaaaafe3117a0 .arith/div 64, L_0xaaaafe3116b0, L_0xffff80a2f600;
L_0xaaaafe311960 .cmp/gt 32, v0xaaaafe2c8060_0, L_0xffff80a2f648;
L_0xaaaafe311aa0 .cmp/eq 32, v0xaaaafe2c9140_0, L_0xffff80a2f690;
L_0xaaaafe313a50 .arith/sub 64, v0xaaaafe2c9060_0, v0xaaaafe2c8a40_0;
L_0xaaaafe313b60 .arith/sub 64, L_0xaaaafe313a50, v0xaaaafe2c8bc0_0;
L_0xaaaafe313ca0 .functor MUXZ 64, L_0xffff80a2f9f0, L_0xaaaafe313b60, L_0xaaaafe311540, C4<>;
S_0xaaaafe2c2d10 .scope module, "prim_calc_1" "prim_calc" 6 99, 7 3 0, S_0xaaaafe2c27a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaafe2c2f10 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffff80a2f7b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaafe312090 .functor AND 64, L_0xaaaafe3117a0, L_0xffff80a2f7b0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaafe3121f0 .functor OR 1, L_0xaaaafe311ef0, L_0xaaaafe312100, C4<0>, C4<0>;
L_0xaaaafe312300 .functor AND 1, L_0xaaaafe311d10, L_0xaaaafe3121f0, C4<1>, C4<1>;
L_0xaaaafe312410 .functor AND 1, L_0xaaaafe312300, L_0xaaaafe311960, C4<1>, C4<1>;
L_0xaaaafe3129e0 .functor AND 1, L_0xaaaafe3128a0, L_0xaaaafe311960, C4<1>, C4<1>;
L_0xaaaafe312df0 .functor NOT 1, L_0xaaaafe312410, C4<0>, C4<0>, C4<0>;
L_0xaaaafe3136a0 .functor AND 1, L_0xaaaafe312df0, L_0xaaaafe311960, C4<1>, C4<1>;
L_0xaaaafe313760 .functor OR 1, L_0xaaaafe313490, L_0xaaaafe3136a0, C4<0>, C4<0>;
v0xaaaafe2c31a0_0 .var "BM", 63 0;
v0xaaaafe2c32a0_0 .var "BM_next", 63 0;
v0xaaaafe2c3380_0 .var "M", 63 0;
v0xaaaafe2c3470_0 .var "M_next", 63 0;
v0xaaaafe2c3550_0 .var "N", 63 0;
v0xaaaafe2c3680_0 .var "N_next", 63 0;
v0xaaaafe2c3760_0 .var "PS", 63 0;
v0xaaaafe2c3840_0 .var "PS_next", 63 0;
v0xaaaafe2c3920_0 .var "S", 63 0;
v0xaaaafe2c3a00_0 .var "S_next", 63 0;
v0xaaaafe2c3ae0_0 .net *"_ivl_0", 63 0, L_0xaaaafe311bd0;  1 drivers
L_0xffff80a2f768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c3bc0_0 .net/2u *"_ivl_10", 31 0, L_0xffff80a2f768;  1 drivers
v0xaaaafe2c3ca0_0 .net *"_ivl_12", 0 0, L_0xaaaafe311ef0;  1 drivers
v0xaaaafe2c3d60_0 .net/2u *"_ivl_14", 63 0, L_0xffff80a2f7b0;  1 drivers
v0xaaaafe2c3e40_0 .net *"_ivl_16", 63 0, L_0xaaaafe312090;  1 drivers
v0xaaaafe2c3f20_0 .net *"_ivl_19", 0 0, L_0xaaaafe312100;  1 drivers
v0xaaaafe2c3fe0_0 .net *"_ivl_21", 0 0, L_0xaaaafe3121f0;  1 drivers
v0xaaaafe2c40a0_0 .net *"_ivl_23", 0 0, L_0xaaaafe312300;  1 drivers
v0xaaaafe2c4160_0 .net/2u *"_ivl_26", 63 0, L_0xaaaafe312500;  1 drivers
L_0xffff80a2f7f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c4240_0 .net/2u *"_ivl_29", 31 0, L_0xffff80a2f7f8;  1 drivers
L_0xffff80a2f6d8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c4320_0 .net *"_ivl_3", 61 0, L_0xffff80a2f6d8;  1 drivers
v0xaaaafe2c4400_0 .net *"_ivl_30", 63 0, L_0xaaaafe312630;  1 drivers
L_0xffff80a2f840 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c44e0_0 .net *"_ivl_33", 61 0, L_0xffff80a2f840;  1 drivers
v0xaaaafe2c45c0_0 .net *"_ivl_34", 63 0, L_0xaaaafe312760;  1 drivers
v0xaaaafe2c46a0_0 .net *"_ivl_36", 0 0, L_0xaaaafe3128a0;  1 drivers
v0xaaaafe2c4760_0 .net *"_ivl_4", 0 0, L_0xaaaafe311d10;  1 drivers
v0xaaaafe2c4820_0 .net *"_ivl_40", 31 0, L_0xaaaafe312b30;  1 drivers
L_0xffff80a2f888 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c4900_0 .net *"_ivl_43", 29 0, L_0xffff80a2f888;  1 drivers
L_0xffff80a2f8d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c49e0_0 .net/2u *"_ivl_44", 31 0, L_0xffff80a2f8d0;  1 drivers
v0xaaaafe2c4ac0_0 .net *"_ivl_46", 0 0, L_0xaaaafe312c30;  1 drivers
v0xaaaafe2c4b80_0 .net *"_ivl_48", 63 0, L_0xaaaafe313070;  1 drivers
v0xaaaafe2c4c60_0 .net *"_ivl_50", 62 0, L_0xaaaafe312d50;  1 drivers
L_0xffff80a2f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c4d40_0 .net *"_ivl_52", 0 0, L_0xffff80a2f918;  1 drivers
v0xaaaafe2c5030_0 .net *"_ivl_54", 63 0, L_0xaaaafe3131e0;  1 drivers
L_0xffff80a2f960 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c5110_0 .net/2u *"_ivl_58", 31 0, L_0xffff80a2f960;  1 drivers
v0xaaaafe2c51f0_0 .net *"_ivl_6", 31 0, L_0xaaaafe311e00;  1 drivers
v0xaaaafe2c52d0_0 .net *"_ivl_60", 0 0, L_0xaaaafe313490;  1 drivers
v0xaaaafe2c5390_0 .net *"_ivl_62", 0 0, L_0xaaaafe312df0;  1 drivers
v0xaaaafe2c5470_0 .net *"_ivl_65", 0 0, L_0xaaaafe3136a0;  1 drivers
L_0xffff80a2f9a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c5530_0 .net/2u *"_ivl_68", 63 0, L_0xffff80a2f9a8;  1 drivers
L_0xffff80a2f720 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2c5610_0 .net *"_ivl_9", 29 0, L_0xffff80a2f720;  1 drivers
v0xaaaafe2c56f0_0 .net "block_size_in", 63 0, L_0xaaaafe3117a0;  alias, 1 drivers
v0xaaaafe2c57d0_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2c5870_0 .net "cur_base_in", 63 0, v0xaaaafe2c7b90_0;  1 drivers
v0xaaaafe2c5950_0 .net "cur_base_valid", 0 0, L_0xaaaafe311960;  alias, 1 drivers
v0xaaaafe2c5a10_0 .net "input_valid", 0 0, v0xaaaafe2c7ef0_0;  1 drivers
v0xaaaafe2c5ad0_0 .var/2u "k", 31 0;
v0xaaaafe2c5bb0_0 .net/2u "k_bound", 31 0, L_0xaaaafe3133a0;  1 drivers
v0xaaaafe2c5c90_0 .var "lb_r", 63 0;
v0xaaaafe2c5d70_0 .var "lb_r_next", 63 0;
v0xaaaafe2c5e50_0 .var/2u "pow_m", 31 0;
v0xaaaafe2c5f30_0 .net "prim_en", 0 0, L_0xaaaafe312410;  1 drivers
v0xaaaafe2c5ff0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaafe2c60d0_0 .net "prim_sub_out", 63 0, L_0xaaaafe313910;  alias, 1 drivers
v0xaaaafe2c61b0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe313760;  alias, 1 drivers
v0xaaaafe2c6270_0 .net "r", 1 0, v0xaaaafe2c8e30_0;  1 drivers
v0xaaaafe2c6350_0 .var "rep_base", 63 0;
v0xaaaafe2c6430_0 .net "rep_base_valid", 0 0, L_0xaaaafe3129e0;  1 drivers
v0xaaaafe2c64f0_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2c65e0_0 .net "ub_in", 63 0, v0xaaaafe2c93c0_0;  1 drivers
v0xaaaafe2c66c0_0 .var "ub_r", 63 0;
v0xaaaafe2c67a0_0 .var "ub_r_next", 63 0;
E_0xaaaafe2c30e0/0 .event edge, v0xaaaafe2c6270_0, v0xaaaafe2c65e0_0, v0xaaaafe2c6350_0, v0xaaaafe2c5c90_0;
E_0xaaaafe2c30e0/1 .event edge, v0xaaaafe2c66c0_0, v0xaaaafe2c3920_0, v0xaaaafe2c3550_0, v0xaaaafe2c5870_0;
E_0xaaaafe2c30e0/2 .event edge, v0xaaaafe2c31a0_0, v0xaaaafe2c3380_0;
E_0xaaaafe2c30e0 .event/or E_0xaaaafe2c30e0/0, E_0xaaaafe2c30e0/1, E_0xaaaafe2c30e0/2;
L_0xaaaafe311bd0 .concat [ 2 62 0 0], v0xaaaafe2c8e30_0, L_0xffff80a2f6d8;
L_0xaaaafe311d10 .cmp/gt 64, L_0xaaaafe3117a0, L_0xaaaafe311bd0;
L_0xaaaafe311e00 .concat [ 2 30 0 0], v0xaaaafe2c8e30_0, L_0xffff80a2f720;
L_0xaaaafe311ef0 .cmp/eq 32, L_0xaaaafe311e00, L_0xffff80a2f768;
L_0xaaaafe312100 .reduce/nor L_0xaaaafe312090;
L_0xaaaafe312500 .concat [ 32 32 0 0], v0xaaaafe2c5ad0_0, L_0xffff80a2f7f8;
L_0xaaaafe312630 .concat [ 2 62 0 0], v0xaaaafe2c8e30_0, L_0xffff80a2f840;
L_0xaaaafe312760 .arith/div 64, L_0xaaaafe3117a0, L_0xaaaafe312630;
L_0xaaaafe3128a0 .cmp/gt 64, L_0xaaaafe312500, L_0xaaaafe312760;
L_0xaaaafe312b30 .concat [ 2 30 0 0], v0xaaaafe2c8e30_0, L_0xffff80a2f888;
L_0xaaaafe312c30 .cmp/eq 32, L_0xaaaafe312b30, L_0xffff80a2f8d0;
L_0xaaaafe312d50 .part L_0xaaaafe3117a0, 1, 63;
L_0xaaaafe313070 .concat [ 63 1 0 0], L_0xaaaafe312d50, L_0xffff80a2f918;
L_0xaaaafe3131e0 .functor MUXZ 64, L_0xaaaafe313070, L_0xaaaafe3117a0, L_0xaaaafe312c30, C4<>;
L_0xaaaafe3133a0 .cast/2 32, L_0xaaaafe3131e0;
L_0xaaaafe313490 .cmp/eq 32, v0xaaaafe2c5ff0_0, L_0xffff80a2f960;
L_0xaaaafe313910 .functor MUXZ 64, L_0xffff80a2f9a8, v0xaaaafe2c3760_0, L_0xaaaafe312410, C4<>;
S_0xaaaafe2c9830 .scope generate, "genblk1[4]" "genblk1[4]" 5 22, 5 22 0, S_0xaaaafe2bb590;
 .timescale 0 0;
P_0xaaaafe2c9a10 .param/l "i" 0 5 22, +C4<0100>;
S_0xaaaafe2c9ad0 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaafe2c9830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaafe2c29d0 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaafe2c2a10 .param/l "group_count_n" 0 6 4, +C4<0100>;
L_0xaaaafe3166c0 .functor AND 1, L_0xaaaafe3147f0, v0xaaaafe2cfec0_0, C4<1>, C4<1>;
L_0xaaaafe316aa0 .functor AND 1, L_0xaaaafe3166c0, v0xaaaafe2d0060_0, C4<1>, C4<1>;
v0xaaaafe2cdd90_0 .var "M", 63 0;
v0xaaaafe2cde90_0 .var "M_next", 63 0;
v0xaaaafe2cdf70_0 .var "N", 63 0;
v0xaaaafe2ce030_0 .var "N_next", 63 0;
v0xaaaafe2ce110_0 .var "S", 63 0;
v0xaaaafe2ce1f0_0 .var "S_next", 63 0;
L_0xffff80a2fa38 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2ce2d0_0 .net/2u *"_ivl_0", 3 0, L_0xffff80a2fa38;  1 drivers
L_0xffff80a2fac8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2ce3b0_0 .net *"_ivl_11", 59 0, L_0xffff80a2fac8;  1 drivers
L_0xffff80a2fb10 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2ce490_0 .net/2u *"_ivl_12", 63 0, L_0xffff80a2fb10;  1 drivers
L_0xffff80a2fb58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2ce600_0 .net/2u *"_ivl_16", 31 0, L_0xffff80a2fb58;  1 drivers
v0xaaaafe2ce6e0_0 .net *"_ivl_2", 3 0, L_0xaaaafe313f90;  1 drivers
L_0xffff80a2fba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2ce7c0_0 .net/2u *"_ivl_20", 31 0, L_0xffff80a2fba0;  1 drivers
v0xaaaafe2ce8a0_0 .net *"_ivl_24", 63 0, L_0xaaaafe316620;  1 drivers
v0xaaaafe2ce980_0 .net *"_ivl_26", 63 0, L_0xaaaafe316730;  1 drivers
L_0xffff80a2ff00 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cea60_0 .net/2u *"_ivl_28", 63 0, L_0xffff80a2ff00;  1 drivers
v0xaaaafe2ceb40_0 .net *"_ivl_32", 0 0, L_0xaaaafe3166c0;  1 drivers
L_0xffff80a2fa80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cec20_0 .net/2u *"_ivl_4", 3 0, L_0xffff80a2fa80;  1 drivers
v0xaaaafe2ced00_0 .net *"_ivl_8", 63 0, L_0xaaaafe3141f0;  1 drivers
v0xaaaafe2cede0_0 .net "block_size", 63 0, L_0xaaaafe3144f0;  1 drivers
v0xaaaafe2ceea0_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2cef40_0 .var "cur_base", 63 0;
v0xaaaafe2cf010_0 .net "cur_base_valid", 0 0, L_0xaaaafe3146b0;  1 drivers
v0xaaaafe2cf0e0_0 .net "group_count_out", 63 0, L_0xaaaafe316870;  alias, 1 drivers
v0xaaaafe2cf180_0 .net "group_count_out_valid", 0 0, L_0xaaaafe316aa0;  1 drivers
v0xaaaafe2cf240_0 .net "group_en", 0 0, L_0xaaaafe314080;  1 drivers
v0xaaaafe2cf300_0 .var "input_valid", 0 0;
v0xaaaafe2cf3d0_0 .var "input_valid_next", 0 0;
v0xaaaafe2cf470_0 .var/2u "k", 31 0;
v0xaaaafe2cf550_0 .var "lb", 63 0;
v0xaaaafe2cf630_0 .var "lb_next", 63 0;
v0xaaaafe2cf710_0 .net "n_digs_in", 3 0, v0xaaaafe2fc770_0;  alias, 1 drivers
v0xaaaafe2cf7d0_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  alias, 1 drivers
v0xaaaafe2cf890_0 .var/2u "pow_m", 31 0;
v0xaaaafe2cfb80_0 .var "prim_sub_en", 2 1;
v0xaaaafe2cfc60_0 .var "prim_sub_en_next", 2 1;
v0xaaaafe2cfd40_0 .net "prim_sub_out", 63 0, L_0xaaaafe3164e0;  1 drivers
v0xaaaafe2cfe00_0 .var "prim_sub_out_1", 63 0;
v0xaaaafe2cfec0_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaafe2cff80_0 .var "prim_sub_out_2", 63 0;
v0xaaaafe2d0060_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaafe2d0120_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe316330;  1 drivers
v0xaaaafe2d01c0_0 .var "r", 1 0;
v0xaaaafe2d0290_0 .var "r_next", 1 0;
v0xaaaafe2d0350_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2d03f0_0 .var "tmp_sum", 63 0;
v0xaaaafe2d04d0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaafe2d05b0_0 .var "tmp_sum_next", 63 0;
v0xaaaafe2d0690_0 .net "tmp_sum_valid", 0 0, L_0xaaaafe3147f0;  1 drivers
v0xaaaafe2d0750_0 .var "ub", 63 0;
v0xaaaafe2d0840_0 .var "ub_cand_0", 63 0;
v0xaaaafe2d0900_0 .var "ub_cand_1", 63 0;
v0xaaaafe2d09e0_0 .var "ub_next", 63 0;
E_0xaaaafe2c9ef0/0 .event edge, v0xaaaafe2cfb80_0, v0xaaaafe2ccd40_0, v0xaaaafe2cd5a0_0, v0xaaaafe2ccc80_0;
E_0xaaaafe2c9ef0/1 .event edge, v0xaaaafe2cd4e0_0;
E_0xaaaafe2c9ef0 .event/or E_0xaaaafe2c9ef0/0, E_0xaaaafe2c9ef0/1;
E_0xaaaafe2c9f60/0 .event edge, v0xaaaafe2cf550_0, v0xaaaafe2cd950_0, v0xaaaafe2ce110_0, v0xaaaafe2cdf70_0;
E_0xaaaafe2c9f60/1 .event edge, v0xaaaafe2ccba0_0, v0xaaaafe2cdd90_0;
E_0xaaaafe2c9f60 .event/or E_0xaaaafe2c9f60/0, E_0xaaaafe2c9f60/1;
E_0xaaaafe2c9fe0 .event edge, v0xaaaafe2cca20_0, v0xaaaafe2c1090_0, v0xaaaafe2ccba0_0;
L_0xaaaafe313f90 .arith/mod 4, v0xaaaafe2fc770_0, L_0xffff80a2fa38;
L_0xaaaafe314080 .cmp/eq 4, L_0xaaaafe313f90, L_0xffff80a2fa80;
L_0xaaaafe3141f0 .concat [ 4 60 0 0], v0xaaaafe2fc770_0, L_0xffff80a2fac8;
L_0xaaaafe3144f0 .arith/div 64, L_0xaaaafe3141f0, L_0xffff80a2fb10;
L_0xaaaafe3146b0 .cmp/gt 32, v0xaaaafe2cf470_0, L_0xffff80a2fb58;
L_0xaaaafe3147f0 .cmp/eq 32, v0xaaaafe2d04d0_0, L_0xffff80a2fba0;
L_0xaaaafe316620 .arith/sub 64, v0xaaaafe2d03f0_0, v0xaaaafe2cfe00_0;
L_0xaaaafe316730 .arith/sub 64, L_0xaaaafe316620, v0xaaaafe2cff80_0;
L_0xaaaafe316870 .functor MUXZ 64, L_0xffff80a2ff00, L_0xaaaafe316730, L_0xaaaafe314080, C4<>;
S_0xaaaafe2ca040 .scope module, "prim_calc_1" "prim_calc" 6 99, 7 3 0, S_0xaaaafe2c9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaafe2ca240 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffff80a2fcc0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaafe314de0 .functor AND 64, L_0xaaaafe3144f0, L_0xffff80a2fcc0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaafe314fd0 .functor OR 1, L_0xaaaafe314c40, L_0xaaaafe314ee0, C4<0>, C4<0>;
L_0xaaaafe3150e0 .functor AND 1, L_0xaaaafe314a60, L_0xaaaafe314fd0, C4<1>, C4<1>;
L_0xaaaafe3151f0 .functor AND 1, L_0xaaaafe3150e0, L_0xaaaafe3146b0, C4<1>, C4<1>;
L_0xaaaafe3157c0 .functor AND 1, L_0xaaaafe315680, L_0xaaaafe3146b0, C4<1>, C4<1>;
L_0xaaaafe315bd0 .functor NOT 1, L_0xaaaafe3151f0, C4<0>, C4<0>, C4<0>;
L_0xaaaafe316270 .functor AND 1, L_0xaaaafe315bd0, L_0xaaaafe3146b0, C4<1>, C4<1>;
L_0xaaaafe316330 .functor OR 1, L_0xaaaafe316060, L_0xaaaafe316270, C4<0>, C4<0>;
v0xaaaafe2ca4d0_0 .var "BM", 63 0;
v0xaaaafe2ca5d0_0 .var "BM_next", 63 0;
v0xaaaafe2ca6b0_0 .var "M", 63 0;
v0xaaaafe2ca7a0_0 .var "M_next", 63 0;
v0xaaaafe2ca880_0 .var "N", 63 0;
v0xaaaafe2ca9b0_0 .var "N_next", 63 0;
v0xaaaafe2caa90_0 .var "PS", 63 0;
v0xaaaafe2cab70_0 .var "PS_next", 63 0;
v0xaaaafe2cac50_0 .var "S", 63 0;
v0xaaaafe2cad30_0 .var "S_next", 63 0;
v0xaaaafe2cae10_0 .net *"_ivl_0", 63 0, L_0xaaaafe314920;  1 drivers
L_0xffff80a2fc78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2caef0_0 .net/2u *"_ivl_10", 31 0, L_0xffff80a2fc78;  1 drivers
v0xaaaafe2cafd0_0 .net *"_ivl_12", 0 0, L_0xaaaafe314c40;  1 drivers
v0xaaaafe2cb090_0 .net/2u *"_ivl_14", 63 0, L_0xffff80a2fcc0;  1 drivers
v0xaaaafe2cb170_0 .net *"_ivl_16", 63 0, L_0xaaaafe314de0;  1 drivers
v0xaaaafe2cb250_0 .net *"_ivl_19", 0 0, L_0xaaaafe314ee0;  1 drivers
v0xaaaafe2cb310_0 .net *"_ivl_21", 0 0, L_0xaaaafe314fd0;  1 drivers
v0xaaaafe2cb3d0_0 .net *"_ivl_23", 0 0, L_0xaaaafe3150e0;  1 drivers
v0xaaaafe2cb490_0 .net/2u *"_ivl_26", 63 0, L_0xaaaafe3152e0;  1 drivers
L_0xffff80a2fd08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cb570_0 .net/2u *"_ivl_29", 31 0, L_0xffff80a2fd08;  1 drivers
L_0xffff80a2fbe8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cb650_0 .net *"_ivl_3", 61 0, L_0xffff80a2fbe8;  1 drivers
v0xaaaafe2cb730_0 .net *"_ivl_30", 63 0, L_0xaaaafe315410;  1 drivers
L_0xffff80a2fd50 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cb810_0 .net *"_ivl_33", 61 0, L_0xffff80a2fd50;  1 drivers
v0xaaaafe2cb8f0_0 .net *"_ivl_34", 63 0, L_0xaaaafe315540;  1 drivers
v0xaaaafe2cb9d0_0 .net *"_ivl_36", 0 0, L_0xaaaafe315680;  1 drivers
v0xaaaafe2cba90_0 .net *"_ivl_4", 0 0, L_0xaaaafe314a60;  1 drivers
v0xaaaafe2cbb50_0 .net *"_ivl_40", 31 0, L_0xaaaafe315910;  1 drivers
L_0xffff80a2fd98 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cbc30_0 .net *"_ivl_43", 29 0, L_0xffff80a2fd98;  1 drivers
L_0xffff80a2fde0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cbd10_0 .net/2u *"_ivl_44", 31 0, L_0xffff80a2fde0;  1 drivers
v0xaaaafe2cbdf0_0 .net *"_ivl_46", 0 0, L_0xaaaafe315a10;  1 drivers
v0xaaaafe2cbeb0_0 .net *"_ivl_48", 63 0, L_0xaaaafe315c40;  1 drivers
v0xaaaafe2cbf90_0 .net *"_ivl_50", 62 0, L_0xaaaafe315b30;  1 drivers
L_0xffff80a2fe28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cc070_0 .net *"_ivl_52", 0 0, L_0xffff80a2fe28;  1 drivers
v0xaaaafe2cc360_0 .net *"_ivl_54", 63 0, L_0xaaaafe315db0;  1 drivers
L_0xffff80a2fe70 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cc440_0 .net/2u *"_ivl_58", 31 0, L_0xffff80a2fe70;  1 drivers
v0xaaaafe2cc520_0 .net *"_ivl_6", 31 0, L_0xaaaafe314b50;  1 drivers
v0xaaaafe2cc600_0 .net *"_ivl_60", 0 0, L_0xaaaafe316060;  1 drivers
v0xaaaafe2cc6c0_0 .net *"_ivl_62", 0 0, L_0xaaaafe315bd0;  1 drivers
v0xaaaafe2cc7a0_0 .net *"_ivl_65", 0 0, L_0xaaaafe316270;  1 drivers
L_0xffff80a2feb8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cc860_0 .net/2u *"_ivl_68", 63 0, L_0xffff80a2feb8;  1 drivers
L_0xffff80a2fc30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2cc940_0 .net *"_ivl_9", 29 0, L_0xffff80a2fc30;  1 drivers
v0xaaaafe2cca20_0 .net "block_size_in", 63 0, L_0xaaaafe3144f0;  alias, 1 drivers
v0xaaaafe2ccb00_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2ccba0_0 .net "cur_base_in", 63 0, v0xaaaafe2cef40_0;  1 drivers
v0xaaaafe2ccc80_0 .net "cur_base_valid", 0 0, L_0xaaaafe3146b0;  alias, 1 drivers
v0xaaaafe2ccd40_0 .net "input_valid", 0 0, v0xaaaafe2cf300_0;  1 drivers
v0xaaaafe2cce00_0 .var/2u "k", 31 0;
v0xaaaafe2ccee0_0 .net/2u "k_bound", 31 0, L_0xaaaafe315f70;  1 drivers
v0xaaaafe2ccfc0_0 .var "lb_r", 63 0;
v0xaaaafe2cd0a0_0 .var "lb_r_next", 63 0;
v0xaaaafe2cd180_0 .var/2u "pow_m", 31 0;
v0xaaaafe2cd260_0 .net "prim_en", 0 0, L_0xaaaafe3151f0;  1 drivers
v0xaaaafe2cd320_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaafe2cd400_0 .net "prim_sub_out", 63 0, L_0xaaaafe3164e0;  alias, 1 drivers
v0xaaaafe2cd4e0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe316330;  alias, 1 drivers
v0xaaaafe2cd5a0_0 .net "r", 1 0, v0xaaaafe2d01c0_0;  1 drivers
v0xaaaafe2cd680_0 .var "rep_base", 63 0;
v0xaaaafe2cd760_0 .net "rep_base_valid", 0 0, L_0xaaaafe3157c0;  1 drivers
v0xaaaafe2cd820_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2cd950_0 .net "ub_in", 63 0, v0xaaaafe2d0750_0;  1 drivers
v0xaaaafe2cda30_0 .var "ub_r", 63 0;
v0xaaaafe2cdb10_0 .var "ub_r_next", 63 0;
E_0xaaaafe2ca410/0 .event edge, v0xaaaafe2cd5a0_0, v0xaaaafe2cd950_0, v0xaaaafe2cd680_0, v0xaaaafe2ccfc0_0;
E_0xaaaafe2ca410/1 .event edge, v0xaaaafe2cda30_0, v0xaaaafe2cac50_0, v0xaaaafe2ca880_0, v0xaaaafe2ccba0_0;
E_0xaaaafe2ca410/2 .event edge, v0xaaaafe2ca4d0_0, v0xaaaafe2ca6b0_0;
E_0xaaaafe2ca410 .event/or E_0xaaaafe2ca410/0, E_0xaaaafe2ca410/1, E_0xaaaafe2ca410/2;
L_0xaaaafe314920 .concat [ 2 62 0 0], v0xaaaafe2d01c0_0, L_0xffff80a2fbe8;
L_0xaaaafe314a60 .cmp/gt 64, L_0xaaaafe3144f0, L_0xaaaafe314920;
L_0xaaaafe314b50 .concat [ 2 30 0 0], v0xaaaafe2d01c0_0, L_0xffff80a2fc30;
L_0xaaaafe314c40 .cmp/eq 32, L_0xaaaafe314b50, L_0xffff80a2fc78;
L_0xaaaafe314ee0 .reduce/nor L_0xaaaafe314de0;
L_0xaaaafe3152e0 .concat [ 32 32 0 0], v0xaaaafe2cce00_0, L_0xffff80a2fd08;
L_0xaaaafe315410 .concat [ 2 62 0 0], v0xaaaafe2d01c0_0, L_0xffff80a2fd50;
L_0xaaaafe315540 .arith/div 64, L_0xaaaafe3144f0, L_0xaaaafe315410;
L_0xaaaafe315680 .cmp/gt 64, L_0xaaaafe3152e0, L_0xaaaafe315540;
L_0xaaaafe315910 .concat [ 2 30 0 0], v0xaaaafe2d01c0_0, L_0xffff80a2fd98;
L_0xaaaafe315a10 .cmp/eq 32, L_0xaaaafe315910, L_0xffff80a2fde0;
L_0xaaaafe315b30 .part L_0xaaaafe3144f0, 1, 63;
L_0xaaaafe315c40 .concat [ 63 1 0 0], L_0xaaaafe315b30, L_0xffff80a2fe28;
L_0xaaaafe315db0 .functor MUXZ 64, L_0xaaaafe315c40, L_0xaaaafe3144f0, L_0xaaaafe315a10, C4<>;
L_0xaaaafe315f70 .cast/2 32, L_0xaaaafe315db0;
L_0xaaaafe316060 .cmp/eq 32, v0xaaaafe2cd320_0, L_0xffff80a2fe70;
L_0xaaaafe3164e0 .functor MUXZ 64, L_0xffff80a2feb8, v0xaaaafe2caa90_0, L_0xaaaafe3151f0, C4<>;
S_0xaaaafe2d0bc0 .scope generate, "genblk1[5]" "genblk1[5]" 5 22, 5 22 0, S_0xaaaafe2bb590;
 .timescale 0 0;
P_0xaaaafe2d0d70 .param/l "i" 0 5 22, +C4<0101>;
S_0xaaaafe2d0e50 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaafe2d0bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaafe2ce530 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaafe2ce570 .param/l "group_count_n" 0 6 4, +C4<0101>;
L_0xaaaafe318fc0 .functor AND 1, L_0xaaaafe3171b0, v0xaaaafe2d7150_0, C4<1>, C4<1>;
L_0xaaaafe3193a0 .functor AND 1, L_0xaaaafe318fc0, v0xaaaafe2d72f0_0, C4<1>, C4<1>;
v0xaaaafe2d5080_0 .var "M", 63 0;
v0xaaaafe2d5180_0 .var "M_next", 63 0;
v0xaaaafe2d5260_0 .var "N", 63 0;
v0xaaaafe2d5320_0 .var "N_next", 63 0;
v0xaaaafe2d5400_0 .var "S", 63 0;
v0xaaaafe2d54e0_0 .var "S_next", 63 0;
L_0xffff80a2ff48 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d55c0_0 .net/2u *"_ivl_0", 3 0, L_0xffff80a2ff48;  1 drivers
L_0xffff80a2ffd8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d56a0_0 .net *"_ivl_11", 59 0, L_0xffff80a2ffd8;  1 drivers
L_0xffff80a30020 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d5780_0 .net/2u *"_ivl_12", 63 0, L_0xffff80a30020;  1 drivers
L_0xffff80a30068 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d5860_0 .net/2u *"_ivl_16", 31 0, L_0xffff80a30068;  1 drivers
v0xaaaafe2d5940_0 .net *"_ivl_2", 3 0, L_0xaaaafe316b60;  1 drivers
L_0xffff80a300b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d5a20_0 .net/2u *"_ivl_20", 31 0, L_0xffff80a300b0;  1 drivers
v0xaaaafe2d5b00_0 .net *"_ivl_24", 63 0, L_0xaaaafe318f20;  1 drivers
v0xaaaafe2d5be0_0 .net *"_ivl_26", 63 0, L_0xaaaafe319030;  1 drivers
L_0xffff80a30410 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d5cc0_0 .net/2u *"_ivl_28", 63 0, L_0xffff80a30410;  1 drivers
v0xaaaafe2d5da0_0 .net *"_ivl_32", 0 0, L_0xaaaafe318fc0;  1 drivers
L_0xffff80a2ff90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d5e80_0 .net/2u *"_ivl_4", 3 0, L_0xffff80a2ff90;  1 drivers
v0xaaaafe2d5f60_0 .net *"_ivl_8", 63 0, L_0xaaaafe316dc0;  1 drivers
v0xaaaafe2d6040_0 .net "block_size", 63 0, L_0xaaaafe316eb0;  1 drivers
v0xaaaafe2d6100_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2d61a0_0 .var "cur_base", 63 0;
v0xaaaafe2d6270_0 .net "cur_base_valid", 0 0, L_0xaaaafe317070;  1 drivers
v0xaaaafe2d6340_0 .net "group_count_out", 63 0, L_0xaaaafe319170;  alias, 1 drivers
v0xaaaafe2d63e0_0 .net "group_count_out_valid", 0 0, L_0xaaaafe3193a0;  1 drivers
v0xaaaafe2d64a0_0 .net "group_en", 0 0, L_0xaaaafe316c50;  1 drivers
v0xaaaafe2d6560_0 .var "input_valid", 0 0;
v0xaaaafe2d6630_0 .var "input_valid_next", 0 0;
v0xaaaafe2d66d0_0 .var/2u "k", 31 0;
v0xaaaafe2d67b0_0 .var "lb", 63 0;
v0xaaaafe2d6890_0 .var "lb_next", 63 0;
v0xaaaafe2d6970_0 .net "n_digs_in", 3 0, v0xaaaafe2fc770_0;  alias, 1 drivers
v0xaaaafe2d6a30_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  alias, 1 drivers
v0xaaaafe2d6af0_0 .var/2u "pow_m", 31 0;
v0xaaaafe2d6de0_0 .var "prim_sub_en", 2 1;
v0xaaaafe2d6ec0_0 .var "prim_sub_en_next", 2 1;
v0xaaaafe2d6fa0_0 .net "prim_sub_out", 63 0, L_0xaaaafe318de0;  1 drivers
v0xaaaafe2d7090_0 .var "prim_sub_out_1", 63 0;
v0xaaaafe2d7150_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaafe2d7210_0 .var "prim_sub_out_2", 63 0;
v0xaaaafe2d72f0_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaafe2d73b0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe318c30;  1 drivers
v0xaaaafe2d7480_0 .var "r", 1 0;
v0xaaaafe2d7550_0 .var "r_next", 1 0;
v0xaaaafe2d7610_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2d76b0_0 .var "tmp_sum", 63 0;
v0xaaaafe2d7790_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaafe2d7870_0 .var "tmp_sum_next", 63 0;
v0xaaaafe2d7950_0 .net "tmp_sum_valid", 0 0, L_0xaaaafe3171b0;  1 drivers
v0xaaaafe2d7a10_0 .var "ub", 63 0;
v0xaaaafe2d7b00_0 .var "ub_cand_0", 63 0;
v0xaaaafe2d7bc0_0 .var "ub_cand_1", 63 0;
v0xaaaafe2d7ca0_0 .var "ub_next", 63 0;
E_0xaaaafe2d1270/0 .event edge, v0xaaaafe2d6de0_0, v0xaaaafe2d40c0_0, v0xaaaafe2d4920_0, v0xaaaafe2d4000_0;
E_0xaaaafe2d1270/1 .event edge, v0xaaaafe2d4860_0;
E_0xaaaafe2d1270 .event/or E_0xaaaafe2d1270/0, E_0xaaaafe2d1270/1;
E_0xaaaafe2d12e0/0 .event edge, v0xaaaafe2d67b0_0, v0xaaaafe2d4c40_0, v0xaaaafe2d5400_0, v0xaaaafe2d5260_0;
E_0xaaaafe2d12e0/1 .event edge, v0xaaaafe2d3f20_0, v0xaaaafe2d5080_0;
E_0xaaaafe2d12e0 .event/or E_0xaaaafe2d12e0/0, E_0xaaaafe2d12e0/1;
E_0xaaaafe2d1360 .event edge, v0xaaaafe2d3da0_0, v0xaaaafe2c1090_0, v0xaaaafe2d3f20_0;
L_0xaaaafe316b60 .arith/mod 4, v0xaaaafe2fc770_0, L_0xffff80a2ff48;
L_0xaaaafe316c50 .cmp/eq 4, L_0xaaaafe316b60, L_0xffff80a2ff90;
L_0xaaaafe316dc0 .concat [ 4 60 0 0], v0xaaaafe2fc770_0, L_0xffff80a2ffd8;
L_0xaaaafe316eb0 .arith/div 64, L_0xaaaafe316dc0, L_0xffff80a30020;
L_0xaaaafe317070 .cmp/gt 32, v0xaaaafe2d66d0_0, L_0xffff80a30068;
L_0xaaaafe3171b0 .cmp/eq 32, v0xaaaafe2d7790_0, L_0xffff80a300b0;
L_0xaaaafe318f20 .arith/sub 64, v0xaaaafe2d76b0_0, v0xaaaafe2d7090_0;
L_0xaaaafe319030 .arith/sub 64, L_0xaaaafe318f20, v0xaaaafe2d7210_0;
L_0xaaaafe319170 .functor MUXZ 64, L_0xffff80a30410, L_0xaaaafe319030, L_0xaaaafe316c50, C4<>;
S_0xaaaafe2d13c0 .scope module, "prim_calc_1" "prim_calc" 6 99, 7 3 0, S_0xaaaafe2d0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaafe2d15c0 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffff80a301d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaafe317760 .functor AND 64, L_0xaaaafe316eb0, L_0xffff80a301d0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaafe317950 .functor OR 1, L_0xaaaafe3175c0, L_0xaaaafe317860, C4<0>, C4<0>;
L_0xaaaafe317a60 .functor AND 1, L_0xaaaafe3173e0, L_0xaaaafe317950, C4<1>, C4<1>;
L_0xaaaafe317b70 .functor AND 1, L_0xaaaafe317a60, L_0xaaaafe317070, C4<1>, C4<1>;
L_0xaaaafe318100 .functor AND 1, L_0xaaaafe317fc0, L_0xaaaafe317070, C4<1>, C4<1>;
L_0xaaaafe318510 .functor NOT 1, L_0xaaaafe317b70, C4<0>, C4<0>, C4<0>;
L_0xaaaafe318b70 .functor AND 1, L_0xaaaafe318510, L_0xaaaafe317070, C4<1>, C4<1>;
L_0xaaaafe318c30 .functor OR 1, L_0xaaaafe3189a0, L_0xaaaafe318b70, C4<0>, C4<0>;
v0xaaaafe2d1850_0 .var "BM", 63 0;
v0xaaaafe2d1950_0 .var "BM_next", 63 0;
v0xaaaafe2d1a30_0 .var "M", 63 0;
v0xaaaafe2d1b20_0 .var "M_next", 63 0;
v0xaaaafe2d1c00_0 .var "N", 63 0;
v0xaaaafe2d1d30_0 .var "N_next", 63 0;
v0xaaaafe2d1e10_0 .var "PS", 63 0;
v0xaaaafe2d1ef0_0 .var "PS_next", 63 0;
v0xaaaafe2d1fd0_0 .var "S", 63 0;
v0xaaaafe2d20b0_0 .var "S_next", 63 0;
v0xaaaafe2d2190_0 .net *"_ivl_0", 63 0, L_0xaaaafe3172a0;  1 drivers
L_0xffff80a30188 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d2270_0 .net/2u *"_ivl_10", 31 0, L_0xffff80a30188;  1 drivers
v0xaaaafe2d2350_0 .net *"_ivl_12", 0 0, L_0xaaaafe3175c0;  1 drivers
v0xaaaafe2d2410_0 .net/2u *"_ivl_14", 63 0, L_0xffff80a301d0;  1 drivers
v0xaaaafe2d24f0_0 .net *"_ivl_16", 63 0, L_0xaaaafe317760;  1 drivers
v0xaaaafe2d25d0_0 .net *"_ivl_19", 0 0, L_0xaaaafe317860;  1 drivers
v0xaaaafe2d2690_0 .net *"_ivl_21", 0 0, L_0xaaaafe317950;  1 drivers
v0xaaaafe2d2750_0 .net *"_ivl_23", 0 0, L_0xaaaafe317a60;  1 drivers
v0xaaaafe2d2810_0 .net/2u *"_ivl_26", 63 0, L_0xaaaafe317c60;  1 drivers
L_0xffff80a30218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d28f0_0 .net/2u *"_ivl_29", 31 0, L_0xffff80a30218;  1 drivers
L_0xffff80a300f8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d29d0_0 .net *"_ivl_3", 61 0, L_0xffff80a300f8;  1 drivers
v0xaaaafe2d2ab0_0 .net *"_ivl_30", 63 0, L_0xaaaafe317d50;  1 drivers
L_0xffff80a30260 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d2b90_0 .net *"_ivl_33", 61 0, L_0xffff80a30260;  1 drivers
v0xaaaafe2d2c70_0 .net *"_ivl_34", 63 0, L_0xaaaafe317e80;  1 drivers
v0xaaaafe2d2d50_0 .net *"_ivl_36", 0 0, L_0xaaaafe317fc0;  1 drivers
v0xaaaafe2d2e10_0 .net *"_ivl_4", 0 0, L_0xaaaafe3173e0;  1 drivers
v0xaaaafe2d2ed0_0 .net *"_ivl_40", 31 0, L_0xaaaafe318250;  1 drivers
L_0xffff80a302a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d2fb0_0 .net *"_ivl_43", 29 0, L_0xffff80a302a8;  1 drivers
L_0xffff80a302f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d3090_0 .net/2u *"_ivl_44", 31 0, L_0xffff80a302f0;  1 drivers
v0xaaaafe2d3170_0 .net *"_ivl_46", 0 0, L_0xaaaafe318350;  1 drivers
v0xaaaafe2d3230_0 .net *"_ivl_48", 63 0, L_0xaaaafe318580;  1 drivers
v0xaaaafe2d3310_0 .net *"_ivl_50", 62 0, L_0xaaaafe318470;  1 drivers
L_0xffff80a30338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d33f0_0 .net *"_ivl_52", 0 0, L_0xffff80a30338;  1 drivers
v0xaaaafe2d36e0_0 .net *"_ivl_54", 63 0, L_0xaaaafe3186f0;  1 drivers
L_0xffff80a30380 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d37c0_0 .net/2u *"_ivl_58", 31 0, L_0xffff80a30380;  1 drivers
v0xaaaafe2d38a0_0 .net *"_ivl_6", 31 0, L_0xaaaafe3174d0;  1 drivers
v0xaaaafe2d3980_0 .net *"_ivl_60", 0 0, L_0xaaaafe3189a0;  1 drivers
v0xaaaafe2d3a40_0 .net *"_ivl_62", 0 0, L_0xaaaafe318510;  1 drivers
v0xaaaafe2d3b20_0 .net *"_ivl_65", 0 0, L_0xaaaafe318b70;  1 drivers
L_0xffff80a303c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d3be0_0 .net/2u *"_ivl_68", 63 0, L_0xffff80a303c8;  1 drivers
L_0xffff80a30140 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d3cc0_0 .net *"_ivl_9", 29 0, L_0xffff80a30140;  1 drivers
v0xaaaafe2d3da0_0 .net "block_size_in", 63 0, L_0xaaaafe316eb0;  alias, 1 drivers
v0xaaaafe2d3e80_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2d3f20_0 .net "cur_base_in", 63 0, v0xaaaafe2d61a0_0;  1 drivers
v0xaaaafe2d4000_0 .net "cur_base_valid", 0 0, L_0xaaaafe317070;  alias, 1 drivers
v0xaaaafe2d40c0_0 .net "input_valid", 0 0, v0xaaaafe2d6560_0;  1 drivers
v0xaaaafe2d4180_0 .var/2u "k", 31 0;
v0xaaaafe2d4260_0 .net/2u "k_bound", 31 0, L_0xaaaafe3188b0;  1 drivers
v0xaaaafe2d4340_0 .var "lb_r", 63 0;
v0xaaaafe2d4420_0 .var "lb_r_next", 63 0;
v0xaaaafe2d4500_0 .var/2u "pow_m", 31 0;
v0xaaaafe2d45e0_0 .net "prim_en", 0 0, L_0xaaaafe317b70;  1 drivers
v0xaaaafe2d46a0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaafe2d4780_0 .net "prim_sub_out", 63 0, L_0xaaaafe318de0;  alias, 1 drivers
v0xaaaafe2d4860_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe318c30;  alias, 1 drivers
v0xaaaafe2d4920_0 .net "r", 1 0, v0xaaaafe2d7480_0;  1 drivers
v0xaaaafe2d4a00_0 .var "rep_base", 63 0;
v0xaaaafe2d4ae0_0 .net "rep_base_valid", 0 0, L_0xaaaafe318100;  1 drivers
v0xaaaafe2d4ba0_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2d4c40_0 .net "ub_in", 63 0, v0xaaaafe2d7a10_0;  1 drivers
v0xaaaafe2d4d20_0 .var "ub_r", 63 0;
v0xaaaafe2d4e00_0 .var "ub_r_next", 63 0;
E_0xaaaafe2d1790/0 .event edge, v0xaaaafe2d4920_0, v0xaaaafe2d4c40_0, v0xaaaafe2d4a00_0, v0xaaaafe2d4340_0;
E_0xaaaafe2d1790/1 .event edge, v0xaaaafe2d4d20_0, v0xaaaafe2d1fd0_0, v0xaaaafe2d1c00_0, v0xaaaafe2d3f20_0;
E_0xaaaafe2d1790/2 .event edge, v0xaaaafe2d1850_0, v0xaaaafe2d1a30_0;
E_0xaaaafe2d1790 .event/or E_0xaaaafe2d1790/0, E_0xaaaafe2d1790/1, E_0xaaaafe2d1790/2;
L_0xaaaafe3172a0 .concat [ 2 62 0 0], v0xaaaafe2d7480_0, L_0xffff80a300f8;
L_0xaaaafe3173e0 .cmp/gt 64, L_0xaaaafe316eb0, L_0xaaaafe3172a0;
L_0xaaaafe3174d0 .concat [ 2 30 0 0], v0xaaaafe2d7480_0, L_0xffff80a30140;
L_0xaaaafe3175c0 .cmp/eq 32, L_0xaaaafe3174d0, L_0xffff80a30188;
L_0xaaaafe317860 .reduce/nor L_0xaaaafe317760;
L_0xaaaafe317c60 .concat [ 32 32 0 0], v0xaaaafe2d4180_0, L_0xffff80a30218;
L_0xaaaafe317d50 .concat [ 2 62 0 0], v0xaaaafe2d7480_0, L_0xffff80a30260;
L_0xaaaafe317e80 .arith/div 64, L_0xaaaafe316eb0, L_0xaaaafe317d50;
L_0xaaaafe317fc0 .cmp/gt 64, L_0xaaaafe317c60, L_0xaaaafe317e80;
L_0xaaaafe318250 .concat [ 2 30 0 0], v0xaaaafe2d7480_0, L_0xffff80a302a8;
L_0xaaaafe318350 .cmp/eq 32, L_0xaaaafe318250, L_0xffff80a302f0;
L_0xaaaafe318470 .part L_0xaaaafe316eb0, 1, 63;
L_0xaaaafe318580 .concat [ 63 1 0 0], L_0xaaaafe318470, L_0xffff80a30338;
L_0xaaaafe3186f0 .functor MUXZ 64, L_0xaaaafe318580, L_0xaaaafe316eb0, L_0xaaaafe318350, C4<>;
L_0xaaaafe3188b0 .cast/2 32, L_0xaaaafe3186f0;
L_0xaaaafe3189a0 .cmp/eq 32, v0xaaaafe2d46a0_0, L_0xffff80a30380;
L_0xaaaafe318de0 .functor MUXZ 64, L_0xffff80a303c8, v0xaaaafe2d1e10_0, L_0xaaaafe317b70, C4<>;
S_0xaaaafe2d7e80 .scope generate, "genblk1[6]" "genblk1[6]" 5 22, 5 22 0, S_0xaaaafe2bb590;
 .timescale 0 0;
P_0xaaaafe2d8080 .param/l "i" 0 5 22, +C4<0110>;
S_0xaaaafe2d8160 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaafe2d7e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaafe2d1080 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaafe2d10c0 .param/l "group_count_n" 0 6 4, +C4<0110>;
L_0xaaaafe31b8c0 .functor AND 1, L_0xaaaafe319ab0, v0xaaaafe2de650_0, C4<1>, C4<1>;
L_0xaaaafe31bca0 .functor AND 1, L_0xaaaafe31b8c0, v0xaaaafe2de7f0_0, C4<1>, C4<1>;
v0xaaaafe2dc470_0 .var "M", 63 0;
v0xaaaafe2dc570_0 .var "M_next", 63 0;
v0xaaaafe2dc650_0 .var "N", 63 0;
v0xaaaafe2dc710_0 .var "N_next", 63 0;
v0xaaaafe2dc7f0_0 .var "S", 63 0;
v0xaaaafe2dc8d0_0 .var "S_next", 63 0;
L_0xffff80a30458 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2dc9b0_0 .net/2u *"_ivl_0", 3 0, L_0xffff80a30458;  1 drivers
L_0xffff80a304e8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2dca90_0 .net *"_ivl_11", 59 0, L_0xffff80a304e8;  1 drivers
L_0xffff80a30530 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2dcb70_0 .net/2u *"_ivl_12", 63 0, L_0xffff80a30530;  1 drivers
L_0xffff80a30578 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2dcc50_0 .net/2u *"_ivl_16", 31 0, L_0xffff80a30578;  1 drivers
v0xaaaafe2dcd30_0 .net *"_ivl_2", 3 0, L_0xaaaafe319460;  1 drivers
L_0xffff80a305c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2dce10_0 .net/2u *"_ivl_20", 31 0, L_0xffff80a305c0;  1 drivers
v0xaaaafe2dcef0_0 .net *"_ivl_24", 63 0, L_0xaaaafe31b820;  1 drivers
v0xaaaafe2dcfd0_0 .net *"_ivl_26", 63 0, L_0xaaaafe31b930;  1 drivers
L_0xffff80a30920 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2dd0b0_0 .net/2u *"_ivl_28", 63 0, L_0xffff80a30920;  1 drivers
v0xaaaafe2dd190_0 .net *"_ivl_32", 0 0, L_0xaaaafe31b8c0;  1 drivers
L_0xffff80a304a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2dd270_0 .net/2u *"_ivl_4", 3 0, L_0xffff80a304a0;  1 drivers
v0xaaaafe2dd460_0 .net *"_ivl_8", 63 0, L_0xaaaafe3196c0;  1 drivers
v0xaaaafe2dd540_0 .net "block_size", 63 0, L_0xaaaafe3197b0;  1 drivers
v0xaaaafe2dd600_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2dd6a0_0 .var "cur_base", 63 0;
v0xaaaafe2dd770_0 .net "cur_base_valid", 0 0, L_0xaaaafe319970;  1 drivers
v0xaaaafe2dd840_0 .net "group_count_out", 63 0, L_0xaaaafe31ba70;  alias, 1 drivers
v0xaaaafe2dd8e0_0 .net "group_count_out_valid", 0 0, L_0xaaaafe31bca0;  1 drivers
v0xaaaafe2dd9a0_0 .net "group_en", 0 0, L_0xaaaafe319550;  1 drivers
v0xaaaafe2dda60_0 .var "input_valid", 0 0;
v0xaaaafe2ddb30_0 .var "input_valid_next", 0 0;
v0xaaaafe2ddbd0_0 .var/2u "k", 31 0;
v0xaaaafe2ddcb0_0 .var "lb", 63 0;
v0xaaaafe2ddd90_0 .var "lb_next", 63 0;
v0xaaaafe2dde70_0 .net "n_digs_in", 3 0, v0xaaaafe2fc770_0;  alias, 1 drivers
v0xaaaafe2ddf30_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  alias, 1 drivers
v0xaaaafe2ddff0_0 .var/2u "pow_m", 31 0;
v0xaaaafe2de2e0_0 .var "prim_sub_en", 2 1;
v0xaaaafe2de3c0_0 .var "prim_sub_en_next", 2 1;
v0xaaaafe2de4a0_0 .net "prim_sub_out", 63 0, L_0xaaaafe31b6e0;  1 drivers
v0xaaaafe2de590_0 .var "prim_sub_out_1", 63 0;
v0xaaaafe2de650_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaafe2de710_0 .var "prim_sub_out_2", 63 0;
v0xaaaafe2de7f0_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaafe2de8b0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe31b530;  1 drivers
v0xaaaafe2de980_0 .var "r", 1 0;
v0xaaaafe2dea50_0 .var "r_next", 1 0;
v0xaaaafe2deb10_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2debb0_0 .var "tmp_sum", 63 0;
v0xaaaafe2dec90_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaafe2ded70_0 .var "tmp_sum_next", 63 0;
v0xaaaafe2dee50_0 .net "tmp_sum_valid", 0 0, L_0xaaaafe319ab0;  1 drivers
v0xaaaafe2def10_0 .var "ub", 63 0;
v0xaaaafe2df000_0 .var "ub_cand_0", 63 0;
v0xaaaafe2df0c0_0 .var "ub_cand_1", 63 0;
v0xaaaafe2df1a0_0 .var "ub_next", 63 0;
E_0xaaaafe2d8550/0 .event edge, v0xaaaafe2de2e0_0, v0xaaaafe2db3a0_0, v0xaaaafe2dbc00_0, v0xaaaafe2db2e0_0;
E_0xaaaafe2d8550/1 .event edge, v0xaaaafe2dbb40_0;
E_0xaaaafe2d8550 .event/or E_0xaaaafe2d8550/0, E_0xaaaafe2d8550/1;
E_0xaaaafe2d85c0/0 .event edge, v0xaaaafe2ddcb0_0, v0xaaaafe2dc030_0, v0xaaaafe2dc7f0_0, v0xaaaafe2dc650_0;
E_0xaaaafe2d85c0/1 .event edge, v0xaaaafe2db200_0, v0xaaaafe2dc470_0;
E_0xaaaafe2d85c0 .event/or E_0xaaaafe2d85c0/0, E_0xaaaafe2d85c0/1;
E_0xaaaafe2d8640 .event edge, v0xaaaafe2db080_0, v0xaaaafe2c1090_0, v0xaaaafe2db200_0;
L_0xaaaafe319460 .arith/mod 4, v0xaaaafe2fc770_0, L_0xffff80a30458;
L_0xaaaafe319550 .cmp/eq 4, L_0xaaaafe319460, L_0xffff80a304a0;
L_0xaaaafe3196c0 .concat [ 4 60 0 0], v0xaaaafe2fc770_0, L_0xffff80a304e8;
L_0xaaaafe3197b0 .arith/div 64, L_0xaaaafe3196c0, L_0xffff80a30530;
L_0xaaaafe319970 .cmp/gt 32, v0xaaaafe2ddbd0_0, L_0xffff80a30578;
L_0xaaaafe319ab0 .cmp/eq 32, v0xaaaafe2dec90_0, L_0xffff80a305c0;
L_0xaaaafe31b820 .arith/sub 64, v0xaaaafe2debb0_0, v0xaaaafe2de590_0;
L_0xaaaafe31b930 .arith/sub 64, L_0xaaaafe31b820, v0xaaaafe2de710_0;
L_0xaaaafe31ba70 .functor MUXZ 64, L_0xffff80a30920, L_0xaaaafe31b930, L_0xaaaafe319550, C4<>;
S_0xaaaafe2d86a0 .scope module, "prim_calc_1" "prim_calc" 6 99, 7 3 0, S_0xaaaafe2d8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaafe2d88a0 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffff80a306e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaafe31a060 .functor AND 64, L_0xaaaafe3197b0, L_0xffff80a306e0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaafe31a250 .functor OR 1, L_0xaaaafe319ec0, L_0xaaaafe31a160, C4<0>, C4<0>;
L_0xaaaafe31a360 .functor AND 1, L_0xaaaafe319ce0, L_0xaaaafe31a250, C4<1>, C4<1>;
L_0xaaaafe31a470 .functor AND 1, L_0xaaaafe31a360, L_0xaaaafe319970, C4<1>, C4<1>;
L_0xaaaafe31aa00 .functor AND 1, L_0xaaaafe31a8c0, L_0xaaaafe319970, C4<1>, C4<1>;
L_0xaaaafe31ae10 .functor NOT 1, L_0xaaaafe31a470, C4<0>, C4<0>, C4<0>;
L_0xaaaafe31b470 .functor AND 1, L_0xaaaafe31ae10, L_0xaaaafe319970, C4<1>, C4<1>;
L_0xaaaafe31b530 .functor OR 1, L_0xaaaafe31b2a0, L_0xaaaafe31b470, C4<0>, C4<0>;
v0xaaaafe2d8b30_0 .var "BM", 63 0;
v0xaaaafe2d8c30_0 .var "BM_next", 63 0;
v0xaaaafe2d8d10_0 .var "M", 63 0;
v0xaaaafe2d8e00_0 .var "M_next", 63 0;
v0xaaaafe2d8ee0_0 .var "N", 63 0;
v0xaaaafe2d9010_0 .var "N_next", 63 0;
v0xaaaafe2d90f0_0 .var "PS", 63 0;
v0xaaaafe2d91d0_0 .var "PS_next", 63 0;
v0xaaaafe2d92b0_0 .var "S", 63 0;
v0xaaaafe2d9390_0 .var "S_next", 63 0;
v0xaaaafe2d9470_0 .net *"_ivl_0", 63 0, L_0xaaaafe319ba0;  1 drivers
L_0xffff80a30698 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d9550_0 .net/2u *"_ivl_10", 31 0, L_0xffff80a30698;  1 drivers
v0xaaaafe2d9630_0 .net *"_ivl_12", 0 0, L_0xaaaafe319ec0;  1 drivers
v0xaaaafe2d96f0_0 .net/2u *"_ivl_14", 63 0, L_0xffff80a306e0;  1 drivers
v0xaaaafe2d97d0_0 .net *"_ivl_16", 63 0, L_0xaaaafe31a060;  1 drivers
v0xaaaafe2d98b0_0 .net *"_ivl_19", 0 0, L_0xaaaafe31a160;  1 drivers
v0xaaaafe2d9970_0 .net *"_ivl_21", 0 0, L_0xaaaafe31a250;  1 drivers
v0xaaaafe2d9a30_0 .net *"_ivl_23", 0 0, L_0xaaaafe31a360;  1 drivers
v0xaaaafe2d9af0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaafe31a560;  1 drivers
L_0xffff80a30728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d9bd0_0 .net/2u *"_ivl_29", 31 0, L_0xffff80a30728;  1 drivers
L_0xffff80a30608 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d9cb0_0 .net *"_ivl_3", 61 0, L_0xffff80a30608;  1 drivers
v0xaaaafe2d9d90_0 .net *"_ivl_30", 63 0, L_0xaaaafe31a650;  1 drivers
L_0xffff80a30770 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2d9e70_0 .net *"_ivl_33", 61 0, L_0xffff80a30770;  1 drivers
v0xaaaafe2d9f50_0 .net *"_ivl_34", 63 0, L_0xaaaafe31a780;  1 drivers
v0xaaaafe2da030_0 .net *"_ivl_36", 0 0, L_0xaaaafe31a8c0;  1 drivers
v0xaaaafe2da0f0_0 .net *"_ivl_4", 0 0, L_0xaaaafe319ce0;  1 drivers
v0xaaaafe2da1b0_0 .net *"_ivl_40", 31 0, L_0xaaaafe31ab50;  1 drivers
L_0xffff80a307b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2da290_0 .net *"_ivl_43", 29 0, L_0xffff80a307b8;  1 drivers
L_0xffff80a30800 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2da370_0 .net/2u *"_ivl_44", 31 0, L_0xffff80a30800;  1 drivers
v0xaaaafe2da450_0 .net *"_ivl_46", 0 0, L_0xaaaafe31ac50;  1 drivers
v0xaaaafe2da510_0 .net *"_ivl_48", 63 0, L_0xaaaafe31ae80;  1 drivers
v0xaaaafe2da5f0_0 .net *"_ivl_50", 62 0, L_0xaaaafe31ad70;  1 drivers
L_0xffff80a30848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2da6d0_0 .net *"_ivl_52", 0 0, L_0xffff80a30848;  1 drivers
v0xaaaafe2da9c0_0 .net *"_ivl_54", 63 0, L_0xaaaafe31aff0;  1 drivers
L_0xffff80a30890 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2daaa0_0 .net/2u *"_ivl_58", 31 0, L_0xffff80a30890;  1 drivers
v0xaaaafe2dab80_0 .net *"_ivl_6", 31 0, L_0xaaaafe319dd0;  1 drivers
v0xaaaafe2dac60_0 .net *"_ivl_60", 0 0, L_0xaaaafe31b2a0;  1 drivers
v0xaaaafe2dad20_0 .net *"_ivl_62", 0 0, L_0xaaaafe31ae10;  1 drivers
v0xaaaafe2dae00_0 .net *"_ivl_65", 0 0, L_0xaaaafe31b470;  1 drivers
L_0xffff80a308d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2daec0_0 .net/2u *"_ivl_68", 63 0, L_0xffff80a308d8;  1 drivers
L_0xffff80a30650 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2dafa0_0 .net *"_ivl_9", 29 0, L_0xffff80a30650;  1 drivers
v0xaaaafe2db080_0 .net "block_size_in", 63 0, L_0xaaaafe3197b0;  alias, 1 drivers
v0xaaaafe2db160_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2db200_0 .net "cur_base_in", 63 0, v0xaaaafe2dd6a0_0;  1 drivers
v0xaaaafe2db2e0_0 .net "cur_base_valid", 0 0, L_0xaaaafe319970;  alias, 1 drivers
v0xaaaafe2db3a0_0 .net "input_valid", 0 0, v0xaaaafe2dda60_0;  1 drivers
v0xaaaafe2db460_0 .var/2u "k", 31 0;
v0xaaaafe2db540_0 .net/2u "k_bound", 31 0, L_0xaaaafe31b1b0;  1 drivers
v0xaaaafe2db620_0 .var "lb_r", 63 0;
v0xaaaafe2db700_0 .var "lb_r_next", 63 0;
v0xaaaafe2db7e0_0 .var/2u "pow_m", 31 0;
v0xaaaafe2db8c0_0 .net "prim_en", 0 0, L_0xaaaafe31a470;  1 drivers
v0xaaaafe2db980_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaafe2dba60_0 .net "prim_sub_out", 63 0, L_0xaaaafe31b6e0;  alias, 1 drivers
v0xaaaafe2dbb40_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe31b530;  alias, 1 drivers
v0xaaaafe2dbc00_0 .net "r", 1 0, v0xaaaafe2de980_0;  1 drivers
v0xaaaafe2dbce0_0 .var "rep_base", 63 0;
v0xaaaafe2dbdc0_0 .net "rep_base_valid", 0 0, L_0xaaaafe31aa00;  1 drivers
v0xaaaafe2dbe80_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2dc030_0 .net "ub_in", 63 0, v0xaaaafe2def10_0;  1 drivers
v0xaaaafe2dc110_0 .var "ub_r", 63 0;
v0xaaaafe2dc1f0_0 .var "ub_r_next", 63 0;
E_0xaaaafe2d8a70/0 .event edge, v0xaaaafe2dbc00_0, v0xaaaafe2dc030_0, v0xaaaafe2dbce0_0, v0xaaaafe2db620_0;
E_0xaaaafe2d8a70/1 .event edge, v0xaaaafe2dc110_0, v0xaaaafe2d92b0_0, v0xaaaafe2d8ee0_0, v0xaaaafe2db200_0;
E_0xaaaafe2d8a70/2 .event edge, v0xaaaafe2d8b30_0, v0xaaaafe2d8d10_0;
E_0xaaaafe2d8a70 .event/or E_0xaaaafe2d8a70/0, E_0xaaaafe2d8a70/1, E_0xaaaafe2d8a70/2;
L_0xaaaafe319ba0 .concat [ 2 62 0 0], v0xaaaafe2de980_0, L_0xffff80a30608;
L_0xaaaafe319ce0 .cmp/gt 64, L_0xaaaafe3197b0, L_0xaaaafe319ba0;
L_0xaaaafe319dd0 .concat [ 2 30 0 0], v0xaaaafe2de980_0, L_0xffff80a30650;
L_0xaaaafe319ec0 .cmp/eq 32, L_0xaaaafe319dd0, L_0xffff80a30698;
L_0xaaaafe31a160 .reduce/nor L_0xaaaafe31a060;
L_0xaaaafe31a560 .concat [ 32 32 0 0], v0xaaaafe2db460_0, L_0xffff80a30728;
L_0xaaaafe31a650 .concat [ 2 62 0 0], v0xaaaafe2de980_0, L_0xffff80a30770;
L_0xaaaafe31a780 .arith/div 64, L_0xaaaafe3197b0, L_0xaaaafe31a650;
L_0xaaaafe31a8c0 .cmp/gt 64, L_0xaaaafe31a560, L_0xaaaafe31a780;
L_0xaaaafe31ab50 .concat [ 2 30 0 0], v0xaaaafe2de980_0, L_0xffff80a307b8;
L_0xaaaafe31ac50 .cmp/eq 32, L_0xaaaafe31ab50, L_0xffff80a30800;
L_0xaaaafe31ad70 .part L_0xaaaafe3197b0, 1, 63;
L_0xaaaafe31ae80 .concat [ 63 1 0 0], L_0xaaaafe31ad70, L_0xffff80a30848;
L_0xaaaafe31aff0 .functor MUXZ 64, L_0xaaaafe31ae80, L_0xaaaafe3197b0, L_0xaaaafe31ac50, C4<>;
L_0xaaaafe31b1b0 .cast/2 32, L_0xaaaafe31aff0;
L_0xaaaafe31b2a0 .cmp/eq 32, v0xaaaafe2db980_0, L_0xffff80a30890;
L_0xaaaafe31b6e0 .functor MUXZ 64, L_0xffff80a308d8, v0xaaaafe2d90f0_0, L_0xaaaafe31a470, C4<>;
S_0xaaaafe2df380 .scope generate, "genblk1[7]" "genblk1[7]" 5 22, 5 22 0, S_0xaaaafe2bb590;
 .timescale 0 0;
P_0xaaaafe2c6590 .param/l "i" 0 5 22, +C4<0111>;
S_0xaaaafe2df5c0 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaafe2df380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaafe2d8390 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaafe2d83d0 .param/l "group_count_n" 0 6 4, +C4<0111>;
L_0xaaaafe31e1c0 .functor AND 1, L_0xaaaafe31c3b0, v0xaaaafe2e5870_0, C4<1>, C4<1>;
L_0xaaaafe31e5a0 .functor AND 1, L_0xaaaafe31e1c0, v0xaaaafe2e5a10_0, C4<1>, C4<1>;
v0xaaaafe2e37a0_0 .var "M", 63 0;
v0xaaaafe2e38a0_0 .var "M_next", 63 0;
v0xaaaafe2e3980_0 .var "N", 63 0;
v0xaaaafe2e3a40_0 .var "N_next", 63 0;
v0xaaaafe2e3b20_0 .var "S", 63 0;
v0xaaaafe2e3c00_0 .var "S_next", 63 0;
L_0xffff80a30968 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e3ce0_0 .net/2u *"_ivl_0", 3 0, L_0xffff80a30968;  1 drivers
L_0xffff80a309f8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e3dc0_0 .net *"_ivl_11", 59 0, L_0xffff80a309f8;  1 drivers
L_0xffff80a30a40 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e3ea0_0 .net/2u *"_ivl_12", 63 0, L_0xffff80a30a40;  1 drivers
L_0xffff80a30a88 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e3f80_0 .net/2u *"_ivl_16", 31 0, L_0xffff80a30a88;  1 drivers
v0xaaaafe2e4060_0 .net *"_ivl_2", 3 0, L_0xaaaafe31bd60;  1 drivers
L_0xffff80a30ad0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e4140_0 .net/2u *"_ivl_20", 31 0, L_0xffff80a30ad0;  1 drivers
v0xaaaafe2e4220_0 .net *"_ivl_24", 63 0, L_0xaaaafe31e120;  1 drivers
v0xaaaafe2e4300_0 .net *"_ivl_26", 63 0, L_0xaaaafe31e230;  1 drivers
L_0xffff80a30e30 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e43e0_0 .net/2u *"_ivl_28", 63 0, L_0xffff80a30e30;  1 drivers
v0xaaaafe2e44c0_0 .net *"_ivl_32", 0 0, L_0xaaaafe31e1c0;  1 drivers
L_0xffff80a309b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e45a0_0 .net/2u *"_ivl_4", 3 0, L_0xffff80a309b0;  1 drivers
v0xaaaafe2e4680_0 .net *"_ivl_8", 63 0, L_0xaaaafe31bfc0;  1 drivers
v0xaaaafe2e4760_0 .net "block_size", 63 0, L_0xaaaafe31c0b0;  1 drivers
v0xaaaafe2e4820_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2e48c0_0 .var "cur_base", 63 0;
v0xaaaafe2e4990_0 .net "cur_base_valid", 0 0, L_0xaaaafe31c270;  1 drivers
v0xaaaafe2e4a60_0 .net "group_count_out", 63 0, L_0xaaaafe31e370;  alias, 1 drivers
v0xaaaafe2e4b00_0 .net "group_count_out_valid", 0 0, L_0xaaaafe31e5a0;  1 drivers
v0xaaaafe2e4bc0_0 .net "group_en", 0 0, L_0xaaaafe31be50;  1 drivers
v0xaaaafe2e4c80_0 .var "input_valid", 0 0;
v0xaaaafe2e4d50_0 .var "input_valid_next", 0 0;
v0xaaaafe2e4df0_0 .var/2u "k", 31 0;
v0xaaaafe2e4ed0_0 .var "lb", 63 0;
v0xaaaafe2e4fb0_0 .var "lb_next", 63 0;
v0xaaaafe2e5090_0 .net "n_digs_in", 3 0, v0xaaaafe2fc770_0;  alias, 1 drivers
v0xaaaafe2e5150_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  alias, 1 drivers
v0xaaaafe2e5210_0 .var/2u "pow_m", 31 0;
v0xaaaafe2e5500_0 .var "prim_sub_en", 2 1;
v0xaaaafe2e55e0_0 .var "prim_sub_en_next", 2 1;
v0xaaaafe2e56c0_0 .net "prim_sub_out", 63 0, L_0xaaaafe31dfe0;  1 drivers
v0xaaaafe2e57b0_0 .var "prim_sub_out_1", 63 0;
v0xaaaafe2e5870_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaafe2e5930_0 .var "prim_sub_out_2", 63 0;
v0xaaaafe2e5a10_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaafe2e5ad0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe31de30;  1 drivers
v0xaaaafe2e5ba0_0 .var "r", 1 0;
v0xaaaafe2e5c70_0 .var "r_next", 1 0;
v0xaaaafe2e5d30_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2e5dd0_0 .var "tmp_sum", 63 0;
v0xaaaafe2e5eb0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaafe2e5f90_0 .var "tmp_sum_next", 63 0;
v0xaaaafe2e6070_0 .net "tmp_sum_valid", 0 0, L_0xaaaafe31c3b0;  1 drivers
v0xaaaafe2e6130_0 .var "ub", 63 0;
v0xaaaafe2e6220_0 .var "ub_cand_0", 63 0;
v0xaaaafe2e62e0_0 .var "ub_cand_1", 63 0;
v0xaaaafe2e63c0_0 .var "ub_next", 63 0;
E_0xaaaafe2df990/0 .event edge, v0xaaaafe2e5500_0, v0xaaaafe2e27e0_0, v0xaaaafe2e3040_0, v0xaaaafe2e2720_0;
E_0xaaaafe2df990/1 .event edge, v0xaaaafe2e2f80_0;
E_0xaaaafe2df990 .event/or E_0xaaaafe2df990/0, E_0xaaaafe2df990/1;
E_0xaaaafe2dfa00/0 .event edge, v0xaaaafe2e4ed0_0, v0xaaaafe2e3360_0, v0xaaaafe2e3b20_0, v0xaaaafe2e3980_0;
E_0xaaaafe2dfa00/1 .event edge, v0xaaaafe2e2640_0, v0xaaaafe2e37a0_0;
E_0xaaaafe2dfa00 .event/or E_0xaaaafe2dfa00/0, E_0xaaaafe2dfa00/1;
E_0xaaaafe2dfa80 .event edge, v0xaaaafe2e24c0_0, v0xaaaafe2c1090_0, v0xaaaafe2e2640_0;
L_0xaaaafe31bd60 .arith/mod 4, v0xaaaafe2fc770_0, L_0xffff80a30968;
L_0xaaaafe31be50 .cmp/eq 4, L_0xaaaafe31bd60, L_0xffff80a309b0;
L_0xaaaafe31bfc0 .concat [ 4 60 0 0], v0xaaaafe2fc770_0, L_0xffff80a309f8;
L_0xaaaafe31c0b0 .arith/div 64, L_0xaaaafe31bfc0, L_0xffff80a30a40;
L_0xaaaafe31c270 .cmp/gt 32, v0xaaaafe2e4df0_0, L_0xffff80a30a88;
L_0xaaaafe31c3b0 .cmp/eq 32, v0xaaaafe2e5eb0_0, L_0xffff80a30ad0;
L_0xaaaafe31e120 .arith/sub 64, v0xaaaafe2e5dd0_0, v0xaaaafe2e57b0_0;
L_0xaaaafe31e230 .arith/sub 64, L_0xaaaafe31e120, v0xaaaafe2e5930_0;
L_0xaaaafe31e370 .functor MUXZ 64, L_0xffff80a30e30, L_0xaaaafe31e230, L_0xaaaafe31be50, C4<>;
S_0xaaaafe2dfae0 .scope module, "prim_calc_1" "prim_calc" 6 99, 7 3 0, S_0xaaaafe2df5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaafe2dfce0 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffff80a30bf0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaafe31c960 .functor AND 64, L_0xaaaafe31c0b0, L_0xffff80a30bf0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaafe31cb50 .functor OR 1, L_0xaaaafe31c7c0, L_0xaaaafe31ca60, C4<0>, C4<0>;
L_0xaaaafe31cc60 .functor AND 1, L_0xaaaafe31c5e0, L_0xaaaafe31cb50, C4<1>, C4<1>;
L_0xaaaafe31cd70 .functor AND 1, L_0xaaaafe31cc60, L_0xaaaafe31c270, C4<1>, C4<1>;
L_0xaaaafe31d300 .functor AND 1, L_0xaaaafe31d1c0, L_0xaaaafe31c270, C4<1>, C4<1>;
L_0xaaaafe31d710 .functor NOT 1, L_0xaaaafe31cd70, C4<0>, C4<0>, C4<0>;
L_0xaaaafe31dd70 .functor AND 1, L_0xaaaafe31d710, L_0xaaaafe31c270, C4<1>, C4<1>;
L_0xaaaafe31de30 .functor OR 1, L_0xaaaafe31dba0, L_0xaaaafe31dd70, C4<0>, C4<0>;
v0xaaaafe2dff70_0 .var "BM", 63 0;
v0xaaaafe2e0070_0 .var "BM_next", 63 0;
v0xaaaafe2e0150_0 .var "M", 63 0;
v0xaaaafe2e0240_0 .var "M_next", 63 0;
v0xaaaafe2e0320_0 .var "N", 63 0;
v0xaaaafe2e0450_0 .var "N_next", 63 0;
v0xaaaafe2e0530_0 .var "PS", 63 0;
v0xaaaafe2e0610_0 .var "PS_next", 63 0;
v0xaaaafe2e06f0_0 .var "S", 63 0;
v0xaaaafe2e07d0_0 .var "S_next", 63 0;
v0xaaaafe2e08b0_0 .net *"_ivl_0", 63 0, L_0xaaaafe31c4a0;  1 drivers
L_0xffff80a30ba8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e0990_0 .net/2u *"_ivl_10", 31 0, L_0xffff80a30ba8;  1 drivers
v0xaaaafe2e0a70_0 .net *"_ivl_12", 0 0, L_0xaaaafe31c7c0;  1 drivers
v0xaaaafe2e0b30_0 .net/2u *"_ivl_14", 63 0, L_0xffff80a30bf0;  1 drivers
v0xaaaafe2e0c10_0 .net *"_ivl_16", 63 0, L_0xaaaafe31c960;  1 drivers
v0xaaaafe2e0cf0_0 .net *"_ivl_19", 0 0, L_0xaaaafe31ca60;  1 drivers
v0xaaaafe2e0db0_0 .net *"_ivl_21", 0 0, L_0xaaaafe31cb50;  1 drivers
v0xaaaafe2e0e70_0 .net *"_ivl_23", 0 0, L_0xaaaafe31cc60;  1 drivers
v0xaaaafe2e0f30_0 .net/2u *"_ivl_26", 63 0, L_0xaaaafe31ce60;  1 drivers
L_0xffff80a30c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e1010_0 .net/2u *"_ivl_29", 31 0, L_0xffff80a30c38;  1 drivers
L_0xffff80a30b18 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e10f0_0 .net *"_ivl_3", 61 0, L_0xffff80a30b18;  1 drivers
v0xaaaafe2e11d0_0 .net *"_ivl_30", 63 0, L_0xaaaafe31cf50;  1 drivers
L_0xffff80a30c80 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e12b0_0 .net *"_ivl_33", 61 0, L_0xffff80a30c80;  1 drivers
v0xaaaafe2e1390_0 .net *"_ivl_34", 63 0, L_0xaaaafe31d080;  1 drivers
v0xaaaafe2e1470_0 .net *"_ivl_36", 0 0, L_0xaaaafe31d1c0;  1 drivers
v0xaaaafe2e1530_0 .net *"_ivl_4", 0 0, L_0xaaaafe31c5e0;  1 drivers
v0xaaaafe2e15f0_0 .net *"_ivl_40", 31 0, L_0xaaaafe31d450;  1 drivers
L_0xffff80a30cc8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e16d0_0 .net *"_ivl_43", 29 0, L_0xffff80a30cc8;  1 drivers
L_0xffff80a30d10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e17b0_0 .net/2u *"_ivl_44", 31 0, L_0xffff80a30d10;  1 drivers
v0xaaaafe2e1890_0 .net *"_ivl_46", 0 0, L_0xaaaafe31d550;  1 drivers
v0xaaaafe2e1950_0 .net *"_ivl_48", 63 0, L_0xaaaafe31d780;  1 drivers
v0xaaaafe2e1a30_0 .net *"_ivl_50", 62 0, L_0xaaaafe31d670;  1 drivers
L_0xffff80a30d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e1b10_0 .net *"_ivl_52", 0 0, L_0xffff80a30d58;  1 drivers
v0xaaaafe2e1e00_0 .net *"_ivl_54", 63 0, L_0xaaaafe31d8f0;  1 drivers
L_0xffff80a30da0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e1ee0_0 .net/2u *"_ivl_58", 31 0, L_0xffff80a30da0;  1 drivers
v0xaaaafe2e1fc0_0 .net *"_ivl_6", 31 0, L_0xaaaafe31c6d0;  1 drivers
v0xaaaafe2e20a0_0 .net *"_ivl_60", 0 0, L_0xaaaafe31dba0;  1 drivers
v0xaaaafe2e2160_0 .net *"_ivl_62", 0 0, L_0xaaaafe31d710;  1 drivers
v0xaaaafe2e2240_0 .net *"_ivl_65", 0 0, L_0xaaaafe31dd70;  1 drivers
L_0xffff80a30de8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e2300_0 .net/2u *"_ivl_68", 63 0, L_0xffff80a30de8;  1 drivers
L_0xffff80a30b60 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e23e0_0 .net *"_ivl_9", 29 0, L_0xffff80a30b60;  1 drivers
v0xaaaafe2e24c0_0 .net "block_size_in", 63 0, L_0xaaaafe31c0b0;  alias, 1 drivers
v0xaaaafe2e25a0_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2e2640_0 .net "cur_base_in", 63 0, v0xaaaafe2e48c0_0;  1 drivers
v0xaaaafe2e2720_0 .net "cur_base_valid", 0 0, L_0xaaaafe31c270;  alias, 1 drivers
v0xaaaafe2e27e0_0 .net "input_valid", 0 0, v0xaaaafe2e4c80_0;  1 drivers
v0xaaaafe2e28a0_0 .var/2u "k", 31 0;
v0xaaaafe2e2980_0 .net/2u "k_bound", 31 0, L_0xaaaafe31dab0;  1 drivers
v0xaaaafe2e2a60_0 .var "lb_r", 63 0;
v0xaaaafe2e2b40_0 .var "lb_r_next", 63 0;
v0xaaaafe2e2c20_0 .var/2u "pow_m", 31 0;
v0xaaaafe2e2d00_0 .net "prim_en", 0 0, L_0xaaaafe31cd70;  1 drivers
v0xaaaafe2e2dc0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaafe2e2ea0_0 .net "prim_sub_out", 63 0, L_0xaaaafe31dfe0;  alias, 1 drivers
v0xaaaafe2e2f80_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe31de30;  alias, 1 drivers
v0xaaaafe2e3040_0 .net "r", 1 0, v0xaaaafe2e5ba0_0;  1 drivers
v0xaaaafe2e3120_0 .var "rep_base", 63 0;
v0xaaaafe2e3200_0 .net "rep_base_valid", 0 0, L_0xaaaafe31d300;  1 drivers
v0xaaaafe2e32c0_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2e3360_0 .net "ub_in", 63 0, v0xaaaafe2e6130_0;  1 drivers
v0xaaaafe2e3440_0 .var "ub_r", 63 0;
v0xaaaafe2e3520_0 .var "ub_r_next", 63 0;
E_0xaaaafe2dfeb0/0 .event edge, v0xaaaafe2e3040_0, v0xaaaafe2e3360_0, v0xaaaafe2e3120_0, v0xaaaafe2e2a60_0;
E_0xaaaafe2dfeb0/1 .event edge, v0xaaaafe2e3440_0, v0xaaaafe2e06f0_0, v0xaaaafe2e0320_0, v0xaaaafe2e2640_0;
E_0xaaaafe2dfeb0/2 .event edge, v0xaaaafe2dff70_0, v0xaaaafe2e0150_0;
E_0xaaaafe2dfeb0 .event/or E_0xaaaafe2dfeb0/0, E_0xaaaafe2dfeb0/1, E_0xaaaafe2dfeb0/2;
L_0xaaaafe31c4a0 .concat [ 2 62 0 0], v0xaaaafe2e5ba0_0, L_0xffff80a30b18;
L_0xaaaafe31c5e0 .cmp/gt 64, L_0xaaaafe31c0b0, L_0xaaaafe31c4a0;
L_0xaaaafe31c6d0 .concat [ 2 30 0 0], v0xaaaafe2e5ba0_0, L_0xffff80a30b60;
L_0xaaaafe31c7c0 .cmp/eq 32, L_0xaaaafe31c6d0, L_0xffff80a30ba8;
L_0xaaaafe31ca60 .reduce/nor L_0xaaaafe31c960;
L_0xaaaafe31ce60 .concat [ 32 32 0 0], v0xaaaafe2e28a0_0, L_0xffff80a30c38;
L_0xaaaafe31cf50 .concat [ 2 62 0 0], v0xaaaafe2e5ba0_0, L_0xffff80a30c80;
L_0xaaaafe31d080 .arith/div 64, L_0xaaaafe31c0b0, L_0xaaaafe31cf50;
L_0xaaaafe31d1c0 .cmp/gt 64, L_0xaaaafe31ce60, L_0xaaaafe31d080;
L_0xaaaafe31d450 .concat [ 2 30 0 0], v0xaaaafe2e5ba0_0, L_0xffff80a30cc8;
L_0xaaaafe31d550 .cmp/eq 32, L_0xaaaafe31d450, L_0xffff80a30d10;
L_0xaaaafe31d670 .part L_0xaaaafe31c0b0, 1, 63;
L_0xaaaafe31d780 .concat [ 63 1 0 0], L_0xaaaafe31d670, L_0xffff80a30d58;
L_0xaaaafe31d8f0 .functor MUXZ 64, L_0xaaaafe31d780, L_0xaaaafe31c0b0, L_0xaaaafe31d550, C4<>;
L_0xaaaafe31dab0 .cast/2 32, L_0xaaaafe31d8f0;
L_0xaaaafe31dba0 .cmp/eq 32, v0xaaaafe2e2dc0_0, L_0xffff80a30da0;
L_0xaaaafe31dfe0 .functor MUXZ 64, L_0xffff80a30de8, v0xaaaafe2e0530_0, L_0xaaaafe31cd70, C4<>;
S_0xaaaafe2e65a0 .scope generate, "genblk1[8]" "genblk1[8]" 5 22, 5 22 0, S_0xaaaafe2bb590;
 .timescale 0 0;
P_0xaaaafe2e6750 .param/l "i" 0 5 22, +C4<01000>;
S_0xaaaafe2e6830 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaafe2e65a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaafe2df7a0 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaafe2df7e0 .param/l "group_count_n" 0 6 4, +C4<1000>;
L_0xaaaafe320ac0 .functor AND 1, L_0xaaaafe31ecb0, v0xaaaafe2ecb30_0, C4<1>, C4<1>;
L_0xaaaafe320ea0 .functor AND 1, L_0xaaaafe320ac0, v0xaaaafe2eccd0_0, C4<1>, C4<1>;
v0xaaaafe2eaa60_0 .var "M", 63 0;
v0xaaaafe2eab60_0 .var "M_next", 63 0;
v0xaaaafe2eac40_0 .var "N", 63 0;
v0xaaaafe2ead00_0 .var "N_next", 63 0;
v0xaaaafe2eade0_0 .var "S", 63 0;
v0xaaaafe2eaec0_0 .var "S_next", 63 0;
L_0xffff80a30e78 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2eafa0_0 .net/2u *"_ivl_0", 3 0, L_0xffff80a30e78;  1 drivers
L_0xffff80a30f08 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2eb080_0 .net *"_ivl_11", 59 0, L_0xffff80a30f08;  1 drivers
L_0xffff80a30f50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2eb160_0 .net/2u *"_ivl_12", 63 0, L_0xffff80a30f50;  1 drivers
L_0xffff80a30f98 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2eb240_0 .net/2u *"_ivl_16", 31 0, L_0xffff80a30f98;  1 drivers
v0xaaaafe2eb320_0 .net *"_ivl_2", 3 0, L_0xaaaafe31e660;  1 drivers
L_0xffff80a30fe0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2eb400_0 .net/2u *"_ivl_20", 31 0, L_0xffff80a30fe0;  1 drivers
v0xaaaafe2eb4e0_0 .net *"_ivl_24", 63 0, L_0xaaaafe320a20;  1 drivers
v0xaaaafe2eb5c0_0 .net *"_ivl_26", 63 0, L_0xaaaafe320b30;  1 drivers
L_0xffff80a31340 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2eb6a0_0 .net/2u *"_ivl_28", 63 0, L_0xffff80a31340;  1 drivers
v0xaaaafe2eb780_0 .net *"_ivl_32", 0 0, L_0xaaaafe320ac0;  1 drivers
L_0xffff80a30ec0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2eb860_0 .net/2u *"_ivl_4", 3 0, L_0xffff80a30ec0;  1 drivers
v0xaaaafe2eb940_0 .net *"_ivl_8", 63 0, L_0xaaaafe31e8c0;  1 drivers
v0xaaaafe2eba20_0 .net "block_size", 63 0, L_0xaaaafe31e9b0;  1 drivers
v0xaaaafe2ebae0_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2ebb80_0 .var "cur_base", 63 0;
v0xaaaafe2ebc50_0 .net "cur_base_valid", 0 0, L_0xaaaafe31eb70;  1 drivers
v0xaaaafe2ebd20_0 .net "group_count_out", 63 0, L_0xaaaafe320c70;  alias, 1 drivers
v0xaaaafe2ebdc0_0 .net "group_count_out_valid", 0 0, L_0xaaaafe320ea0;  1 drivers
v0xaaaafe2ebe80_0 .net "group_en", 0 0, L_0xaaaafe31e750;  1 drivers
v0xaaaafe2ebf40_0 .var "input_valid", 0 0;
v0xaaaafe2ec010_0 .var "input_valid_next", 0 0;
v0xaaaafe2ec0b0_0 .var/2u "k", 31 0;
v0xaaaafe2ec190_0 .var "lb", 63 0;
v0xaaaafe2ec270_0 .var "lb_next", 63 0;
v0xaaaafe2ec350_0 .net "n_digs_in", 3 0, v0xaaaafe2fc770_0;  alias, 1 drivers
v0xaaaafe2ec410_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  alias, 1 drivers
v0xaaaafe2ec4d0_0 .var/2u "pow_m", 31 0;
v0xaaaafe2ec7c0_0 .var "prim_sub_en", 2 1;
v0xaaaafe2ec8a0_0 .var "prim_sub_en_next", 2 1;
v0xaaaafe2ec980_0 .net "prim_sub_out", 63 0, L_0xaaaafe3208e0;  1 drivers
v0xaaaafe2eca70_0 .var "prim_sub_out_1", 63 0;
v0xaaaafe2ecb30_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaafe2ecbf0_0 .var "prim_sub_out_2", 63 0;
v0xaaaafe2eccd0_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaafe2ecd90_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe320730;  1 drivers
v0xaaaafe2ece60_0 .var "r", 1 0;
v0xaaaafe2ecf30_0 .var "r_next", 1 0;
v0xaaaafe2ecff0_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2ed090_0 .var "tmp_sum", 63 0;
v0xaaaafe2ed170_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaafe2ed250_0 .var "tmp_sum_next", 63 0;
v0xaaaafe2ed330_0 .net "tmp_sum_valid", 0 0, L_0xaaaafe31ecb0;  1 drivers
v0xaaaafe2ed3f0_0 .var "ub", 63 0;
v0xaaaafe2ed4e0_0 .var "ub_cand_0", 63 0;
v0xaaaafe2ed5a0_0 .var "ub_cand_1", 63 0;
v0xaaaafe2ed680_0 .var "ub_next", 63 0;
E_0xaaaafe2e6c50/0 .event edge, v0xaaaafe2ec7c0_0, v0xaaaafe2e9aa0_0, v0xaaaafe2ea300_0, v0xaaaafe2e99e0_0;
E_0xaaaafe2e6c50/1 .event edge, v0xaaaafe2ea240_0;
E_0xaaaafe2e6c50 .event/or E_0xaaaafe2e6c50/0, E_0xaaaafe2e6c50/1;
E_0xaaaafe2e6cc0/0 .event edge, v0xaaaafe2ec190_0, v0xaaaafe2ea620_0, v0xaaaafe2eade0_0, v0xaaaafe2eac40_0;
E_0xaaaafe2e6cc0/1 .event edge, v0xaaaafe2e9900_0, v0xaaaafe2eaa60_0;
E_0xaaaafe2e6cc0 .event/or E_0xaaaafe2e6cc0/0, E_0xaaaafe2e6cc0/1;
E_0xaaaafe2e6d40 .event edge, v0xaaaafe2e9780_0, v0xaaaafe2c1090_0, v0xaaaafe2e9900_0;
L_0xaaaafe31e660 .arith/mod 4, v0xaaaafe2fc770_0, L_0xffff80a30e78;
L_0xaaaafe31e750 .cmp/eq 4, L_0xaaaafe31e660, L_0xffff80a30ec0;
L_0xaaaafe31e8c0 .concat [ 4 60 0 0], v0xaaaafe2fc770_0, L_0xffff80a30f08;
L_0xaaaafe31e9b0 .arith/div 64, L_0xaaaafe31e8c0, L_0xffff80a30f50;
L_0xaaaafe31eb70 .cmp/gt 32, v0xaaaafe2ec0b0_0, L_0xffff80a30f98;
L_0xaaaafe31ecb0 .cmp/eq 32, v0xaaaafe2ed170_0, L_0xffff80a30fe0;
L_0xaaaafe320a20 .arith/sub 64, v0xaaaafe2ed090_0, v0xaaaafe2eca70_0;
L_0xaaaafe320b30 .arith/sub 64, L_0xaaaafe320a20, v0xaaaafe2ecbf0_0;
L_0xaaaafe320c70 .functor MUXZ 64, L_0xffff80a31340, L_0xaaaafe320b30, L_0xaaaafe31e750, C4<>;
S_0xaaaafe2e6da0 .scope module, "prim_calc_1" "prim_calc" 6 99, 7 3 0, S_0xaaaafe2e6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaafe2e6fa0 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffff80a31100 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaafe31f260 .functor AND 64, L_0xaaaafe31e9b0, L_0xffff80a31100, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaafe31f450 .functor OR 1, L_0xaaaafe31f0c0, L_0xaaaafe31f360, C4<0>, C4<0>;
L_0xaaaafe31f560 .functor AND 1, L_0xaaaafe31eee0, L_0xaaaafe31f450, C4<1>, C4<1>;
L_0xaaaafe31f670 .functor AND 1, L_0xaaaafe31f560, L_0xaaaafe31eb70, C4<1>, C4<1>;
L_0xaaaafe31fc00 .functor AND 1, L_0xaaaafe31fac0, L_0xaaaafe31eb70, C4<1>, C4<1>;
L_0xaaaafe320010 .functor NOT 1, L_0xaaaafe31f670, C4<0>, C4<0>, C4<0>;
L_0xaaaafe320670 .functor AND 1, L_0xaaaafe320010, L_0xaaaafe31eb70, C4<1>, C4<1>;
L_0xaaaafe320730 .functor OR 1, L_0xaaaafe3204a0, L_0xaaaafe320670, C4<0>, C4<0>;
v0xaaaafe2e7230_0 .var "BM", 63 0;
v0xaaaafe2e7330_0 .var "BM_next", 63 0;
v0xaaaafe2e7410_0 .var "M", 63 0;
v0xaaaafe2e7500_0 .var "M_next", 63 0;
v0xaaaafe2e75e0_0 .var "N", 63 0;
v0xaaaafe2e7710_0 .var "N_next", 63 0;
v0xaaaafe2e77f0_0 .var "PS", 63 0;
v0xaaaafe2e78d0_0 .var "PS_next", 63 0;
v0xaaaafe2e79b0_0 .var "S", 63 0;
v0xaaaafe2e7a90_0 .var "S_next", 63 0;
v0xaaaafe2e7b70_0 .net *"_ivl_0", 63 0, L_0xaaaafe31eda0;  1 drivers
L_0xffff80a310b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e7c50_0 .net/2u *"_ivl_10", 31 0, L_0xffff80a310b8;  1 drivers
v0xaaaafe2e7d30_0 .net *"_ivl_12", 0 0, L_0xaaaafe31f0c0;  1 drivers
v0xaaaafe2e7df0_0 .net/2u *"_ivl_14", 63 0, L_0xffff80a31100;  1 drivers
v0xaaaafe2e7ed0_0 .net *"_ivl_16", 63 0, L_0xaaaafe31f260;  1 drivers
v0xaaaafe2e7fb0_0 .net *"_ivl_19", 0 0, L_0xaaaafe31f360;  1 drivers
v0xaaaafe2e8070_0 .net *"_ivl_21", 0 0, L_0xaaaafe31f450;  1 drivers
v0xaaaafe2e8130_0 .net *"_ivl_23", 0 0, L_0xaaaafe31f560;  1 drivers
v0xaaaafe2e81f0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaafe31f760;  1 drivers
L_0xffff80a31148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e82d0_0 .net/2u *"_ivl_29", 31 0, L_0xffff80a31148;  1 drivers
L_0xffff80a31028 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e83b0_0 .net *"_ivl_3", 61 0, L_0xffff80a31028;  1 drivers
v0xaaaafe2e8490_0 .net *"_ivl_30", 63 0, L_0xaaaafe31f850;  1 drivers
L_0xffff80a31190 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e8570_0 .net *"_ivl_33", 61 0, L_0xffff80a31190;  1 drivers
v0xaaaafe2e8650_0 .net *"_ivl_34", 63 0, L_0xaaaafe31f980;  1 drivers
v0xaaaafe2e8730_0 .net *"_ivl_36", 0 0, L_0xaaaafe31fac0;  1 drivers
v0xaaaafe2e87f0_0 .net *"_ivl_4", 0 0, L_0xaaaafe31eee0;  1 drivers
v0xaaaafe2e88b0_0 .net *"_ivl_40", 31 0, L_0xaaaafe31fd50;  1 drivers
L_0xffff80a311d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e8990_0 .net *"_ivl_43", 29 0, L_0xffff80a311d8;  1 drivers
L_0xffff80a31220 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e8a70_0 .net/2u *"_ivl_44", 31 0, L_0xffff80a31220;  1 drivers
v0xaaaafe2e8b50_0 .net *"_ivl_46", 0 0, L_0xaaaafe31fe50;  1 drivers
v0xaaaafe2e8c10_0 .net *"_ivl_48", 63 0, L_0xaaaafe320080;  1 drivers
v0xaaaafe2e8cf0_0 .net *"_ivl_50", 62 0, L_0xaaaafe31ff70;  1 drivers
L_0xffff80a31268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e8dd0_0 .net *"_ivl_52", 0 0, L_0xffff80a31268;  1 drivers
v0xaaaafe2e90c0_0 .net *"_ivl_54", 63 0, L_0xaaaafe3201f0;  1 drivers
L_0xffff80a312b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e91a0_0 .net/2u *"_ivl_58", 31 0, L_0xffff80a312b0;  1 drivers
v0xaaaafe2e9280_0 .net *"_ivl_6", 31 0, L_0xaaaafe31efd0;  1 drivers
v0xaaaafe2e9360_0 .net *"_ivl_60", 0 0, L_0xaaaafe3204a0;  1 drivers
v0xaaaafe2e9420_0 .net *"_ivl_62", 0 0, L_0xaaaafe320010;  1 drivers
v0xaaaafe2e9500_0 .net *"_ivl_65", 0 0, L_0xaaaafe320670;  1 drivers
L_0xffff80a312f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e95c0_0 .net/2u *"_ivl_68", 63 0, L_0xffff80a312f8;  1 drivers
L_0xffff80a31070 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2e96a0_0 .net *"_ivl_9", 29 0, L_0xffff80a31070;  1 drivers
v0xaaaafe2e9780_0 .net "block_size_in", 63 0, L_0xaaaafe31e9b0;  alias, 1 drivers
v0xaaaafe2e9860_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2e9900_0 .net "cur_base_in", 63 0, v0xaaaafe2ebb80_0;  1 drivers
v0xaaaafe2e99e0_0 .net "cur_base_valid", 0 0, L_0xaaaafe31eb70;  alias, 1 drivers
v0xaaaafe2e9aa0_0 .net "input_valid", 0 0, v0xaaaafe2ebf40_0;  1 drivers
v0xaaaafe2e9b60_0 .var/2u "k", 31 0;
v0xaaaafe2e9c40_0 .net/2u "k_bound", 31 0, L_0xaaaafe3203b0;  1 drivers
v0xaaaafe2e9d20_0 .var "lb_r", 63 0;
v0xaaaafe2e9e00_0 .var "lb_r_next", 63 0;
v0xaaaafe2e9ee0_0 .var/2u "pow_m", 31 0;
v0xaaaafe2e9fc0_0 .net "prim_en", 0 0, L_0xaaaafe31f670;  1 drivers
v0xaaaafe2ea080_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaafe2ea160_0 .net "prim_sub_out", 63 0, L_0xaaaafe3208e0;  alias, 1 drivers
v0xaaaafe2ea240_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe320730;  alias, 1 drivers
v0xaaaafe2ea300_0 .net "r", 1 0, v0xaaaafe2ece60_0;  1 drivers
v0xaaaafe2ea3e0_0 .var "rep_base", 63 0;
v0xaaaafe2ea4c0_0 .net "rep_base_valid", 0 0, L_0xaaaafe31fc00;  1 drivers
v0xaaaafe2ea580_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2ea620_0 .net "ub_in", 63 0, v0xaaaafe2ed3f0_0;  1 drivers
v0xaaaafe2ea700_0 .var "ub_r", 63 0;
v0xaaaafe2ea7e0_0 .var "ub_r_next", 63 0;
E_0xaaaafe2e7170/0 .event edge, v0xaaaafe2ea300_0, v0xaaaafe2ea620_0, v0xaaaafe2ea3e0_0, v0xaaaafe2e9d20_0;
E_0xaaaafe2e7170/1 .event edge, v0xaaaafe2ea700_0, v0xaaaafe2e79b0_0, v0xaaaafe2e75e0_0, v0xaaaafe2e9900_0;
E_0xaaaafe2e7170/2 .event edge, v0xaaaafe2e7230_0, v0xaaaafe2e7410_0;
E_0xaaaafe2e7170 .event/or E_0xaaaafe2e7170/0, E_0xaaaafe2e7170/1, E_0xaaaafe2e7170/2;
L_0xaaaafe31eda0 .concat [ 2 62 0 0], v0xaaaafe2ece60_0, L_0xffff80a31028;
L_0xaaaafe31eee0 .cmp/gt 64, L_0xaaaafe31e9b0, L_0xaaaafe31eda0;
L_0xaaaafe31efd0 .concat [ 2 30 0 0], v0xaaaafe2ece60_0, L_0xffff80a31070;
L_0xaaaafe31f0c0 .cmp/eq 32, L_0xaaaafe31efd0, L_0xffff80a310b8;
L_0xaaaafe31f360 .reduce/nor L_0xaaaafe31f260;
L_0xaaaafe31f760 .concat [ 32 32 0 0], v0xaaaafe2e9b60_0, L_0xffff80a31148;
L_0xaaaafe31f850 .concat [ 2 62 0 0], v0xaaaafe2ece60_0, L_0xffff80a31190;
L_0xaaaafe31f980 .arith/div 64, L_0xaaaafe31e9b0, L_0xaaaafe31f850;
L_0xaaaafe31fac0 .cmp/gt 64, L_0xaaaafe31f760, L_0xaaaafe31f980;
L_0xaaaafe31fd50 .concat [ 2 30 0 0], v0xaaaafe2ece60_0, L_0xffff80a311d8;
L_0xaaaafe31fe50 .cmp/eq 32, L_0xaaaafe31fd50, L_0xffff80a31220;
L_0xaaaafe31ff70 .part L_0xaaaafe31e9b0, 1, 63;
L_0xaaaafe320080 .concat [ 63 1 0 0], L_0xaaaafe31ff70, L_0xffff80a31268;
L_0xaaaafe3201f0 .functor MUXZ 64, L_0xaaaafe320080, L_0xaaaafe31e9b0, L_0xaaaafe31fe50, C4<>;
L_0xaaaafe3203b0 .cast/2 32, L_0xaaaafe3201f0;
L_0xaaaafe3204a0 .cmp/eq 32, v0xaaaafe2ea080_0, L_0xffff80a312b0;
L_0xaaaafe3208e0 .functor MUXZ 64, L_0xffff80a312f8, v0xaaaafe2e77f0_0, L_0xaaaafe31f670, C4<>;
S_0xaaaafe2ed860 .scope generate, "genblk1[9]" "genblk1[9]" 5 22, 5 22 0, S_0xaaaafe2bb590;
 .timescale 0 0;
P_0xaaaafe2eda10 .param/l "i" 0 5 22, +C4<01001>;
S_0xaaaafe2edaf0 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaafe2ed860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaafe2e6a60 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaafe2e6aa0 .param/l "group_count_n" 0 6 4, +C4<1001>;
L_0xaaaafe323b70 .functor AND 1, L_0xaaaafe321d40, v0xaaaafe2f3df0_0, C4<1>, C4<1>;
L_0xaaaafe323f50 .functor AND 1, L_0xaaaafe323b70, v0xaaaafe2f3f90_0, C4<1>, C4<1>;
v0xaaaafe2f1d20_0 .var "M", 63 0;
v0xaaaafe2f1e20_0 .var "M_next", 63 0;
v0xaaaafe2f1f00_0 .var "N", 63 0;
v0xaaaafe2f1fc0_0 .var "N_next", 63 0;
v0xaaaafe2f20a0_0 .var "S", 63 0;
v0xaaaafe2f2180_0 .var "S_next", 63 0;
L_0xffff80a31388 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f2260_0 .net/2u *"_ivl_0", 3 0, L_0xffff80a31388;  1 drivers
L_0xffff80a31418 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f2340_0 .net *"_ivl_11", 59 0, L_0xffff80a31418;  1 drivers
L_0xffff80a31460 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f2420_0 .net/2u *"_ivl_12", 63 0, L_0xffff80a31460;  1 drivers
L_0xffff80a314a8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f2500_0 .net/2u *"_ivl_16", 31 0, L_0xffff80a314a8;  1 drivers
v0xaaaafe2f25e0_0 .net *"_ivl_2", 3 0, L_0xaaaafe320f60;  1 drivers
L_0xffff80a314f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f26c0_0 .net/2u *"_ivl_20", 31 0, L_0xffff80a314f0;  1 drivers
v0xaaaafe2f27a0_0 .net *"_ivl_24", 63 0, L_0xaaaafe323ad0;  1 drivers
v0xaaaafe2f2880_0 .net *"_ivl_26", 63 0, L_0xaaaafe323be0;  1 drivers
L_0xffff80a31850 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f2960_0 .net/2u *"_ivl_28", 63 0, L_0xffff80a31850;  1 drivers
v0xaaaafe2f2a40_0 .net *"_ivl_32", 0 0, L_0xaaaafe323b70;  1 drivers
L_0xffff80a313d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f2b20_0 .net/2u *"_ivl_4", 3 0, L_0xffff80a313d0;  1 drivers
v0xaaaafe2f2c00_0 .net *"_ivl_8", 63 0, L_0xaaaafe3211c0;  1 drivers
v0xaaaafe2f2ce0_0 .net "block_size", 63 0, L_0xaaaafe321ac0;  1 drivers
v0xaaaafe2f2da0_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2f2e40_0 .var "cur_base", 63 0;
v0xaaaafe2f2f10_0 .net "cur_base_valid", 0 0, L_0xaaaafe321c00;  1 drivers
v0xaaaafe2f2fe0_0 .net "group_count_out", 63 0, L_0xaaaafe323d20;  alias, 1 drivers
v0xaaaafe2f3080_0 .net "group_count_out_valid", 0 0, L_0xaaaafe323f50;  1 drivers
v0xaaaafe2f3140_0 .net "group_en", 0 0, L_0xaaaafe321050;  1 drivers
v0xaaaafe2f3200_0 .var "input_valid", 0 0;
v0xaaaafe2f32d0_0 .var "input_valid_next", 0 0;
v0xaaaafe2f3370_0 .var/2u "k", 31 0;
v0xaaaafe2f3450_0 .var "lb", 63 0;
v0xaaaafe2f3530_0 .var "lb_next", 63 0;
v0xaaaafe2f3610_0 .net "n_digs_in", 3 0, v0xaaaafe2fc770_0;  alias, 1 drivers
v0xaaaafe2f36d0_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  alias, 1 drivers
v0xaaaafe2f3790_0 .var/2u "pow_m", 31 0;
v0xaaaafe2f3a80_0 .var "prim_sub_en", 2 1;
v0xaaaafe2f3b60_0 .var "prim_sub_en_next", 2 1;
v0xaaaafe2f3c40_0 .net "prim_sub_out", 63 0, L_0xaaaafe323990;  1 drivers
v0xaaaafe2f3d30_0 .var "prim_sub_out_1", 63 0;
v0xaaaafe2f3df0_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaafe2f3eb0_0 .var "prim_sub_out_2", 63 0;
v0xaaaafe2f3f90_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaafe2f4050_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe3237e0;  1 drivers
v0xaaaafe2f4120_0 .var "r", 1 0;
v0xaaaafe2f41f0_0 .var "r_next", 1 0;
v0xaaaafe2f42b0_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2f4350_0 .var "tmp_sum", 63 0;
v0xaaaafe2f4430_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaafe2f4510_0 .var "tmp_sum_next", 63 0;
v0xaaaafe2f45f0_0 .net "tmp_sum_valid", 0 0, L_0xaaaafe321d40;  1 drivers
v0xaaaafe2f46b0_0 .var "ub", 63 0;
v0xaaaafe2f47a0_0 .var "ub_cand_0", 63 0;
v0xaaaafe2f4860_0 .var "ub_cand_1", 63 0;
v0xaaaafe2f4940_0 .var "ub_next", 63 0;
E_0xaaaafe2edf10/0 .event edge, v0xaaaafe2f3a80_0, v0xaaaafe2f0d60_0, v0xaaaafe2f15c0_0, v0xaaaafe2f0ca0_0;
E_0xaaaafe2edf10/1 .event edge, v0xaaaafe2f1500_0;
E_0xaaaafe2edf10 .event/or E_0xaaaafe2edf10/0, E_0xaaaafe2edf10/1;
E_0xaaaafe2edf80/0 .event edge, v0xaaaafe2f3450_0, v0xaaaafe2f18e0_0, v0xaaaafe2f20a0_0, v0xaaaafe2f1f00_0;
E_0xaaaafe2edf80/1 .event edge, v0xaaaafe2f0bc0_0, v0xaaaafe2f1d20_0;
E_0xaaaafe2edf80 .event/or E_0xaaaafe2edf80/0, E_0xaaaafe2edf80/1;
E_0xaaaafe2ee000 .event edge, v0xaaaafe2f0a40_0, v0xaaaafe2c1090_0, v0xaaaafe2f0bc0_0;
L_0xaaaafe320f60 .arith/mod 4, v0xaaaafe2fc770_0, L_0xffff80a31388;
L_0xaaaafe321050 .cmp/eq 4, L_0xaaaafe320f60, L_0xffff80a313d0;
L_0xaaaafe3211c0 .concat [ 4 60 0 0], v0xaaaafe2fc770_0, L_0xffff80a31418;
L_0xaaaafe321ac0 .arith/div 64, L_0xaaaafe3211c0, L_0xffff80a31460;
L_0xaaaafe321c00 .cmp/gt 32, v0xaaaafe2f3370_0, L_0xffff80a314a8;
L_0xaaaafe321d40 .cmp/eq 32, v0xaaaafe2f4430_0, L_0xffff80a314f0;
L_0xaaaafe323ad0 .arith/sub 64, v0xaaaafe2f4350_0, v0xaaaafe2f3d30_0;
L_0xaaaafe323be0 .arith/sub 64, L_0xaaaafe323ad0, v0xaaaafe2f3eb0_0;
L_0xaaaafe323d20 .functor MUXZ 64, L_0xffff80a31850, L_0xaaaafe323be0, L_0xaaaafe321050, C4<>;
S_0xaaaafe2ee060 .scope module, "prim_calc_1" "prim_calc" 6 99, 7 3 0, S_0xaaaafe2edaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaafe2ee260 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffff80a31610 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaafe322320 .functor AND 64, L_0xaaaafe321ac0, L_0xffff80a31610, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaafe322560 .functor OR 1, L_0xaaaafe322180, L_0xaaaafe322470, C4<0>, C4<0>;
L_0xaaaafe322670 .functor AND 1, L_0xaaaafe321f70, L_0xaaaafe322560, C4<1>, C4<1>;
L_0xaaaafe322780 .functor AND 1, L_0xaaaafe322670, L_0xaaaafe321c00, C4<1>, C4<1>;
L_0xaaaafe322d10 .functor AND 1, L_0xaaaafe322bd0, L_0xaaaafe321c00, C4<1>, C4<1>;
L_0xaaaafe3230c0 .functor NOT 1, L_0xaaaafe322780, C4<0>, C4<0>, C4<0>;
L_0xaaaafe323720 .functor AND 1, L_0xaaaafe3230c0, L_0xaaaafe321c00, C4<1>, C4<1>;
L_0xaaaafe3237e0 .functor OR 1, L_0xaaaafe323550, L_0xaaaafe323720, C4<0>, C4<0>;
v0xaaaafe2ee4f0_0 .var "BM", 63 0;
v0xaaaafe2ee5f0_0 .var "BM_next", 63 0;
v0xaaaafe2ee6d0_0 .var "M", 63 0;
v0xaaaafe2ee7c0_0 .var "M_next", 63 0;
v0xaaaafe2ee8a0_0 .var "N", 63 0;
v0xaaaafe2ee9d0_0 .var "N_next", 63 0;
v0xaaaafe2eeab0_0 .var "PS", 63 0;
v0xaaaafe2eeb90_0 .var "PS_next", 63 0;
v0xaaaafe2eec70_0 .var "S", 63 0;
v0xaaaafe2eed50_0 .var "S_next", 63 0;
v0xaaaafe2eee30_0 .net *"_ivl_0", 63 0, L_0xaaaafe321e30;  1 drivers
L_0xffff80a315c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2eef10_0 .net/2u *"_ivl_10", 31 0, L_0xffff80a315c8;  1 drivers
v0xaaaafe2eeff0_0 .net *"_ivl_12", 0 0, L_0xaaaafe322180;  1 drivers
v0xaaaafe2ef0b0_0 .net/2u *"_ivl_14", 63 0, L_0xffff80a31610;  1 drivers
v0xaaaafe2ef190_0 .net *"_ivl_16", 63 0, L_0xaaaafe322320;  1 drivers
v0xaaaafe2ef270_0 .net *"_ivl_19", 0 0, L_0xaaaafe322470;  1 drivers
v0xaaaafe2ef330_0 .net *"_ivl_21", 0 0, L_0xaaaafe322560;  1 drivers
v0xaaaafe2ef3f0_0 .net *"_ivl_23", 0 0, L_0xaaaafe322670;  1 drivers
v0xaaaafe2ef4b0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaafe322870;  1 drivers
L_0xffff80a31658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2ef590_0 .net/2u *"_ivl_29", 31 0, L_0xffff80a31658;  1 drivers
L_0xffff80a31538 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2ef670_0 .net *"_ivl_3", 61 0, L_0xffff80a31538;  1 drivers
v0xaaaafe2ef750_0 .net *"_ivl_30", 63 0, L_0xaaaafe322960;  1 drivers
L_0xffff80a316a0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2ef830_0 .net *"_ivl_33", 61 0, L_0xffff80a316a0;  1 drivers
v0xaaaafe2ef910_0 .net *"_ivl_34", 63 0, L_0xaaaafe322a90;  1 drivers
v0xaaaafe2ef9f0_0 .net *"_ivl_36", 0 0, L_0xaaaafe322bd0;  1 drivers
v0xaaaafe2efab0_0 .net *"_ivl_4", 0 0, L_0xaaaafe321f70;  1 drivers
v0xaaaafe2efb70_0 .net *"_ivl_40", 31 0, L_0xaaaafe322e60;  1 drivers
L_0xffff80a316e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2efc50_0 .net *"_ivl_43", 29 0, L_0xffff80a316e8;  1 drivers
L_0xffff80a31730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2efd30_0 .net/2u *"_ivl_44", 31 0, L_0xffff80a31730;  1 drivers
v0xaaaafe2efe10_0 .net *"_ivl_46", 0 0, L_0xaaaafe322f00;  1 drivers
v0xaaaafe2efed0_0 .net *"_ivl_48", 63 0, L_0xaaaafe323130;  1 drivers
v0xaaaafe2effb0_0 .net *"_ivl_50", 62 0, L_0xaaaafe323020;  1 drivers
L_0xffff80a31778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f0090_0 .net *"_ivl_52", 0 0, L_0xffff80a31778;  1 drivers
v0xaaaafe2f0380_0 .net *"_ivl_54", 63 0, L_0xaaaafe3232a0;  1 drivers
L_0xffff80a317c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f0460_0 .net/2u *"_ivl_58", 31 0, L_0xffff80a317c0;  1 drivers
v0xaaaafe2f0540_0 .net *"_ivl_6", 31 0, L_0xaaaafe322060;  1 drivers
v0xaaaafe2f0620_0 .net *"_ivl_60", 0 0, L_0xaaaafe323550;  1 drivers
v0xaaaafe2f06e0_0 .net *"_ivl_62", 0 0, L_0xaaaafe3230c0;  1 drivers
v0xaaaafe2f07c0_0 .net *"_ivl_65", 0 0, L_0xaaaafe323720;  1 drivers
L_0xffff80a31808 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f0880_0 .net/2u *"_ivl_68", 63 0, L_0xffff80a31808;  1 drivers
L_0xffff80a31580 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f0960_0 .net *"_ivl_9", 29 0, L_0xffff80a31580;  1 drivers
v0xaaaafe2f0a40_0 .net "block_size_in", 63 0, L_0xaaaafe321ac0;  alias, 1 drivers
v0xaaaafe2f0b20_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2f0bc0_0 .net "cur_base_in", 63 0, v0xaaaafe2f2e40_0;  1 drivers
v0xaaaafe2f0ca0_0 .net "cur_base_valid", 0 0, L_0xaaaafe321c00;  alias, 1 drivers
v0xaaaafe2f0d60_0 .net "input_valid", 0 0, v0xaaaafe2f3200_0;  1 drivers
v0xaaaafe2f0e20_0 .var/2u "k", 31 0;
v0xaaaafe2f0f00_0 .net/2u "k_bound", 31 0, L_0xaaaafe323460;  1 drivers
v0xaaaafe2f0fe0_0 .var "lb_r", 63 0;
v0xaaaafe2f10c0_0 .var "lb_r_next", 63 0;
v0xaaaafe2f11a0_0 .var/2u "pow_m", 31 0;
v0xaaaafe2f1280_0 .net "prim_en", 0 0, L_0xaaaafe322780;  1 drivers
v0xaaaafe2f1340_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaafe2f1420_0 .net "prim_sub_out", 63 0, L_0xaaaafe323990;  alias, 1 drivers
v0xaaaafe2f1500_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe3237e0;  alias, 1 drivers
v0xaaaafe2f15c0_0 .net "r", 1 0, v0xaaaafe2f4120_0;  1 drivers
v0xaaaafe2f16a0_0 .var "rep_base", 63 0;
v0xaaaafe2f1780_0 .net "rep_base_valid", 0 0, L_0xaaaafe322d10;  1 drivers
v0xaaaafe2f1840_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2f18e0_0 .net "ub_in", 63 0, v0xaaaafe2f46b0_0;  1 drivers
v0xaaaafe2f19c0_0 .var "ub_r", 63 0;
v0xaaaafe2f1aa0_0 .var "ub_r_next", 63 0;
E_0xaaaafe2ee430/0 .event edge, v0xaaaafe2f15c0_0, v0xaaaafe2f18e0_0, v0xaaaafe2f16a0_0, v0xaaaafe2f0fe0_0;
E_0xaaaafe2ee430/1 .event edge, v0xaaaafe2f19c0_0, v0xaaaafe2eec70_0, v0xaaaafe2ee8a0_0, v0xaaaafe2f0bc0_0;
E_0xaaaafe2ee430/2 .event edge, v0xaaaafe2ee4f0_0, v0xaaaafe2ee6d0_0;
E_0xaaaafe2ee430 .event/or E_0xaaaafe2ee430/0, E_0xaaaafe2ee430/1, E_0xaaaafe2ee430/2;
L_0xaaaafe321e30 .concat [ 2 62 0 0], v0xaaaafe2f4120_0, L_0xffff80a31538;
L_0xaaaafe321f70 .cmp/gt 64, L_0xaaaafe321ac0, L_0xaaaafe321e30;
L_0xaaaafe322060 .concat [ 2 30 0 0], v0xaaaafe2f4120_0, L_0xffff80a31580;
L_0xaaaafe322180 .cmp/eq 32, L_0xaaaafe322060, L_0xffff80a315c8;
L_0xaaaafe322470 .reduce/nor L_0xaaaafe322320;
L_0xaaaafe322870 .concat [ 32 32 0 0], v0xaaaafe2f0e20_0, L_0xffff80a31658;
L_0xaaaafe322960 .concat [ 2 62 0 0], v0xaaaafe2f4120_0, L_0xffff80a316a0;
L_0xaaaafe322a90 .arith/div 64, L_0xaaaafe321ac0, L_0xaaaafe322960;
L_0xaaaafe322bd0 .cmp/gt 64, L_0xaaaafe322870, L_0xaaaafe322a90;
L_0xaaaafe322e60 .concat [ 2 30 0 0], v0xaaaafe2f4120_0, L_0xffff80a316e8;
L_0xaaaafe322f00 .cmp/eq 32, L_0xaaaafe322e60, L_0xffff80a31730;
L_0xaaaafe323020 .part L_0xaaaafe321ac0, 1, 63;
L_0xaaaafe323130 .concat [ 63 1 0 0], L_0xaaaafe323020, L_0xffff80a31778;
L_0xaaaafe3232a0 .functor MUXZ 64, L_0xaaaafe323130, L_0xaaaafe321ac0, L_0xaaaafe322f00, C4<>;
L_0xaaaafe323460 .cast/2 32, L_0xaaaafe3232a0;
L_0xaaaafe323550 .cmp/eq 32, v0xaaaafe2f1340_0, L_0xffff80a317c0;
L_0xaaaafe323990 .functor MUXZ 64, L_0xffff80a31808, v0xaaaafe2eeab0_0, L_0xaaaafe322780, C4<>;
S_0xaaaafe2f4b20 .scope generate, "genblk1[10]" "genblk1[10]" 5 22, 5 22 0, S_0xaaaafe2bb590;
 .timescale 0 0;
P_0xaaaafe2d8030 .param/l "i" 0 5 22, +C4<01010>;
S_0xaaaafe2f4d60 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaafe2f4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaafe2f4f40 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaafe2f4f80 .param/l "group_count_n" 0 6 4, +C4<1010>;
L_0xaaaafe326390 .functor AND 1, L_0xaaaafe324660, v0xaaaafe2fb510_0, C4<1>, C4<1>;
L_0xaaaafe326770 .functor AND 1, L_0xaaaafe326390, v0xaaaafe2fb6b0_0, C4<1>, C4<1>;
v0xaaaafe2f9440_0 .var "M", 63 0;
v0xaaaafe2f9540_0 .var "M_next", 63 0;
v0xaaaafe2f9620_0 .var "N", 63 0;
v0xaaaafe2f96e0_0 .var "N_next", 63 0;
v0xaaaafe2f97c0_0 .var "S", 63 0;
v0xaaaafe2f98a0_0 .var "S_next", 63 0;
L_0xffff80a31898 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f9980_0 .net/2u *"_ivl_0", 3 0, L_0xffff80a31898;  1 drivers
L_0xffff80a31928 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f9a60_0 .net *"_ivl_11", 59 0, L_0xffff80a31928;  1 drivers
L_0xffff80a31970 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f9b40_0 .net/2u *"_ivl_12", 63 0, L_0xffff80a31970;  1 drivers
L_0xffff80a319b8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f9c20_0 .net/2u *"_ivl_16", 31 0, L_0xffff80a319b8;  1 drivers
v0xaaaafe2f9d00_0 .net *"_ivl_2", 3 0, L_0xaaaafe324010;  1 drivers
L_0xffff80a31a00 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f9de0_0 .net/2u *"_ivl_20", 31 0, L_0xffff80a31a00;  1 drivers
v0xaaaafe2f9ec0_0 .net *"_ivl_24", 63 0, L_0xaaaafe3262f0;  1 drivers
v0xaaaafe2f9fa0_0 .net *"_ivl_26", 63 0, L_0xaaaafe326400;  1 drivers
L_0xffff80a31d60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2fa080_0 .net/2u *"_ivl_28", 63 0, L_0xffff80a31d60;  1 drivers
v0xaaaafe2fa160_0 .net *"_ivl_32", 0 0, L_0xaaaafe326390;  1 drivers
L_0xffff80a318e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2fa240_0 .net/2u *"_ivl_4", 3 0, L_0xffff80a318e0;  1 drivers
v0xaaaafe2fa320_0 .net *"_ivl_8", 63 0, L_0xaaaafe324270;  1 drivers
v0xaaaafe2fa400_0 .net "block_size", 63 0, L_0xaaaafe324360;  1 drivers
v0xaaaafe2fa4c0_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2fa560_0 .var "cur_base", 63 0;
v0xaaaafe2fa630_0 .net "cur_base_valid", 0 0, L_0xaaaafe324520;  1 drivers
v0xaaaafe2fa700_0 .net "group_count_out", 63 0, L_0xaaaafe326540;  alias, 1 drivers
v0xaaaafe2fa7a0_0 .net "group_count_out_valid", 0 0, L_0xaaaafe326770;  1 drivers
v0xaaaafe2fa860_0 .net "group_en", 0 0, L_0xaaaafe324100;  1 drivers
v0xaaaafe2fa920_0 .var "input_valid", 0 0;
v0xaaaafe2fa9f0_0 .var "input_valid_next", 0 0;
v0xaaaafe2faa90_0 .var/2u "k", 31 0;
v0xaaaafe2fab70_0 .var "lb", 63 0;
v0xaaaafe2fac50_0 .var "lb_next", 63 0;
v0xaaaafe2fad30_0 .net "n_digs_in", 3 0, v0xaaaafe2fc770_0;  alias, 1 drivers
v0xaaaafe2fadf0_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  alias, 1 drivers
v0xaaaafe2faeb0_0 .var/2u "pow_m", 31 0;
v0xaaaafe2fb1a0_0 .var "prim_sub_en", 2 1;
v0xaaaafe2fb280_0 .var "prim_sub_en_next", 2 1;
v0xaaaafe2fb360_0 .net "prim_sub_out", 63 0, L_0xaaaafe3261b0;  1 drivers
v0xaaaafe2fb450_0 .var "prim_sub_out_1", 63 0;
v0xaaaafe2fb510_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaafe2fb5d0_0 .var "prim_sub_out_2", 63 0;
v0xaaaafe2fb6b0_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaafe2fb770_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe326000;  1 drivers
v0xaaaafe2fb840_0 .var "r", 1 0;
v0xaaaafe2fb910_0 .var "r_next", 1 0;
v0xaaaafe2fb9d0_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2fba70_0 .var "tmp_sum", 63 0;
v0xaaaafe2fbb50_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaafe2fbc30_0 .var "tmp_sum_next", 63 0;
v0xaaaafe2fbd10_0 .net "tmp_sum_valid", 0 0, L_0xaaaafe324660;  1 drivers
v0xaaaafe2fbdd0_0 .var "ub", 63 0;
v0xaaaafe2fbec0_0 .var "ub_cand_0", 63 0;
v0xaaaafe2fbf80_0 .var "ub_cand_1", 63 0;
v0xaaaafe2fc060_0 .var "ub_next", 63 0;
E_0xaaaafe2f5210/0 .event edge, v0xaaaafe2fb1a0_0, v0xaaaafe2f8270_0, v0xaaaafe2f8ad0_0, v0xaaaafe2f81b0_0;
E_0xaaaafe2f5210/1 .event edge, v0xaaaafe2f8a10_0;
E_0xaaaafe2f5210 .event/or E_0xaaaafe2f5210/0, E_0xaaaafe2f5210/1;
E_0xaaaafe2f5280/0 .event edge, v0xaaaafe2fab70_0, v0xaaaafe2f9000_0, v0xaaaafe2f97c0_0, v0xaaaafe2f9620_0;
E_0xaaaafe2f5280/1 .event edge, v0xaaaafe2f80d0_0, v0xaaaafe2f9440_0;
E_0xaaaafe2f5280 .event/or E_0xaaaafe2f5280/0, E_0xaaaafe2f5280/1;
E_0xaaaafe2f5300 .event edge, v0xaaaafe2f7d40_0, v0xaaaafe2c1090_0, v0xaaaafe2f80d0_0;
L_0xaaaafe324010 .arith/mod 4, v0xaaaafe2fc770_0, L_0xffff80a31898;
L_0xaaaafe324100 .cmp/eq 4, L_0xaaaafe324010, L_0xffff80a318e0;
L_0xaaaafe324270 .concat [ 4 60 0 0], v0xaaaafe2fc770_0, L_0xffff80a31928;
L_0xaaaafe324360 .arith/div 64, L_0xaaaafe324270, L_0xffff80a31970;
L_0xaaaafe324520 .cmp/gt 32, v0xaaaafe2faa90_0, L_0xffff80a319b8;
L_0xaaaafe324660 .cmp/eq 32, v0xaaaafe2fbb50_0, L_0xffff80a31a00;
L_0xaaaafe3262f0 .arith/sub 64, v0xaaaafe2fba70_0, v0xaaaafe2fb450_0;
L_0xaaaafe326400 .arith/sub 64, L_0xaaaafe3262f0, v0xaaaafe2fb5d0_0;
L_0xaaaafe326540 .functor MUXZ 64, L_0xffff80a31d60, L_0xaaaafe326400, L_0xaaaafe324100, C4<>;
S_0xaaaafe2f5360 .scope module, "prim_calc_1" "prim_calc" 6 99, 7 3 0, S_0xaaaafe2f4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaafe2f5560 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffff80a31b20 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaafe324c10 .functor AND 64, L_0xaaaafe324360, L_0xffff80a31b20, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaafe324e00 .functor OR 1, L_0xaaaafe324a70, L_0xaaaafe324d10, C4<0>, C4<0>;
L_0xaaaafe324f10 .functor AND 1, L_0xaaaafe324890, L_0xaaaafe324e00, C4<1>, C4<1>;
L_0xaaaafe325020 .functor AND 1, L_0xaaaafe324f10, L_0xaaaafe324520, C4<1>, C4<1>;
L_0xaaaafe3255b0 .functor AND 1, L_0xaaaafe325470, L_0xaaaafe324520, C4<1>, C4<1>;
L_0xaaaafe325960 .functor NOT 1, L_0xaaaafe325020, C4<0>, C4<0>, C4<0>;
L_0xaaaafe325f40 .functor AND 1, L_0xaaaafe325960, L_0xaaaafe324520, C4<1>, C4<1>;
L_0xaaaafe326000 .functor OR 1, L_0xaaaafe325d70, L_0xaaaafe325f40, C4<0>, C4<0>;
v0xaaaafe2f57f0_0 .var "BM", 63 0;
v0xaaaafe2f58f0_0 .var "BM_next", 63 0;
v0xaaaafe2f59d0_0 .var "M", 63 0;
v0xaaaafe2f5ac0_0 .var "M_next", 63 0;
v0xaaaafe2f5ba0_0 .var "N", 63 0;
v0xaaaafe2f5cd0_0 .var "N_next", 63 0;
v0xaaaafe2f5db0_0 .var "PS", 63 0;
v0xaaaafe2f5e90_0 .var "PS_next", 63 0;
v0xaaaafe2f5f70_0 .var "S", 63 0;
v0xaaaafe2f6050_0 .var "S_next", 63 0;
v0xaaaafe2f6130_0 .net *"_ivl_0", 63 0, L_0xaaaafe324750;  1 drivers
L_0xffff80a31ad8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f6210_0 .net/2u *"_ivl_10", 31 0, L_0xffff80a31ad8;  1 drivers
v0xaaaafe2f62f0_0 .net *"_ivl_12", 0 0, L_0xaaaafe324a70;  1 drivers
v0xaaaafe2f63b0_0 .net/2u *"_ivl_14", 63 0, L_0xffff80a31b20;  1 drivers
v0xaaaafe2f6490_0 .net *"_ivl_16", 63 0, L_0xaaaafe324c10;  1 drivers
v0xaaaafe2f6570_0 .net *"_ivl_19", 0 0, L_0xaaaafe324d10;  1 drivers
v0xaaaafe2f6630_0 .net *"_ivl_21", 0 0, L_0xaaaafe324e00;  1 drivers
v0xaaaafe2f66f0_0 .net *"_ivl_23", 0 0, L_0xaaaafe324f10;  1 drivers
v0xaaaafe2f67b0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaafe325110;  1 drivers
L_0xffff80a31b68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f6890_0 .net/2u *"_ivl_29", 31 0, L_0xffff80a31b68;  1 drivers
L_0xffff80a31a48 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f6970_0 .net *"_ivl_3", 61 0, L_0xffff80a31a48;  1 drivers
v0xaaaafe2f6a50_0 .net *"_ivl_30", 63 0, L_0xaaaafe325200;  1 drivers
L_0xffff80a31bb0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f6b30_0 .net *"_ivl_33", 61 0, L_0xffff80a31bb0;  1 drivers
v0xaaaafe2f6c10_0 .net *"_ivl_34", 63 0, L_0xaaaafe325330;  1 drivers
v0xaaaafe2f6cf0_0 .net *"_ivl_36", 0 0, L_0xaaaafe325470;  1 drivers
v0xaaaafe2f6db0_0 .net *"_ivl_4", 0 0, L_0xaaaafe324890;  1 drivers
v0xaaaafe2f6e70_0 .net *"_ivl_40", 31 0, L_0xaaaafe325700;  1 drivers
L_0xffff80a31bf8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f6f50_0 .net *"_ivl_43", 29 0, L_0xffff80a31bf8;  1 drivers
L_0xffff80a31c40 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f7030_0 .net/2u *"_ivl_44", 31 0, L_0xffff80a31c40;  1 drivers
v0xaaaafe2f7110_0 .net *"_ivl_46", 0 0, L_0xaaaafe3257a0;  1 drivers
v0xaaaafe2f71d0_0 .net *"_ivl_48", 63 0, L_0xaaaafe3259d0;  1 drivers
v0xaaaafe2f72b0_0 .net *"_ivl_50", 62 0, L_0xaaaafe3258c0;  1 drivers
L_0xffff80a31c88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f7390_0 .net *"_ivl_52", 0 0, L_0xffff80a31c88;  1 drivers
v0xaaaafe2f7680_0 .net *"_ivl_54", 63 0, L_0xaaaafe325b40;  1 drivers
L_0xffff80a31cd0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f7760_0 .net/2u *"_ivl_58", 31 0, L_0xffff80a31cd0;  1 drivers
v0xaaaafe2f7840_0 .net *"_ivl_6", 31 0, L_0xaaaafe324980;  1 drivers
v0xaaaafe2f7920_0 .net *"_ivl_60", 0 0, L_0xaaaafe325d70;  1 drivers
v0xaaaafe2f79e0_0 .net *"_ivl_62", 0 0, L_0xaaaafe325960;  1 drivers
v0xaaaafe2f7ac0_0 .net *"_ivl_65", 0 0, L_0xaaaafe325f40;  1 drivers
L_0xffff80a31d18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f7b80_0 .net/2u *"_ivl_68", 63 0, L_0xffff80a31d18;  1 drivers
L_0xffff80a31a90 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaafe2f7c60_0 .net *"_ivl_9", 29 0, L_0xffff80a31a90;  1 drivers
v0xaaaafe2f7d40_0 .net "block_size_in", 63 0, L_0xaaaafe324360;  alias, 1 drivers
v0xaaaafe2f7e20_0 .net "clock", 0 0, v0xaaaafe2fe210_0;  alias, 1 drivers
v0xaaaafe2f80d0_0 .net "cur_base_in", 63 0, v0xaaaafe2fa560_0;  1 drivers
v0xaaaafe2f81b0_0 .net "cur_base_valid", 0 0, L_0xaaaafe324520;  alias, 1 drivers
v0xaaaafe2f8270_0 .net "input_valid", 0 0, v0xaaaafe2fa920_0;  1 drivers
v0xaaaafe2f8330_0 .var/2u "k", 31 0;
v0xaaaafe2f8410_0 .net/2u "k_bound", 31 0, L_0xaaaafe325c80;  1 drivers
v0xaaaafe2f84f0_0 .var "lb_r", 63 0;
v0xaaaafe2f85d0_0 .var "lb_r_next", 63 0;
v0xaaaafe2f86b0_0 .var/2u "pow_m", 31 0;
v0xaaaafe2f8790_0 .net "prim_en", 0 0, L_0xaaaafe325020;  1 drivers
v0xaaaafe2f8850_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaafe2f8930_0 .net "prim_sub_out", 63 0, L_0xaaaafe3261b0;  alias, 1 drivers
v0xaaaafe2f8a10_0 .net "prim_sub_out_valid", 0 0, L_0xaaaafe326000;  alias, 1 drivers
v0xaaaafe2f8ad0_0 .net "r", 1 0, v0xaaaafe2fb840_0;  1 drivers
v0xaaaafe2f8bb0_0 .var "rep_base", 63 0;
v0xaaaafe2f8c90_0 .net "rep_base_valid", 0 0, L_0xaaaafe3255b0;  1 drivers
v0xaaaafe2f8d50_0 .net "reset", 0 0, v0xaaaafe2fea20_0;  alias, 1 drivers
v0xaaaafe2f9000_0 .net "ub_in", 63 0, v0xaaaafe2fbdd0_0;  1 drivers
v0xaaaafe2f90e0_0 .var "ub_r", 63 0;
v0xaaaafe2f91c0_0 .var "ub_r_next", 63 0;
E_0xaaaafe2f5730/0 .event edge, v0xaaaafe2f8ad0_0, v0xaaaafe2f9000_0, v0xaaaafe2f8bb0_0, v0xaaaafe2f84f0_0;
E_0xaaaafe2f5730/1 .event edge, v0xaaaafe2f90e0_0, v0xaaaafe2f5f70_0, v0xaaaafe2f5ba0_0, v0xaaaafe2f80d0_0;
E_0xaaaafe2f5730/2 .event edge, v0xaaaafe2f57f0_0, v0xaaaafe2f59d0_0;
E_0xaaaafe2f5730 .event/or E_0xaaaafe2f5730/0, E_0xaaaafe2f5730/1, E_0xaaaafe2f5730/2;
L_0xaaaafe324750 .concat [ 2 62 0 0], v0xaaaafe2fb840_0, L_0xffff80a31a48;
L_0xaaaafe324890 .cmp/gt 64, L_0xaaaafe324360, L_0xaaaafe324750;
L_0xaaaafe324980 .concat [ 2 30 0 0], v0xaaaafe2fb840_0, L_0xffff80a31a90;
L_0xaaaafe324a70 .cmp/eq 32, L_0xaaaafe324980, L_0xffff80a31ad8;
L_0xaaaafe324d10 .reduce/nor L_0xaaaafe324c10;
L_0xaaaafe325110 .concat [ 32 32 0 0], v0xaaaafe2f8330_0, L_0xffff80a31b68;
L_0xaaaafe325200 .concat [ 2 62 0 0], v0xaaaafe2fb840_0, L_0xffff80a31bb0;
L_0xaaaafe325330 .arith/div 64, L_0xaaaafe324360, L_0xaaaafe325200;
L_0xaaaafe325470 .cmp/gt 64, L_0xaaaafe325110, L_0xaaaafe325330;
L_0xaaaafe325700 .concat [ 2 30 0 0], v0xaaaafe2fb840_0, L_0xffff80a31bf8;
L_0xaaaafe3257a0 .cmp/eq 32, L_0xaaaafe325700, L_0xffff80a31c40;
L_0xaaaafe3258c0 .part L_0xaaaafe324360, 1, 63;
L_0xaaaafe3259d0 .concat [ 63 1 0 0], L_0xaaaafe3258c0, L_0xffff80a31c88;
L_0xaaaafe325b40 .functor MUXZ 64, L_0xaaaafe3259d0, L_0xaaaafe324360, L_0xaaaafe3257a0, C4<>;
L_0xaaaafe325c80 .cast/2 32, L_0xaaaafe325b40;
L_0xaaaafe325d70 .cmp/eq 32, v0xaaaafe2f8850_0, L_0xffff80a31cd0;
L_0xaaaafe3261b0 .functor MUXZ 64, L_0xffff80a31d18, v0xaaaafe2f5db0_0, L_0xaaaafe325020, C4<>;
S_0xaaaafe2fc240 .scope module, "get_digs_0" "get_digs" 5 12, 8 3 0, S_0xaaaafe2bb590;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "n_in";
    .port_info 1 /OUTPUT 4 "digs_out";
v0xaaaafe2fc770_0 .var "digs_out", 3 0;
v0xaaaafe2fc850_0 .net "n_in", 63 0, v0xaaaafe2fe7e0_0;  alias, 1 drivers
E_0xaaaafe2fc3f0 .event edge, v0xaaaafe2c1090_0;
S_0xaaaafe2fc470 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 12, 8 12 0, S_0xaaaafe2fc240;
 .timescale 0 0;
v0xaaaafe2fc670_0 .var/2s "i", 31 0;
S_0xaaaafe2fc970 .scope module, "pref" "pref_lookup" 5 100, 8 20 0, S_0xaaaafe2bb590;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "idx";
    .port_info 1 /OUTPUT 64 "value";
v0xaaaafe2fcc10_0 .net "idx", 3 0, L_0xaaaafe326e90;  1 drivers
v0xaaaafe2fcd10_0 .var "value", 63 0;
E_0xaaaafe2fcb90 .event edge, v0xaaaafe2fcc10_0;
S_0xaaaafe2fdcc0 .scope task, "load_bounds" "load_bounds" 4 10, 4 10 0, S_0xaaaafe296670;
 .timescale 0 0;
v0xaaaafe2fdf30_0 .var/2u "end_bound", 63 0;
v0xaaaafe2fe030_0 .var/2u "start_bound", 63 0;
E_0xaaaafe2fde70 .event negedge, v0xaaaafe2be4a0_0;
E_0xaaaafe2fded0 .event posedge, v0xaaaafe2fd1a0_0;
TD_aoc2_tb.load_bounds ;
    %load/vec4 v0xaaaafe2fdf30_0;
    %store/vec4 v0xaaaafe2fe7e0_0, 0, 64;
    %wait E_0xaaaafe2fded0;
    %wait E_0xaaaafe2fde70;
    %load/vec4 v0xaaaafe2fe2d0_0;
    %cast2;
    %store/vec4 v0xaaaafe2fe620_0, 0, 64;
    %wait E_0xaaaafe2fde70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2fea20_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_1.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.14, 5;
    %jmp/1 T_1.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaafe2fde70;
    %jmp T_1.13;
T_1.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2fea20_0, 0, 1;
    %wait E_0xaaaafe2fde70;
    %load/vec4 v0xaaaafe2fe030_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe2fe7e0_0, 0, 64;
    %wait E_0xaaaafe2fded0;
    %load/vec4 v0xaaaafe2fe2d0_0;
    %cast2;
    %store/vec4 v0xaaaafe2feac0_0, 0, 64;
    %wait E_0xaaaafe2fde70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2fea20_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.16, 5;
    %jmp/1 T_1.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaafe2fde70;
    %jmp T_1.15;
T_1.16 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2fea20_0, 0, 1;
    %wait E_0xaaaafe2fde70;
    %load/vec4 v0xaaaafe2fe620_0;
    %load/vec4 v0xaaaafe2feac0_0;
    %sub;
    %cast2;
    %store/vec4 v0xaaaafe2feba0_0, 0, 64;
    %end;
    .scope S_0xaaaafe2bbef0;
T_2 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2bf1e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2be700_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2bf040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2be7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2beb40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaafe2be7c0_0;
    %load/vec4 v0xaaaafe2be8a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaafe2be640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xaaaafe2be7c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2be7c0_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2be7c0_0;
    %load/vec4 v0xaaaafe2bef60_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2beb40_0, 0;
    %load/vec4 v0xaaaafe2beb40_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2bf040_0;
    %add;
    %assign/vec4 v0xaaaafe2bf040_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaafe2bbef0;
T_3 ;
Ewait_0 .event/or E_0xaaaafe2b0e20, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xaaaafe2bef60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2bef60_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0xaaaafe2bea60_0, 0, 64;
    %load/vec4 v0xaaaafe2bf2a0_0;
    %load/vec4 v0xaaaafe2bf040_0;
    %div;
    %store/vec4 v0xaaaafe2bf460_0, 0, 64;
    %load/vec4 v0xaaaafe2be980_0;
    %load/vec4 v0xaaaafe2bf380_0;
    %add;
    %store/vec4 v0xaaaafe2bc8e0_0, 0, 64;
    %load/vec4 v0xaaaafe2bf380_0;
    %load/vec4 v0xaaaafe2be980_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2bc560_0, 0, 64;
    %load/vec4 v0xaaaafe2bc800_0;
    %load/vec4 v0xaaaafe2bc430_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2b0bb0_0, 0, 64;
    %load/vec4 v0xaaaafe2be560_0;
    %load/vec4 v0xaaaafe2bf040_0;
    %mul;
    %store/vec4 v0xaaaafe1c0800_0, 0, 64;
    %load/vec4 v0xaaaafe2be980_0;
    %load/vec4 v0xaaaafe2bf380_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0xaaaafe1bd930_0;
    %load/vec4 v0xaaaafe1b2550_0;
    %mul;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0xaaaafe2bc720_0, 0, 64;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaafe2bbef0;
T_4 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2bf1e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2be700_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2bf380_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2be980_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2bc800_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2bc430_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe1b2550_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe1bd930_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2bc640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2bece0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaafe2bf120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xaaaafe2bf460_0;
    %assign/vec4 v0xaaaafe2bf380_0, 0;
    %load/vec4 v0xaaaafe2bea60_0;
    %assign/vec4 v0xaaaafe2be980_0, 0;
    %load/vec4 v0xaaaafe2bc8e0_0;
    %assign/vec4 v0xaaaafe2bc800_0, 0;
    %load/vec4 v0xaaaafe2bc560_0;
    %assign/vec4 v0xaaaafe2bc430_0, 0;
    %load/vec4 v0xaaaafe2b0bb0_0;
    %assign/vec4 v0xaaaafe1b2550_0, 0;
    %load/vec4 v0xaaaafe1c0800_0;
    %assign/vec4 v0xaaaafe1bd930_0, 0;
    %load/vec4 v0xaaaafe2bc720_0;
    %assign/vec4 v0xaaaafe2bc640_0, 0;
    %load/vec4 v0xaaaafe2bece0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0xaaaafe2bece0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2bece0_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaafe2bbb10;
T_5 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2c1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c0800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2c0d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2c1170_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaafe2c0d10_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0xaaaafe2c0d10_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2c0d10_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2c0d10_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2c06a0_0;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2c1170_0, 0;
    %load/vec4 v0xaaaafe2c1170_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2c0800_0;
    %add;
    %assign/vec4 v0xaaaafe2c0800_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaafe2bbb10;
T_6 ;
Ewait_1 .event/or E_0xaaaafe2b0b20, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaaafe2c06a0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2c06a0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0xaaaafe2c0ed0_0, 0, 64;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2c06a0_0;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe2c2190_0, 0, 64;
    %load/vec4 v0xaaaafe2c1090_0;
    %load/vec4 v0xaaaafe2c0800_0;
    %div;
    %store/vec4 v0xaaaafe2c2250_0, 0, 64;
    %load/vec4 v0xaaaafe2c2190_0;
    %load/vec4 v0xaaaafe2c2250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0xaaaafe2c2190_0;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0xaaaafe2c2250_0;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0xaaaafe2c2330_0, 0, 64;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaafe2bbb10;
T_7 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2c1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c0df0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c20a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaafe2c0ed0_0;
    %assign/vec4 v0xaaaafe2c0df0_0, 0;
    %load/vec4 v0xaaaafe2c2330_0;
    %assign/vec4 v0xaaaafe2c20a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaafe2bbb10;
T_8 ;
Ewait_2 .event/or E_0xaaaafe0f9e70, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaafe2c0df0_0;
    %load/vec4 v0xaaaafe2c20a0_0;
    %add;
    %store/vec4 v0xaaaafe2bfb40_0, 0, 64;
    %load/vec4 v0xaaaafe2c20a0_0;
    %load/vec4 v0xaaaafe2c0df0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2bf980_0, 0, 64;
    %load/vec4 v0xaaaafe2bfa60_0;
    %load/vec4 v0xaaaafe2bf8c0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2bf7e0_0, 0, 64;
    %load/vec4 v0xaaaafe2c0800_0;
    %load/vec4 v0xaaaafe2bf6e0_0;
    %mul;
    %store/vec4 v0xaaaafe2c1f00_0, 0, 64;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaaafe2bbb10;
T_9 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2c1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c1d60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2bfa60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2bf8c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2bf6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2c1e20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaafe2c08d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xaaaafe2c1f00_0;
    %assign/vec4 v0xaaaafe2c1d60_0, 0;
    %load/vec4 v0xaaaafe2bfb40_0;
    %assign/vec4 v0xaaaafe2bfa60_0, 0;
    %load/vec4 v0xaaaafe2bf980_0;
    %assign/vec4 v0xaaaafe2bf8c0_0, 0;
    %load/vec4 v0xaaaafe2bf7e0_0;
    %assign/vec4 v0xaaaafe2bf6e0_0, 0;
    %load/vec4 v0xaaaafe2c1e20_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v0xaaaafe2c1e20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2c1e20_0, 0;
T_9.4 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaaafe2bbb10;
T_10 ;
Ewait_3 .event/or E_0xaaaafe1226f0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xaaaafe2c1460_0;
    %store/vec4 v0xaaaafe2c1540_0, 0, 2;
    %load/vec4 v0xaaaafe2c0ba0_0;
    %store/vec4 v0xaaaafe2c0c70_0, 0, 1;
    %load/vec4 v0xaaaafe2c1b00_0;
    %store/vec4 v0xaaaafe2c1bd0_0, 0, 2;
    %load/vec4 v0xaaaafe2c08d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xaaaafe2c1460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2c1540_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2c0c70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2c1bd0_0, 0, 2;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0xaaaafe2c1a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2c1540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2c0c70_0, 0, 1;
T_10.7 ;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0xaaaafe2c0ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2c0c70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2c1bd0_0, 0, 2;
T_10.9 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaaafe2bbb10;
T_11 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2c1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafe2c0ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2c1460_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaafe2c1890_0, 0;
    %assign/vec4 v0xaaaafe2c1710_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaafe2c1970_0, 0;
    %assign/vec4 v0xaaaafe2c17d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2c1b00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaafe2c0c70_0;
    %assign/vec4 v0xaaaafe2c0ba0_0, 0;
    %load/vec4 v0xaaaafe2c1540_0;
    %assign/vec4 v0xaaaafe2c1460_0, 0;
    %load/vec4 v0xaaaafe2c1bd0_0;
    %assign/vec4 v0xaaaafe2c1b00_0, 0;
    %load/vec4 v0xaaaafe2c1a30_0;
    %load/vec4 v0xaaaafe2c0ba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0xaaaafe2c1460_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2c17d0_0, 0;
    %load/vec4 v0xaaaafe2c1620_0;
    %assign/vec4 v0xaaaafe2c1710_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0xaaaafe2c1460_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2c1970_0, 0;
    %load/vec4 v0xaaaafe2c1620_0;
    %assign/vec4 v0xaaaafe2c1890_0, 0;
T_11.6 ;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaafe2c2d10;
T_12 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2c64f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2c5a10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c6350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2c5ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2c5e50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaafe2c5ad0_0;
    %load/vec4 v0xaaaafe2c5bb0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaafe2c5950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xaaaafe2c5ad0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2c5ad0_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2c5ad0_0;
    %load/vec4 v0xaaaafe2c6270_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2c5e50_0, 0;
    %load/vec4 v0xaaaafe2c5e50_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2c6350_0;
    %add;
    %assign/vec4 v0xaaaafe2c6350_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaafe2c2d10;
T_13 ;
Ewait_4 .event/or E_0xaaaafe2c30e0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0xaaaafe2c6270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2c6270_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0xaaaafe2c5d70_0, 0, 64;
    %load/vec4 v0xaaaafe2c65e0_0;
    %load/vec4 v0xaaaafe2c6350_0;
    %div;
    %store/vec4 v0xaaaafe2c67a0_0, 0, 64;
    %load/vec4 v0xaaaafe2c5c90_0;
    %load/vec4 v0xaaaafe2c66c0_0;
    %add;
    %store/vec4 v0xaaaafe2c3a00_0, 0, 64;
    %load/vec4 v0xaaaafe2c66c0_0;
    %load/vec4 v0xaaaafe2c5c90_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2c3680_0, 0, 64;
    %load/vec4 v0xaaaafe2c3920_0;
    %load/vec4 v0xaaaafe2c3550_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2c3470_0, 0, 64;
    %load/vec4 v0xaaaafe2c5870_0;
    %load/vec4 v0xaaaafe2c6350_0;
    %mul;
    %store/vec4 v0xaaaafe2c32a0_0, 0, 64;
    %load/vec4 v0xaaaafe2c5c90_0;
    %load/vec4 v0xaaaafe2c66c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0xaaaafe2c31a0_0;
    %load/vec4 v0xaaaafe2c3380_0;
    %mul;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0xaaaafe2c3840_0, 0, 64;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xaaaafe2c2d10;
T_14 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2c64f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2c5a10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c66c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c5c90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c3920_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c3550_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c3380_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c31a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c3760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2c5ff0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaafe2c6430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xaaaafe2c67a0_0;
    %assign/vec4 v0xaaaafe2c66c0_0, 0;
    %load/vec4 v0xaaaafe2c5d70_0;
    %assign/vec4 v0xaaaafe2c5c90_0, 0;
    %load/vec4 v0xaaaafe2c3a00_0;
    %assign/vec4 v0xaaaafe2c3920_0, 0;
    %load/vec4 v0xaaaafe2c3680_0;
    %assign/vec4 v0xaaaafe2c3550_0, 0;
    %load/vec4 v0xaaaafe2c3470_0;
    %assign/vec4 v0xaaaafe2c3380_0, 0;
    %load/vec4 v0xaaaafe2c32a0_0;
    %assign/vec4 v0xaaaafe2c31a0_0, 0;
    %load/vec4 v0xaaaafe2c3840_0;
    %assign/vec4 v0xaaaafe2c3760_0, 0;
    %load/vec4 v0xaaaafe2c5ff0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_14.4, 5;
    %load/vec4 v0xaaaafe2c5ff0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2c5ff0_0, 0;
T_14.4 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaafe2c27a0;
T_15 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2c8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c7b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2c8060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2c84c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaafe2c8060_0;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v0xaaaafe2c8060_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2c8060_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2c8060_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2c7a30_0;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2c84c0_0, 0;
    %load/vec4 v0xaaaafe2c84c0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2c7b90_0;
    %add;
    %assign/vec4 v0xaaaafe2c7b90_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaafe2c27a0;
T_16 ;
Ewait_5 .event/or E_0xaaaafe2c2cb0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0xaaaafe2c7a30_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2c7a30_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0xaaaafe2c8220_0, 0, 64;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2c7a30_0;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe2c94b0_0, 0, 64;
    %load/vec4 v0xaaaafe2c83f0_0;
    %load/vec4 v0xaaaafe2c7b90_0;
    %div;
    %store/vec4 v0xaaaafe2c9570_0, 0, 64;
    %load/vec4 v0xaaaafe2c94b0_0;
    %load/vec4 v0xaaaafe2c9570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.2, 8;
    %load/vec4 v0xaaaafe2c94b0_0;
    %jmp/1 T_16.3, 8;
T_16.2 ; End of true expr.
    %load/vec4 v0xaaaafe2c9570_0;
    %jmp/0 T_16.3, 8;
 ; End of false expr.
    %blend;
T_16.3;
    %store/vec4 v0xaaaafe2c9650_0, 0, 64;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xaaaafe2c27a0;
T_17 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2c8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c8140_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c93c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaaafe2c8220_0;
    %assign/vec4 v0xaaaafe2c8140_0, 0;
    %load/vec4 v0xaaaafe2c9650_0;
    %assign/vec4 v0xaaaafe2c93c0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xaaaafe2c27a0;
T_18 ;
Ewait_6 .event/or E_0xaaaafe2c2c30, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0xaaaafe2c8140_0;
    %load/vec4 v0xaaaafe2c93c0_0;
    %add;
    %store/vec4 v0xaaaafe2c6ed0_0, 0, 64;
    %load/vec4 v0xaaaafe2c93c0_0;
    %load/vec4 v0xaaaafe2c8140_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2c6cc0_0, 0, 64;
    %load/vec4 v0xaaaafe2c6da0_0;
    %load/vec4 v0xaaaafe2c6c00_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2c6b20_0, 0, 64;
    %load/vec4 v0xaaaafe2c7b90_0;
    %load/vec4 v0xaaaafe2c6a20_0;
    %mul;
    %store/vec4 v0xaaaafe2c9220_0, 0, 64;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0xaaaafe2c27a0;
T_19 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2c8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c9060_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c6da0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c6c00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2c6a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2c9140_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaaafe2c7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0xaaaafe2c9220_0;
    %assign/vec4 v0xaaaafe2c9060_0, 0;
    %load/vec4 v0xaaaafe2c6ed0_0;
    %assign/vec4 v0xaaaafe2c6da0_0, 0;
    %load/vec4 v0xaaaafe2c6cc0_0;
    %assign/vec4 v0xaaaafe2c6c00_0, 0;
    %load/vec4 v0xaaaafe2c6b20_0;
    %assign/vec4 v0xaaaafe2c6a20_0, 0;
    %load/vec4 v0xaaaafe2c9140_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_19.4, 5;
    %load/vec4 v0xaaaafe2c9140_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2c9140_0, 0;
T_19.4 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaaafe2c27a0;
T_20 ;
Ewait_7 .event/or E_0xaaaafe2c2bc0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0xaaaafe2c8790_0;
    %store/vec4 v0xaaaafe2c8870_0, 0, 2;
    %load/vec4 v0xaaaafe2c7ef0_0;
    %store/vec4 v0xaaaafe2c7fc0_0, 0, 1;
    %load/vec4 v0xaaaafe2c8e30_0;
    %store/vec4 v0xaaaafe2c8f00_0, 0, 2;
    %load/vec4 v0xaaaafe2c7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0xaaaafe2c8790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2c8870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2c7fc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2c8f00_0, 0, 2;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0xaaaafe2c8d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2c8870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2c7fc0_0, 0, 1;
T_20.7 ;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0xaaaafe2c7ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2c7fc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2c8f00_0, 0, 2;
T_20.9 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xaaaafe2c27a0;
T_21 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2c8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafe2c7ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2c8790_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaafe2c8bc0_0, 0;
    %assign/vec4 v0xaaaafe2c8a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaafe2c8ca0_0, 0;
    %assign/vec4 v0xaaaafe2c8b00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2c8e30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xaaaafe2c7fc0_0;
    %assign/vec4 v0xaaaafe2c7ef0_0, 0;
    %load/vec4 v0xaaaafe2c8870_0;
    %assign/vec4 v0xaaaafe2c8790_0, 0;
    %load/vec4 v0xaaaafe2c8f00_0;
    %assign/vec4 v0xaaaafe2c8e30_0, 0;
    %load/vec4 v0xaaaafe2c8d60_0;
    %load/vec4 v0xaaaafe2c7ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xaaaafe2c8790_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2c8b00_0, 0;
    %load/vec4 v0xaaaafe2c8950_0;
    %assign/vec4 v0xaaaafe2c8a40_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0xaaaafe2c8790_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2c8ca0_0, 0;
    %load/vec4 v0xaaaafe2c8950_0;
    %assign/vec4 v0xaaaafe2c8bc0_0, 0;
T_21.6 ;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaaafe2ca040;
T_22 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2cd820_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2ccd40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2cd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2cce00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2cd180_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xaaaafe2cce00_0;
    %load/vec4 v0xaaaafe2ccee0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaafe2ccc80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0xaaaafe2cce00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2cce00_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2cce00_0;
    %load/vec4 v0xaaaafe2cd5a0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2cd180_0, 0;
    %load/vec4 v0xaaaafe2cd180_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2cd680_0;
    %add;
    %assign/vec4 v0xaaaafe2cd680_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xaaaafe2ca040;
T_23 ;
Ewait_8 .event/or E_0xaaaafe2ca410, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0xaaaafe2cd5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2cd5a0_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0xaaaafe2cd0a0_0, 0, 64;
    %load/vec4 v0xaaaafe2cd950_0;
    %load/vec4 v0xaaaafe2cd680_0;
    %div;
    %store/vec4 v0xaaaafe2cdb10_0, 0, 64;
    %load/vec4 v0xaaaafe2ccfc0_0;
    %load/vec4 v0xaaaafe2cda30_0;
    %add;
    %store/vec4 v0xaaaafe2cad30_0, 0, 64;
    %load/vec4 v0xaaaafe2cda30_0;
    %load/vec4 v0xaaaafe2ccfc0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2ca9b0_0, 0, 64;
    %load/vec4 v0xaaaafe2cac50_0;
    %load/vec4 v0xaaaafe2ca880_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2ca7a0_0, 0, 64;
    %load/vec4 v0xaaaafe2ccba0_0;
    %load/vec4 v0xaaaafe2cd680_0;
    %mul;
    %store/vec4 v0xaaaafe2ca5d0_0, 0, 64;
    %load/vec4 v0xaaaafe2ccfc0_0;
    %load/vec4 v0xaaaafe2cda30_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_23.2, 8;
    %load/vec4 v0xaaaafe2ca4d0_0;
    %load/vec4 v0xaaaafe2ca6b0_0;
    %mul;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %store/vec4 v0xaaaafe2cab70_0, 0, 64;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xaaaafe2ca040;
T_24 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2cd820_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2ccd40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2cda30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ccfc0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2cac50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ca880_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ca6b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ca4d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2caa90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2cd320_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaafe2cd760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xaaaafe2cdb10_0;
    %assign/vec4 v0xaaaafe2cda30_0, 0;
    %load/vec4 v0xaaaafe2cd0a0_0;
    %assign/vec4 v0xaaaafe2ccfc0_0, 0;
    %load/vec4 v0xaaaafe2cad30_0;
    %assign/vec4 v0xaaaafe2cac50_0, 0;
    %load/vec4 v0xaaaafe2ca9b0_0;
    %assign/vec4 v0xaaaafe2ca880_0, 0;
    %load/vec4 v0xaaaafe2ca7a0_0;
    %assign/vec4 v0xaaaafe2ca6b0_0, 0;
    %load/vec4 v0xaaaafe2ca5d0_0;
    %assign/vec4 v0xaaaafe2ca4d0_0, 0;
    %load/vec4 v0xaaaafe2cab70_0;
    %assign/vec4 v0xaaaafe2caa90_0, 0;
    %load/vec4 v0xaaaafe2cd320_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_24.4, 5;
    %load/vec4 v0xaaaafe2cd320_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2cd320_0, 0;
T_24.4 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaafe2c9ad0;
T_25 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2d0350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2cef40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2cf470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2cf890_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaafe2cf470_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_25.2, 5;
    %load/vec4 v0xaaaafe2cf470_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2cf470_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2cf470_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2cede0_0;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2cf890_0, 0;
    %load/vec4 v0xaaaafe2cf890_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2cef40_0;
    %add;
    %assign/vec4 v0xaaaafe2cef40_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xaaaafe2c9ad0;
T_26 ;
Ewait_9 .event/or E_0xaaaafe2c9fe0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0xaaaafe2cede0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2cede0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0xaaaafe2cf630_0, 0, 64;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2cede0_0;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe2d0840_0, 0, 64;
    %load/vec4 v0xaaaafe2cf7d0_0;
    %load/vec4 v0xaaaafe2cef40_0;
    %div;
    %store/vec4 v0xaaaafe2d0900_0, 0, 64;
    %load/vec4 v0xaaaafe2d0840_0;
    %load/vec4 v0xaaaafe2d0900_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_26.2, 8;
    %load/vec4 v0xaaaafe2d0840_0;
    %jmp/1 T_26.3, 8;
T_26.2 ; End of true expr.
    %load/vec4 v0xaaaafe2d0900_0;
    %jmp/0 T_26.3, 8;
 ; End of false expr.
    %blend;
T_26.3;
    %store/vec4 v0xaaaafe2d09e0_0, 0, 64;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0xaaaafe2c9ad0;
T_27 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2d0350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2cf550_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d0750_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xaaaafe2cf630_0;
    %assign/vec4 v0xaaaafe2cf550_0, 0;
    %load/vec4 v0xaaaafe2d09e0_0;
    %assign/vec4 v0xaaaafe2d0750_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xaaaafe2c9ad0;
T_28 ;
Ewait_10 .event/or E_0xaaaafe2c9f60, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0xaaaafe2cf550_0;
    %load/vec4 v0xaaaafe2d0750_0;
    %add;
    %store/vec4 v0xaaaafe2ce1f0_0, 0, 64;
    %load/vec4 v0xaaaafe2d0750_0;
    %load/vec4 v0xaaaafe2cf550_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2ce030_0, 0, 64;
    %load/vec4 v0xaaaafe2ce110_0;
    %load/vec4 v0xaaaafe2cdf70_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2cde90_0, 0, 64;
    %load/vec4 v0xaaaafe2cef40_0;
    %load/vec4 v0xaaaafe2cdd90_0;
    %mul;
    %store/vec4 v0xaaaafe2d05b0_0, 0, 64;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xaaaafe2c9ad0;
T_29 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2d0350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d03f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ce110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2cdf70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2cdd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2d04d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xaaaafe2cf010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0xaaaafe2d05b0_0;
    %assign/vec4 v0xaaaafe2d03f0_0, 0;
    %load/vec4 v0xaaaafe2ce1f0_0;
    %assign/vec4 v0xaaaafe2ce110_0, 0;
    %load/vec4 v0xaaaafe2ce030_0;
    %assign/vec4 v0xaaaafe2cdf70_0, 0;
    %load/vec4 v0xaaaafe2cde90_0;
    %assign/vec4 v0xaaaafe2cdd90_0, 0;
    %load/vec4 v0xaaaafe2d04d0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_29.4, 5;
    %load/vec4 v0xaaaafe2d04d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2d04d0_0, 0;
T_29.4 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xaaaafe2c9ad0;
T_30 ;
Ewait_11 .event/or E_0xaaaafe2c9ef0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0xaaaafe2cfb80_0;
    %store/vec4 v0xaaaafe2cfc60_0, 0, 2;
    %load/vec4 v0xaaaafe2cf300_0;
    %store/vec4 v0xaaaafe2cf3d0_0, 0, 1;
    %load/vec4 v0xaaaafe2d01c0_0;
    %store/vec4 v0xaaaafe2d0290_0, 0, 2;
    %load/vec4 v0xaaaafe2cf010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0xaaaafe2cfb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %jmp T_30.6;
T_30.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2cfc60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2cf3d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2d0290_0, 0, 2;
    %jmp T_30.6;
T_30.3 ;
    %load/vec4 v0xaaaafe2d0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2cfc60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2cf3d0_0, 0, 1;
T_30.7 ;
    %jmp T_30.6;
T_30.4 ;
    %load/vec4 v0xaaaafe2cf300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2cf3d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2d0290_0, 0, 2;
T_30.9 ;
    %jmp T_30.6;
T_30.6 ;
    %pop/vec4 1;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0xaaaafe2c9ad0;
T_31 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2d0350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafe2cf300_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2cfb80_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaafe2cff80_0, 0;
    %assign/vec4 v0xaaaafe2cfe00_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaafe2d0060_0, 0;
    %assign/vec4 v0xaaaafe2cfec0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2d01c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xaaaafe2cf3d0_0;
    %assign/vec4 v0xaaaafe2cf300_0, 0;
    %load/vec4 v0xaaaafe2cfc60_0;
    %assign/vec4 v0xaaaafe2cfb80_0, 0;
    %load/vec4 v0xaaaafe2d0290_0;
    %assign/vec4 v0xaaaafe2d01c0_0, 0;
    %load/vec4 v0xaaaafe2d0120_0;
    %load/vec4 v0xaaaafe2cf300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0xaaaafe2cfb80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2cfec0_0, 0;
    %load/vec4 v0xaaaafe2cfd40_0;
    %assign/vec4 v0xaaaafe2cfe00_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0xaaaafe2cfb80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_31.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2d0060_0, 0;
    %load/vec4 v0xaaaafe2cfd40_0;
    %assign/vec4 v0xaaaafe2cff80_0, 0;
T_31.6 ;
T_31.5 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xaaaafe2d13c0;
T_32 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2d4ba0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2d40c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_32.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d4a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2d4180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2d4500_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0xaaaafe2d4180_0;
    %load/vec4 v0xaaaafe2d4260_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaafe2d4000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0xaaaafe2d4180_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2d4180_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2d4180_0;
    %load/vec4 v0xaaaafe2d4920_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2d4500_0, 0;
    %load/vec4 v0xaaaafe2d4500_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2d4a00_0;
    %add;
    %assign/vec4 v0xaaaafe2d4a00_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xaaaafe2d13c0;
T_33 ;
Ewait_12 .event/or E_0xaaaafe2d1790, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0xaaaafe2d4920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2d4920_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0xaaaafe2d4420_0, 0, 64;
    %load/vec4 v0xaaaafe2d4c40_0;
    %load/vec4 v0xaaaafe2d4a00_0;
    %div;
    %store/vec4 v0xaaaafe2d4e00_0, 0, 64;
    %load/vec4 v0xaaaafe2d4340_0;
    %load/vec4 v0xaaaafe2d4d20_0;
    %add;
    %store/vec4 v0xaaaafe2d20b0_0, 0, 64;
    %load/vec4 v0xaaaafe2d4d20_0;
    %load/vec4 v0xaaaafe2d4340_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2d1d30_0, 0, 64;
    %load/vec4 v0xaaaafe2d1fd0_0;
    %load/vec4 v0xaaaafe2d1c00_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2d1b20_0, 0, 64;
    %load/vec4 v0xaaaafe2d3f20_0;
    %load/vec4 v0xaaaafe2d4a00_0;
    %mul;
    %store/vec4 v0xaaaafe2d1950_0, 0, 64;
    %load/vec4 v0xaaaafe2d4340_0;
    %load/vec4 v0xaaaafe2d4d20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_33.2, 8;
    %load/vec4 v0xaaaafe2d1850_0;
    %load/vec4 v0xaaaafe2d1a30_0;
    %mul;
    %jmp/1 T_33.3, 8;
T_33.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_33.3, 8;
 ; End of false expr.
    %blend;
T_33.3;
    %store/vec4 v0xaaaafe2d1ef0_0, 0, 64;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xaaaafe2d13c0;
T_34 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2d4ba0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2d40c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_34.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d4d20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d4340_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d1fd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d1c00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d1a30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d1850_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d1e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2d46a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaaaafe2d4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0xaaaafe2d4e00_0;
    %assign/vec4 v0xaaaafe2d4d20_0, 0;
    %load/vec4 v0xaaaafe2d4420_0;
    %assign/vec4 v0xaaaafe2d4340_0, 0;
    %load/vec4 v0xaaaafe2d20b0_0;
    %assign/vec4 v0xaaaafe2d1fd0_0, 0;
    %load/vec4 v0xaaaafe2d1d30_0;
    %assign/vec4 v0xaaaafe2d1c00_0, 0;
    %load/vec4 v0xaaaafe2d1b20_0;
    %assign/vec4 v0xaaaafe2d1a30_0, 0;
    %load/vec4 v0xaaaafe2d1950_0;
    %assign/vec4 v0xaaaafe2d1850_0, 0;
    %load/vec4 v0xaaaafe2d1ef0_0;
    %assign/vec4 v0xaaaafe2d1e10_0, 0;
    %load/vec4 v0xaaaafe2d46a0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_34.4, 5;
    %load/vec4 v0xaaaafe2d46a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2d46a0_0, 0;
T_34.4 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaaafe2d0e50;
T_35 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2d7610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d61a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2d66d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2d6af0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xaaaafe2d66d0_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_35.2, 5;
    %load/vec4 v0xaaaafe2d66d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2d66d0_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2d66d0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2d6040_0;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2d6af0_0, 0;
    %load/vec4 v0xaaaafe2d6af0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2d61a0_0;
    %add;
    %assign/vec4 v0xaaaafe2d61a0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xaaaafe2d0e50;
T_36 ;
Ewait_13 .event/or E_0xaaaafe2d1360, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0xaaaafe2d6040_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2d6040_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0xaaaafe2d6890_0, 0, 64;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2d6040_0;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe2d7b00_0, 0, 64;
    %load/vec4 v0xaaaafe2d6a30_0;
    %load/vec4 v0xaaaafe2d61a0_0;
    %div;
    %store/vec4 v0xaaaafe2d7bc0_0, 0, 64;
    %load/vec4 v0xaaaafe2d7b00_0;
    %load/vec4 v0xaaaafe2d7bc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_36.2, 8;
    %load/vec4 v0xaaaafe2d7b00_0;
    %jmp/1 T_36.3, 8;
T_36.2 ; End of true expr.
    %load/vec4 v0xaaaafe2d7bc0_0;
    %jmp/0 T_36.3, 8;
 ; End of false expr.
    %blend;
T_36.3;
    %store/vec4 v0xaaaafe2d7ca0_0, 0, 64;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xaaaafe2d0e50;
T_37 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2d7610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d67b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d7a10_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xaaaafe2d6890_0;
    %assign/vec4 v0xaaaafe2d67b0_0, 0;
    %load/vec4 v0xaaaafe2d7ca0_0;
    %assign/vec4 v0xaaaafe2d7a10_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xaaaafe2d0e50;
T_38 ;
Ewait_14 .event/or E_0xaaaafe2d12e0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0xaaaafe2d67b0_0;
    %load/vec4 v0xaaaafe2d7a10_0;
    %add;
    %store/vec4 v0xaaaafe2d54e0_0, 0, 64;
    %load/vec4 v0xaaaafe2d7a10_0;
    %load/vec4 v0xaaaafe2d67b0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2d5320_0, 0, 64;
    %load/vec4 v0xaaaafe2d5400_0;
    %load/vec4 v0xaaaafe2d5260_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2d5180_0, 0, 64;
    %load/vec4 v0xaaaafe2d61a0_0;
    %load/vec4 v0xaaaafe2d5080_0;
    %mul;
    %store/vec4 v0xaaaafe2d7870_0, 0, 64;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0xaaaafe2d0e50;
T_39 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2d7610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d76b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d5400_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d5260_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d5080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2d7790_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xaaaafe2d6270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0xaaaafe2d7870_0;
    %assign/vec4 v0xaaaafe2d76b0_0, 0;
    %load/vec4 v0xaaaafe2d54e0_0;
    %assign/vec4 v0xaaaafe2d5400_0, 0;
    %load/vec4 v0xaaaafe2d5320_0;
    %assign/vec4 v0xaaaafe2d5260_0, 0;
    %load/vec4 v0xaaaafe2d5180_0;
    %assign/vec4 v0xaaaafe2d5080_0, 0;
    %load/vec4 v0xaaaafe2d7790_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.4, 5;
    %load/vec4 v0xaaaafe2d7790_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2d7790_0, 0;
T_39.4 ;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xaaaafe2d0e50;
T_40 ;
Ewait_15 .event/or E_0xaaaafe2d1270, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0xaaaafe2d6de0_0;
    %store/vec4 v0xaaaafe2d6ec0_0, 0, 2;
    %load/vec4 v0xaaaafe2d6560_0;
    %store/vec4 v0xaaaafe2d6630_0, 0, 1;
    %load/vec4 v0xaaaafe2d7480_0;
    %store/vec4 v0xaaaafe2d7550_0, 0, 2;
    %load/vec4 v0xaaaafe2d6270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0xaaaafe2d6de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %jmp T_40.6;
T_40.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2d6ec0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2d6630_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2d7550_0, 0, 2;
    %jmp T_40.6;
T_40.3 ;
    %load/vec4 v0xaaaafe2d73b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2d6ec0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2d6630_0, 0, 1;
T_40.7 ;
    %jmp T_40.6;
T_40.4 ;
    %load/vec4 v0xaaaafe2d6560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2d6630_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2d7550_0, 0, 2;
T_40.9 ;
    %jmp T_40.6;
T_40.6 ;
    %pop/vec4 1;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xaaaafe2d0e50;
T_41 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2d7610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafe2d6560_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2d6de0_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaafe2d7210_0, 0;
    %assign/vec4 v0xaaaafe2d7090_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaafe2d72f0_0, 0;
    %assign/vec4 v0xaaaafe2d7150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2d7480_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xaaaafe2d6630_0;
    %assign/vec4 v0xaaaafe2d6560_0, 0;
    %load/vec4 v0xaaaafe2d6ec0_0;
    %assign/vec4 v0xaaaafe2d6de0_0, 0;
    %load/vec4 v0xaaaafe2d7550_0;
    %assign/vec4 v0xaaaafe2d7480_0, 0;
    %load/vec4 v0xaaaafe2d73b0_0;
    %load/vec4 v0xaaaafe2d6560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0xaaaafe2d6de0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2d7150_0, 0;
    %load/vec4 v0xaaaafe2d6fa0_0;
    %assign/vec4 v0xaaaafe2d7090_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0xaaaafe2d6de0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_41.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2d72f0_0, 0;
    %load/vec4 v0xaaaafe2d6fa0_0;
    %assign/vec4 v0xaaaafe2d7210_0, 0;
T_41.6 ;
T_41.5 ;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xaaaafe2d86a0;
T_42 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2dbe80_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2db3a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_42.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2dbce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2db460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2db7e0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xaaaafe2db460_0;
    %load/vec4 v0xaaaafe2db540_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaafe2db2e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0xaaaafe2db460_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2db460_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2db460_0;
    %load/vec4 v0xaaaafe2dbc00_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2db7e0_0, 0;
    %load/vec4 v0xaaaafe2db7e0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2dbce0_0;
    %add;
    %assign/vec4 v0xaaaafe2dbce0_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xaaaafe2d86a0;
T_43 ;
Ewait_16 .event/or E_0xaaaafe2d8a70, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0xaaaafe2dbc00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2dbc00_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0xaaaafe2db700_0, 0, 64;
    %load/vec4 v0xaaaafe2dc030_0;
    %load/vec4 v0xaaaafe2dbce0_0;
    %div;
    %store/vec4 v0xaaaafe2dc1f0_0, 0, 64;
    %load/vec4 v0xaaaafe2db620_0;
    %load/vec4 v0xaaaafe2dc110_0;
    %add;
    %store/vec4 v0xaaaafe2d9390_0, 0, 64;
    %load/vec4 v0xaaaafe2dc110_0;
    %load/vec4 v0xaaaafe2db620_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2d9010_0, 0, 64;
    %load/vec4 v0xaaaafe2d92b0_0;
    %load/vec4 v0xaaaafe2d8ee0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2d8e00_0, 0, 64;
    %load/vec4 v0xaaaafe2db200_0;
    %load/vec4 v0xaaaafe2dbce0_0;
    %mul;
    %store/vec4 v0xaaaafe2d8c30_0, 0, 64;
    %load/vec4 v0xaaaafe2db620_0;
    %load/vec4 v0xaaaafe2dc110_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0xaaaafe2d8b30_0;
    %load/vec4 v0xaaaafe2d8d10_0;
    %mul;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %store/vec4 v0xaaaafe2d91d0_0, 0, 64;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xaaaafe2d86a0;
T_44 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2dbe80_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2db3a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_44.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2dc110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2db620_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d92b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d8ee0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d8d10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d8b30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2d90f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2db980_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0xaaaafe2dbdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0xaaaafe2dc1f0_0;
    %assign/vec4 v0xaaaafe2dc110_0, 0;
    %load/vec4 v0xaaaafe2db700_0;
    %assign/vec4 v0xaaaafe2db620_0, 0;
    %load/vec4 v0xaaaafe2d9390_0;
    %assign/vec4 v0xaaaafe2d92b0_0, 0;
    %load/vec4 v0xaaaafe2d9010_0;
    %assign/vec4 v0xaaaafe2d8ee0_0, 0;
    %load/vec4 v0xaaaafe2d8e00_0;
    %assign/vec4 v0xaaaafe2d8d10_0, 0;
    %load/vec4 v0xaaaafe2d8c30_0;
    %assign/vec4 v0xaaaafe2d8b30_0, 0;
    %load/vec4 v0xaaaafe2d91d0_0;
    %assign/vec4 v0xaaaafe2d90f0_0, 0;
    %load/vec4 v0xaaaafe2db980_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_44.4, 5;
    %load/vec4 v0xaaaafe2db980_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2db980_0, 0;
T_44.4 ;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xaaaafe2d8160;
T_45 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2deb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2dd6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2ddbd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2ddff0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0xaaaafe2ddbd0_0;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_45.2, 5;
    %load/vec4 v0xaaaafe2ddbd0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2ddbd0_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2ddbd0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2dd540_0;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2ddff0_0, 0;
    %load/vec4 v0xaaaafe2ddff0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2dd6a0_0;
    %add;
    %assign/vec4 v0xaaaafe2dd6a0_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xaaaafe2d8160;
T_46 ;
Ewait_17 .event/or E_0xaaaafe2d8640, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0xaaaafe2dd540_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2dd540_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0xaaaafe2ddd90_0, 0, 64;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2dd540_0;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe2df000_0, 0, 64;
    %load/vec4 v0xaaaafe2ddf30_0;
    %load/vec4 v0xaaaafe2dd6a0_0;
    %div;
    %store/vec4 v0xaaaafe2df0c0_0, 0, 64;
    %load/vec4 v0xaaaafe2df000_0;
    %load/vec4 v0xaaaafe2df0c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.2, 8;
    %load/vec4 v0xaaaafe2df000_0;
    %jmp/1 T_46.3, 8;
T_46.2 ; End of true expr.
    %load/vec4 v0xaaaafe2df0c0_0;
    %jmp/0 T_46.3, 8;
 ; End of false expr.
    %blend;
T_46.3;
    %store/vec4 v0xaaaafe2df1a0_0, 0, 64;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0xaaaafe2d8160;
T_47 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2deb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ddcb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2def10_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0xaaaafe2ddd90_0;
    %assign/vec4 v0xaaaafe2ddcb0_0, 0;
    %load/vec4 v0xaaaafe2df1a0_0;
    %assign/vec4 v0xaaaafe2def10_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0xaaaafe2d8160;
T_48 ;
Ewait_18 .event/or E_0xaaaafe2d85c0, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0xaaaafe2ddcb0_0;
    %load/vec4 v0xaaaafe2def10_0;
    %add;
    %store/vec4 v0xaaaafe2dc8d0_0, 0, 64;
    %load/vec4 v0xaaaafe2def10_0;
    %load/vec4 v0xaaaafe2ddcb0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2dc710_0, 0, 64;
    %load/vec4 v0xaaaafe2dc7f0_0;
    %load/vec4 v0xaaaafe2dc650_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2dc570_0, 0, 64;
    %load/vec4 v0xaaaafe2dd6a0_0;
    %load/vec4 v0xaaaafe2dc470_0;
    %mul;
    %store/vec4 v0xaaaafe2ded70_0, 0, 64;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xaaaafe2d8160;
T_49 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2deb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2debb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2dc7f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2dc650_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2dc470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2dec90_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0xaaaafe2dd770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0xaaaafe2ded70_0;
    %assign/vec4 v0xaaaafe2debb0_0, 0;
    %load/vec4 v0xaaaafe2dc8d0_0;
    %assign/vec4 v0xaaaafe2dc7f0_0, 0;
    %load/vec4 v0xaaaafe2dc710_0;
    %assign/vec4 v0xaaaafe2dc650_0, 0;
    %load/vec4 v0xaaaafe2dc570_0;
    %assign/vec4 v0xaaaafe2dc470_0, 0;
    %load/vec4 v0xaaaafe2dec90_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_49.4, 5;
    %load/vec4 v0xaaaafe2dec90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2dec90_0, 0;
T_49.4 ;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0xaaaafe2d8160;
T_50 ;
Ewait_19 .event/or E_0xaaaafe2d8550, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0xaaaafe2de2e0_0;
    %store/vec4 v0xaaaafe2de3c0_0, 0, 2;
    %load/vec4 v0xaaaafe2dda60_0;
    %store/vec4 v0xaaaafe2ddb30_0, 0, 1;
    %load/vec4 v0xaaaafe2de980_0;
    %store/vec4 v0xaaaafe2dea50_0, 0, 2;
    %load/vec4 v0xaaaafe2dd770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0xaaaafe2de2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %jmp T_50.6;
T_50.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2de3c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2ddb30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2dea50_0, 0, 2;
    %jmp T_50.6;
T_50.3 ;
    %load/vec4 v0xaaaafe2de8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2de3c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2ddb30_0, 0, 1;
T_50.7 ;
    %jmp T_50.6;
T_50.4 ;
    %load/vec4 v0xaaaafe2dda60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2ddb30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2dea50_0, 0, 2;
T_50.9 ;
    %jmp T_50.6;
T_50.6 ;
    %pop/vec4 1;
T_50.0 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xaaaafe2d8160;
T_51 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2deb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafe2dda60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2de2e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaafe2de710_0, 0;
    %assign/vec4 v0xaaaafe2de590_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaafe2de7f0_0, 0;
    %assign/vec4 v0xaaaafe2de650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2de980_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xaaaafe2ddb30_0;
    %assign/vec4 v0xaaaafe2dda60_0, 0;
    %load/vec4 v0xaaaafe2de3c0_0;
    %assign/vec4 v0xaaaafe2de2e0_0, 0;
    %load/vec4 v0xaaaafe2dea50_0;
    %assign/vec4 v0xaaaafe2de980_0, 0;
    %load/vec4 v0xaaaafe2de8b0_0;
    %load/vec4 v0xaaaafe2dda60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0xaaaafe2de2e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_51.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2de650_0, 0;
    %load/vec4 v0xaaaafe2de4a0_0;
    %assign/vec4 v0xaaaafe2de590_0, 0;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0xaaaafe2de2e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_51.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2de7f0_0, 0;
    %load/vec4 v0xaaaafe2de4a0_0;
    %assign/vec4 v0xaaaafe2de710_0, 0;
T_51.6 ;
T_51.5 ;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xaaaafe2dfae0;
T_52 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2e32c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2e27e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e3120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2e28a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2e2c20_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0xaaaafe2e28a0_0;
    %load/vec4 v0xaaaafe2e2980_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaafe2e2720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0xaaaafe2e28a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2e28a0_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2e28a0_0;
    %load/vec4 v0xaaaafe2e3040_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2e2c20_0, 0;
    %load/vec4 v0xaaaafe2e2c20_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2e3120_0;
    %add;
    %assign/vec4 v0xaaaafe2e3120_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xaaaafe2dfae0;
T_53 ;
Ewait_20 .event/or E_0xaaaafe2dfeb0, E_0x0;
    %wait Ewait_20;
    %load/vec4 v0xaaaafe2e3040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2e3040_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0xaaaafe2e2b40_0, 0, 64;
    %load/vec4 v0xaaaafe2e3360_0;
    %load/vec4 v0xaaaafe2e3120_0;
    %div;
    %store/vec4 v0xaaaafe2e3520_0, 0, 64;
    %load/vec4 v0xaaaafe2e2a60_0;
    %load/vec4 v0xaaaafe2e3440_0;
    %add;
    %store/vec4 v0xaaaafe2e07d0_0, 0, 64;
    %load/vec4 v0xaaaafe2e3440_0;
    %load/vec4 v0xaaaafe2e2a60_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2e0450_0, 0, 64;
    %load/vec4 v0xaaaafe2e06f0_0;
    %load/vec4 v0xaaaafe2e0320_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2e0240_0, 0, 64;
    %load/vec4 v0xaaaafe2e2640_0;
    %load/vec4 v0xaaaafe2e3120_0;
    %mul;
    %store/vec4 v0xaaaafe2e0070_0, 0, 64;
    %load/vec4 v0xaaaafe2e2a60_0;
    %load/vec4 v0xaaaafe2e3440_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_53.2, 8;
    %load/vec4 v0xaaaafe2dff70_0;
    %load/vec4 v0xaaaafe2e0150_0;
    %mul;
    %jmp/1 T_53.3, 8;
T_53.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_53.3, 8;
 ; End of false expr.
    %blend;
T_53.3;
    %store/vec4 v0xaaaafe2e0610_0, 0, 64;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xaaaafe2dfae0;
T_54 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2e32c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2e27e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_54.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e3440_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e2a60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e06f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e0320_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e0150_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2dff70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e0530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2e2dc0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0xaaaafe2e3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0xaaaafe2e3520_0;
    %assign/vec4 v0xaaaafe2e3440_0, 0;
    %load/vec4 v0xaaaafe2e2b40_0;
    %assign/vec4 v0xaaaafe2e2a60_0, 0;
    %load/vec4 v0xaaaafe2e07d0_0;
    %assign/vec4 v0xaaaafe2e06f0_0, 0;
    %load/vec4 v0xaaaafe2e0450_0;
    %assign/vec4 v0xaaaafe2e0320_0, 0;
    %load/vec4 v0xaaaafe2e0240_0;
    %assign/vec4 v0xaaaafe2e0150_0, 0;
    %load/vec4 v0xaaaafe2e0070_0;
    %assign/vec4 v0xaaaafe2dff70_0, 0;
    %load/vec4 v0xaaaafe2e0610_0;
    %assign/vec4 v0xaaaafe2e0530_0, 0;
    %load/vec4 v0xaaaafe2e2dc0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_54.4, 5;
    %load/vec4 v0xaaaafe2e2dc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2e2dc0_0, 0;
T_54.4 ;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0xaaaafe2df5c0;
T_55 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2e5d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e48c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2e4df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2e5210_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0xaaaafe2e4df0_0;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_55.2, 5;
    %load/vec4 v0xaaaafe2e4df0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2e4df0_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2e4df0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2e4760_0;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2e5210_0, 0;
    %load/vec4 v0xaaaafe2e5210_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2e48c0_0;
    %add;
    %assign/vec4 v0xaaaafe2e48c0_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xaaaafe2df5c0;
T_56 ;
Ewait_21 .event/or E_0xaaaafe2dfa80, E_0x0;
    %wait Ewait_21;
    %load/vec4 v0xaaaafe2e4760_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2e4760_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0xaaaafe2e4fb0_0, 0, 64;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2e4760_0;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe2e6220_0, 0, 64;
    %load/vec4 v0xaaaafe2e5150_0;
    %load/vec4 v0xaaaafe2e48c0_0;
    %div;
    %store/vec4 v0xaaaafe2e62e0_0, 0, 64;
    %load/vec4 v0xaaaafe2e6220_0;
    %load/vec4 v0xaaaafe2e62e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_56.2, 8;
    %load/vec4 v0xaaaafe2e6220_0;
    %jmp/1 T_56.3, 8;
T_56.2 ; End of true expr.
    %load/vec4 v0xaaaafe2e62e0_0;
    %jmp/0 T_56.3, 8;
 ; End of false expr.
    %blend;
T_56.3;
    %store/vec4 v0xaaaafe2e63c0_0, 0, 64;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0xaaaafe2df5c0;
T_57 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2e5d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e4ed0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e6130_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0xaaaafe2e4fb0_0;
    %assign/vec4 v0xaaaafe2e4ed0_0, 0;
    %load/vec4 v0xaaaafe2e63c0_0;
    %assign/vec4 v0xaaaafe2e6130_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0xaaaafe2df5c0;
T_58 ;
Ewait_22 .event/or E_0xaaaafe2dfa00, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0xaaaafe2e4ed0_0;
    %load/vec4 v0xaaaafe2e6130_0;
    %add;
    %store/vec4 v0xaaaafe2e3c00_0, 0, 64;
    %load/vec4 v0xaaaafe2e6130_0;
    %load/vec4 v0xaaaafe2e4ed0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2e3a40_0, 0, 64;
    %load/vec4 v0xaaaafe2e3b20_0;
    %load/vec4 v0xaaaafe2e3980_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2e38a0_0, 0, 64;
    %load/vec4 v0xaaaafe2e48c0_0;
    %load/vec4 v0xaaaafe2e37a0_0;
    %mul;
    %store/vec4 v0xaaaafe2e5f90_0, 0, 64;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0xaaaafe2df5c0;
T_59 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2e5d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e5dd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e3b20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e3980_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e37a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2e5eb0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0xaaaafe2e4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0xaaaafe2e5f90_0;
    %assign/vec4 v0xaaaafe2e5dd0_0, 0;
    %load/vec4 v0xaaaafe2e3c00_0;
    %assign/vec4 v0xaaaafe2e3b20_0, 0;
    %load/vec4 v0xaaaafe2e3a40_0;
    %assign/vec4 v0xaaaafe2e3980_0, 0;
    %load/vec4 v0xaaaafe2e38a0_0;
    %assign/vec4 v0xaaaafe2e37a0_0, 0;
    %load/vec4 v0xaaaafe2e5eb0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_59.4, 5;
    %load/vec4 v0xaaaafe2e5eb0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2e5eb0_0, 0;
T_59.4 ;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xaaaafe2df5c0;
T_60 ;
Ewait_23 .event/or E_0xaaaafe2df990, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0xaaaafe2e5500_0;
    %store/vec4 v0xaaaafe2e55e0_0, 0, 2;
    %load/vec4 v0xaaaafe2e4c80_0;
    %store/vec4 v0xaaaafe2e4d50_0, 0, 1;
    %load/vec4 v0xaaaafe2e5ba0_0;
    %store/vec4 v0xaaaafe2e5c70_0, 0, 2;
    %load/vec4 v0xaaaafe2e4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0xaaaafe2e5500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %jmp T_60.6;
T_60.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2e55e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2e4d50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2e5c70_0, 0, 2;
    %jmp T_60.6;
T_60.3 ;
    %load/vec4 v0xaaaafe2e5ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2e55e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2e4d50_0, 0, 1;
T_60.7 ;
    %jmp T_60.6;
T_60.4 ;
    %load/vec4 v0xaaaafe2e4c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2e4d50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2e5c70_0, 0, 2;
T_60.9 ;
    %jmp T_60.6;
T_60.6 ;
    %pop/vec4 1;
T_60.0 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0xaaaafe2df5c0;
T_61 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2e5d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafe2e4c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2e5500_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaafe2e5930_0, 0;
    %assign/vec4 v0xaaaafe2e57b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaafe2e5a10_0, 0;
    %assign/vec4 v0xaaaafe2e5870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2e5ba0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0xaaaafe2e4d50_0;
    %assign/vec4 v0xaaaafe2e4c80_0, 0;
    %load/vec4 v0xaaaafe2e55e0_0;
    %assign/vec4 v0xaaaafe2e5500_0, 0;
    %load/vec4 v0xaaaafe2e5c70_0;
    %assign/vec4 v0xaaaafe2e5ba0_0, 0;
    %load/vec4 v0xaaaafe2e5ad0_0;
    %load/vec4 v0xaaaafe2e4c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0xaaaafe2e5500_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_61.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2e5870_0, 0;
    %load/vec4 v0xaaaafe2e56c0_0;
    %assign/vec4 v0xaaaafe2e57b0_0, 0;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0xaaaafe2e5500_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_61.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2e5a10_0, 0;
    %load/vec4 v0xaaaafe2e56c0_0;
    %assign/vec4 v0xaaaafe2e5930_0, 0;
T_61.6 ;
T_61.5 ;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0xaaaafe2e6da0;
T_62 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2ea580_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2e9aa0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_62.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ea3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2e9b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2e9ee0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0xaaaafe2e9b60_0;
    %load/vec4 v0xaaaafe2e9c40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaafe2e99e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0xaaaafe2e9b60_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2e9b60_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2e9b60_0;
    %load/vec4 v0xaaaafe2ea300_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2e9ee0_0, 0;
    %load/vec4 v0xaaaafe2e9ee0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2ea3e0_0;
    %add;
    %assign/vec4 v0xaaaafe2ea3e0_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xaaaafe2e6da0;
T_63 ;
Ewait_24 .event/or E_0xaaaafe2e7170, E_0x0;
    %wait Ewait_24;
    %load/vec4 v0xaaaafe2ea300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2ea300_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0xaaaafe2e9e00_0, 0, 64;
    %load/vec4 v0xaaaafe2ea620_0;
    %load/vec4 v0xaaaafe2ea3e0_0;
    %div;
    %store/vec4 v0xaaaafe2ea7e0_0, 0, 64;
    %load/vec4 v0xaaaafe2e9d20_0;
    %load/vec4 v0xaaaafe2ea700_0;
    %add;
    %store/vec4 v0xaaaafe2e7a90_0, 0, 64;
    %load/vec4 v0xaaaafe2ea700_0;
    %load/vec4 v0xaaaafe2e9d20_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2e7710_0, 0, 64;
    %load/vec4 v0xaaaafe2e79b0_0;
    %load/vec4 v0xaaaafe2e75e0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2e7500_0, 0, 64;
    %load/vec4 v0xaaaafe2e9900_0;
    %load/vec4 v0xaaaafe2ea3e0_0;
    %mul;
    %store/vec4 v0xaaaafe2e7330_0, 0, 64;
    %load/vec4 v0xaaaafe2e9d20_0;
    %load/vec4 v0xaaaafe2ea700_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_63.2, 8;
    %load/vec4 v0xaaaafe2e7230_0;
    %load/vec4 v0xaaaafe2e7410_0;
    %mul;
    %jmp/1 T_63.3, 8;
T_63.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_63.3, 8;
 ; End of false expr.
    %blend;
T_63.3;
    %store/vec4 v0xaaaafe2e78d0_0, 0, 64;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0xaaaafe2e6da0;
T_64 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2ea580_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2e9aa0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_64.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ea700_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e9d20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e79b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e75e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e7410_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e7230_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2e77f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2ea080_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0xaaaafe2ea4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0xaaaafe2ea7e0_0;
    %assign/vec4 v0xaaaafe2ea700_0, 0;
    %load/vec4 v0xaaaafe2e9e00_0;
    %assign/vec4 v0xaaaafe2e9d20_0, 0;
    %load/vec4 v0xaaaafe2e7a90_0;
    %assign/vec4 v0xaaaafe2e79b0_0, 0;
    %load/vec4 v0xaaaafe2e7710_0;
    %assign/vec4 v0xaaaafe2e75e0_0, 0;
    %load/vec4 v0xaaaafe2e7500_0;
    %assign/vec4 v0xaaaafe2e7410_0, 0;
    %load/vec4 v0xaaaafe2e7330_0;
    %assign/vec4 v0xaaaafe2e7230_0, 0;
    %load/vec4 v0xaaaafe2e78d0_0;
    %assign/vec4 v0xaaaafe2e77f0_0, 0;
    %load/vec4 v0xaaaafe2ea080_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_64.4, 5;
    %load/vec4 v0xaaaafe2ea080_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2ea080_0, 0;
T_64.4 ;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0xaaaafe2e6830;
T_65 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2ecff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ebb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2ec0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2ec4d0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0xaaaafe2ec0b0_0;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_65.2, 5;
    %load/vec4 v0xaaaafe2ec0b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2ec0b0_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2ec0b0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2eba20_0;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2ec4d0_0, 0;
    %load/vec4 v0xaaaafe2ec4d0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2ebb80_0;
    %add;
    %assign/vec4 v0xaaaafe2ebb80_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0xaaaafe2e6830;
T_66 ;
Ewait_25 .event/or E_0xaaaafe2e6d40, E_0x0;
    %wait Ewait_25;
    %load/vec4 v0xaaaafe2eba20_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2eba20_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0xaaaafe2ec270_0, 0, 64;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2eba20_0;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe2ed4e0_0, 0, 64;
    %load/vec4 v0xaaaafe2ec410_0;
    %load/vec4 v0xaaaafe2ebb80_0;
    %div;
    %store/vec4 v0xaaaafe2ed5a0_0, 0, 64;
    %load/vec4 v0xaaaafe2ed4e0_0;
    %load/vec4 v0xaaaafe2ed5a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_66.2, 8;
    %load/vec4 v0xaaaafe2ed4e0_0;
    %jmp/1 T_66.3, 8;
T_66.2 ; End of true expr.
    %load/vec4 v0xaaaafe2ed5a0_0;
    %jmp/0 T_66.3, 8;
 ; End of false expr.
    %blend;
T_66.3;
    %store/vec4 v0xaaaafe2ed680_0, 0, 64;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0xaaaafe2e6830;
T_67 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2ecff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ec190_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ed3f0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0xaaaafe2ec270_0;
    %assign/vec4 v0xaaaafe2ec190_0, 0;
    %load/vec4 v0xaaaafe2ed680_0;
    %assign/vec4 v0xaaaafe2ed3f0_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0xaaaafe2e6830;
T_68 ;
Ewait_26 .event/or E_0xaaaafe2e6cc0, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0xaaaafe2ec190_0;
    %load/vec4 v0xaaaafe2ed3f0_0;
    %add;
    %store/vec4 v0xaaaafe2eaec0_0, 0, 64;
    %load/vec4 v0xaaaafe2ed3f0_0;
    %load/vec4 v0xaaaafe2ec190_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2ead00_0, 0, 64;
    %load/vec4 v0xaaaafe2eade0_0;
    %load/vec4 v0xaaaafe2eac40_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2eab60_0, 0, 64;
    %load/vec4 v0xaaaafe2ebb80_0;
    %load/vec4 v0xaaaafe2eaa60_0;
    %mul;
    %store/vec4 v0xaaaafe2ed250_0, 0, 64;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0xaaaafe2e6830;
T_69 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2ecff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ed090_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2eade0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2eac40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2eaa60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2ed170_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0xaaaafe2ebc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0xaaaafe2ed250_0;
    %assign/vec4 v0xaaaafe2ed090_0, 0;
    %load/vec4 v0xaaaafe2eaec0_0;
    %assign/vec4 v0xaaaafe2eade0_0, 0;
    %load/vec4 v0xaaaafe2ead00_0;
    %assign/vec4 v0xaaaafe2eac40_0, 0;
    %load/vec4 v0xaaaafe2eab60_0;
    %assign/vec4 v0xaaaafe2eaa60_0, 0;
    %load/vec4 v0xaaaafe2ed170_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_69.4, 5;
    %load/vec4 v0xaaaafe2ed170_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2ed170_0, 0;
T_69.4 ;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0xaaaafe2e6830;
T_70 ;
Ewait_27 .event/or E_0xaaaafe2e6c50, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0xaaaafe2ec7c0_0;
    %store/vec4 v0xaaaafe2ec8a0_0, 0, 2;
    %load/vec4 v0xaaaafe2ebf40_0;
    %store/vec4 v0xaaaafe2ec010_0, 0, 1;
    %load/vec4 v0xaaaafe2ece60_0;
    %store/vec4 v0xaaaafe2ecf30_0, 0, 2;
    %load/vec4 v0xaaaafe2ebc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0xaaaafe2ec7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %jmp T_70.6;
T_70.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2ec8a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2ec010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2ecf30_0, 0, 2;
    %jmp T_70.6;
T_70.3 ;
    %load/vec4 v0xaaaafe2ecd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2ec8a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2ec010_0, 0, 1;
T_70.7 ;
    %jmp T_70.6;
T_70.4 ;
    %load/vec4 v0xaaaafe2ebf40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2ec010_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2ecf30_0, 0, 2;
T_70.9 ;
    %jmp T_70.6;
T_70.6 ;
    %pop/vec4 1;
T_70.0 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0xaaaafe2e6830;
T_71 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2ecff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafe2ebf40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2ec7c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaafe2ecbf0_0, 0;
    %assign/vec4 v0xaaaafe2eca70_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaafe2eccd0_0, 0;
    %assign/vec4 v0xaaaafe2ecb30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2ece60_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0xaaaafe2ec010_0;
    %assign/vec4 v0xaaaafe2ebf40_0, 0;
    %load/vec4 v0xaaaafe2ec8a0_0;
    %assign/vec4 v0xaaaafe2ec7c0_0, 0;
    %load/vec4 v0xaaaafe2ecf30_0;
    %assign/vec4 v0xaaaafe2ece60_0, 0;
    %load/vec4 v0xaaaafe2ecd90_0;
    %load/vec4 v0xaaaafe2ebf40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0xaaaafe2ec7c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_71.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2ecb30_0, 0;
    %load/vec4 v0xaaaafe2ec980_0;
    %assign/vec4 v0xaaaafe2eca70_0, 0;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v0xaaaafe2ec7c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2eccd0_0, 0;
    %load/vec4 v0xaaaafe2ec980_0;
    %assign/vec4 v0xaaaafe2ecbf0_0, 0;
T_71.6 ;
T_71.5 ;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0xaaaafe2ee060;
T_72 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2f1840_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2f0d60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_72.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f16a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2f0e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2f11a0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0xaaaafe2f0e20_0;
    %load/vec4 v0xaaaafe2f0f00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaafe2f0ca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0xaaaafe2f0e20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2f0e20_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2f0e20_0;
    %load/vec4 v0xaaaafe2f15c0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2f11a0_0, 0;
    %load/vec4 v0xaaaafe2f11a0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2f16a0_0;
    %add;
    %assign/vec4 v0xaaaafe2f16a0_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0xaaaafe2ee060;
T_73 ;
Ewait_28 .event/or E_0xaaaafe2ee430, E_0x0;
    %wait Ewait_28;
    %load/vec4 v0xaaaafe2f15c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2f15c0_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0xaaaafe2f10c0_0, 0, 64;
    %load/vec4 v0xaaaafe2f18e0_0;
    %load/vec4 v0xaaaafe2f16a0_0;
    %div;
    %store/vec4 v0xaaaafe2f1aa0_0, 0, 64;
    %load/vec4 v0xaaaafe2f0fe0_0;
    %load/vec4 v0xaaaafe2f19c0_0;
    %add;
    %store/vec4 v0xaaaafe2eed50_0, 0, 64;
    %load/vec4 v0xaaaafe2f19c0_0;
    %load/vec4 v0xaaaafe2f0fe0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2ee9d0_0, 0, 64;
    %load/vec4 v0xaaaafe2eec70_0;
    %load/vec4 v0xaaaafe2ee8a0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2ee7c0_0, 0, 64;
    %load/vec4 v0xaaaafe2f0bc0_0;
    %load/vec4 v0xaaaafe2f16a0_0;
    %mul;
    %store/vec4 v0xaaaafe2ee5f0_0, 0, 64;
    %load/vec4 v0xaaaafe2f0fe0_0;
    %load/vec4 v0xaaaafe2f19c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0xaaaafe2ee4f0_0;
    %load/vec4 v0xaaaafe2ee6d0_0;
    %mul;
    %jmp/1 T_73.3, 8;
T_73.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_73.3, 8;
 ; End of false expr.
    %blend;
T_73.3;
    %store/vec4 v0xaaaafe2eeb90_0, 0, 64;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0xaaaafe2ee060;
T_74 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2f1840_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2f0d60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_74.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f19c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f0fe0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2eec70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ee8a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ee6d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2ee4f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2eeab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2f1340_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0xaaaafe2f1780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0xaaaafe2f1aa0_0;
    %assign/vec4 v0xaaaafe2f19c0_0, 0;
    %load/vec4 v0xaaaafe2f10c0_0;
    %assign/vec4 v0xaaaafe2f0fe0_0, 0;
    %load/vec4 v0xaaaafe2eed50_0;
    %assign/vec4 v0xaaaafe2eec70_0, 0;
    %load/vec4 v0xaaaafe2ee9d0_0;
    %assign/vec4 v0xaaaafe2ee8a0_0, 0;
    %load/vec4 v0xaaaafe2ee7c0_0;
    %assign/vec4 v0xaaaafe2ee6d0_0, 0;
    %load/vec4 v0xaaaafe2ee5f0_0;
    %assign/vec4 v0xaaaafe2ee4f0_0, 0;
    %load/vec4 v0xaaaafe2eeb90_0;
    %assign/vec4 v0xaaaafe2eeab0_0, 0;
    %load/vec4 v0xaaaafe2f1340_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_74.4, 5;
    %load/vec4 v0xaaaafe2f1340_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2f1340_0, 0;
T_74.4 ;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0xaaaafe2edaf0;
T_75 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2f42b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f2e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2f3370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2f3790_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0xaaaafe2f3370_0;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_75.2, 5;
    %load/vec4 v0xaaaafe2f3370_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2f3370_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2f3370_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2f2ce0_0;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2f3790_0, 0;
    %load/vec4 v0xaaaafe2f3790_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2f2e40_0;
    %add;
    %assign/vec4 v0xaaaafe2f2e40_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0xaaaafe2edaf0;
T_76 ;
Ewait_29 .event/or E_0xaaaafe2ee000, E_0x0;
    %wait Ewait_29;
    %load/vec4 v0xaaaafe2f2ce0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2f2ce0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0xaaaafe2f3530_0, 0, 64;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2f2ce0_0;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe2f47a0_0, 0, 64;
    %load/vec4 v0xaaaafe2f36d0_0;
    %load/vec4 v0xaaaafe2f2e40_0;
    %div;
    %store/vec4 v0xaaaafe2f4860_0, 0, 64;
    %load/vec4 v0xaaaafe2f47a0_0;
    %load/vec4 v0xaaaafe2f4860_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0xaaaafe2f47a0_0;
    %jmp/1 T_76.3, 8;
T_76.2 ; End of true expr.
    %load/vec4 v0xaaaafe2f4860_0;
    %jmp/0 T_76.3, 8;
 ; End of false expr.
    %blend;
T_76.3;
    %store/vec4 v0xaaaafe2f4940_0, 0, 64;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0xaaaafe2edaf0;
T_77 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2f42b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f3450_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f46b0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0xaaaafe2f3530_0;
    %assign/vec4 v0xaaaafe2f3450_0, 0;
    %load/vec4 v0xaaaafe2f4940_0;
    %assign/vec4 v0xaaaafe2f46b0_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0xaaaafe2edaf0;
T_78 ;
Ewait_30 .event/or E_0xaaaafe2edf80, E_0x0;
    %wait Ewait_30;
    %load/vec4 v0xaaaafe2f3450_0;
    %load/vec4 v0xaaaafe2f46b0_0;
    %add;
    %store/vec4 v0xaaaafe2f2180_0, 0, 64;
    %load/vec4 v0xaaaafe2f46b0_0;
    %load/vec4 v0xaaaafe2f3450_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2f1fc0_0, 0, 64;
    %load/vec4 v0xaaaafe2f20a0_0;
    %load/vec4 v0xaaaafe2f1f00_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2f1e20_0, 0, 64;
    %load/vec4 v0xaaaafe2f2e40_0;
    %load/vec4 v0xaaaafe2f1d20_0;
    %mul;
    %store/vec4 v0xaaaafe2f4510_0, 0, 64;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0xaaaafe2edaf0;
T_79 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2f42b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f4350_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f20a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f1f00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f1d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2f4430_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0xaaaafe2f2f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0xaaaafe2f4510_0;
    %assign/vec4 v0xaaaafe2f4350_0, 0;
    %load/vec4 v0xaaaafe2f2180_0;
    %assign/vec4 v0xaaaafe2f20a0_0, 0;
    %load/vec4 v0xaaaafe2f1fc0_0;
    %assign/vec4 v0xaaaafe2f1f00_0, 0;
    %load/vec4 v0xaaaafe2f1e20_0;
    %assign/vec4 v0xaaaafe2f1d20_0, 0;
    %load/vec4 v0xaaaafe2f4430_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_79.4, 5;
    %load/vec4 v0xaaaafe2f4430_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2f4430_0, 0;
T_79.4 ;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0xaaaafe2edaf0;
T_80 ;
Ewait_31 .event/or E_0xaaaafe2edf10, E_0x0;
    %wait Ewait_31;
    %load/vec4 v0xaaaafe2f3a80_0;
    %store/vec4 v0xaaaafe2f3b60_0, 0, 2;
    %load/vec4 v0xaaaafe2f3200_0;
    %store/vec4 v0xaaaafe2f32d0_0, 0, 1;
    %load/vec4 v0xaaaafe2f4120_0;
    %store/vec4 v0xaaaafe2f41f0_0, 0, 2;
    %load/vec4 v0xaaaafe2f2f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0xaaaafe2f3a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_80.4, 6;
    %jmp T_80.6;
T_80.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2f3b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2f32d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2f41f0_0, 0, 2;
    %jmp T_80.6;
T_80.3 ;
    %load/vec4 v0xaaaafe2f4050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2f3b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2f32d0_0, 0, 1;
T_80.7 ;
    %jmp T_80.6;
T_80.4 ;
    %load/vec4 v0xaaaafe2f3200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2f32d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2f41f0_0, 0, 2;
T_80.9 ;
    %jmp T_80.6;
T_80.6 ;
    %pop/vec4 1;
T_80.0 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0xaaaafe2edaf0;
T_81 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2f42b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafe2f3200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2f3a80_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaafe2f3eb0_0, 0;
    %assign/vec4 v0xaaaafe2f3d30_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaafe2f3f90_0, 0;
    %assign/vec4 v0xaaaafe2f3df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2f4120_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0xaaaafe2f32d0_0;
    %assign/vec4 v0xaaaafe2f3200_0, 0;
    %load/vec4 v0xaaaafe2f3b60_0;
    %assign/vec4 v0xaaaafe2f3a80_0, 0;
    %load/vec4 v0xaaaafe2f41f0_0;
    %assign/vec4 v0xaaaafe2f4120_0, 0;
    %load/vec4 v0xaaaafe2f4050_0;
    %load/vec4 v0xaaaafe2f3200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0xaaaafe2f3a80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_81.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2f3df0_0, 0;
    %load/vec4 v0xaaaafe2f3c40_0;
    %assign/vec4 v0xaaaafe2f3d30_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0xaaaafe2f3a80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_81.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2f3f90_0, 0;
    %load/vec4 v0xaaaafe2f3c40_0;
    %assign/vec4 v0xaaaafe2f3eb0_0, 0;
T_81.6 ;
T_81.5 ;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0xaaaafe2f5360;
T_82 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2f8d50_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2f8270_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_82.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f8bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2f8330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2f86b0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0xaaaafe2f8330_0;
    %load/vec4 v0xaaaafe2f8410_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaafe2f81b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0xaaaafe2f8330_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2f8330_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2f8330_0;
    %load/vec4 v0xaaaafe2f8ad0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2f86b0_0, 0;
    %load/vec4 v0xaaaafe2f86b0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2f8bb0_0;
    %add;
    %assign/vec4 v0xaaaafe2f8bb0_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0xaaaafe2f5360;
T_83 ;
Ewait_32 .event/or E_0xaaaafe2f5730, E_0x0;
    %wait Ewait_32;
    %load/vec4 v0xaaaafe2f8ad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2f8ad0_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0xaaaafe2f85d0_0, 0, 64;
    %load/vec4 v0xaaaafe2f9000_0;
    %load/vec4 v0xaaaafe2f8bb0_0;
    %div;
    %store/vec4 v0xaaaafe2f91c0_0, 0, 64;
    %load/vec4 v0xaaaafe2f84f0_0;
    %load/vec4 v0xaaaafe2f90e0_0;
    %add;
    %store/vec4 v0xaaaafe2f6050_0, 0, 64;
    %load/vec4 v0xaaaafe2f90e0_0;
    %load/vec4 v0xaaaafe2f84f0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2f5cd0_0, 0, 64;
    %load/vec4 v0xaaaafe2f5f70_0;
    %load/vec4 v0xaaaafe2f5ba0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2f5ac0_0, 0, 64;
    %load/vec4 v0xaaaafe2f80d0_0;
    %load/vec4 v0xaaaafe2f8bb0_0;
    %mul;
    %store/vec4 v0xaaaafe2f58f0_0, 0, 64;
    %load/vec4 v0xaaaafe2f84f0_0;
    %load/vec4 v0xaaaafe2f90e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_83.2, 8;
    %load/vec4 v0xaaaafe2f57f0_0;
    %load/vec4 v0xaaaafe2f59d0_0;
    %mul;
    %jmp/1 T_83.3, 8;
T_83.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_83.3, 8;
 ; End of false expr.
    %blend;
T_83.3;
    %store/vec4 v0xaaaafe2f5e90_0, 0, 64;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0xaaaafe2f5360;
T_84 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2f8d50_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaafe2f8270_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_84.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f90e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f84f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f5f70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f5ba0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f59d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f57f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f5db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2f8850_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0xaaaafe2f8c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0xaaaafe2f91c0_0;
    %assign/vec4 v0xaaaafe2f90e0_0, 0;
    %load/vec4 v0xaaaafe2f85d0_0;
    %assign/vec4 v0xaaaafe2f84f0_0, 0;
    %load/vec4 v0xaaaafe2f6050_0;
    %assign/vec4 v0xaaaafe2f5f70_0, 0;
    %load/vec4 v0xaaaafe2f5cd0_0;
    %assign/vec4 v0xaaaafe2f5ba0_0, 0;
    %load/vec4 v0xaaaafe2f5ac0_0;
    %assign/vec4 v0xaaaafe2f59d0_0, 0;
    %load/vec4 v0xaaaafe2f58f0_0;
    %assign/vec4 v0xaaaafe2f57f0_0, 0;
    %load/vec4 v0xaaaafe2f5e90_0;
    %assign/vec4 v0xaaaafe2f5db0_0, 0;
    %load/vec4 v0xaaaafe2f8850_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_84.4, 5;
    %load/vec4 v0xaaaafe2f8850_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2f8850_0, 0;
T_84.4 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0xaaaafe2f4d60;
T_85 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2fb9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2fa560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2faa90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2faeb0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0xaaaafe2faa90_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_85.2, 5;
    %load/vec4 v0xaaaafe2faa90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2faa90_0, 0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2faa90_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2fa400_0;
    %mul;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaafe2faeb0_0, 0;
    %load/vec4 v0xaaaafe2faeb0_0;
    %pad/u 64;
    %load/vec4 v0xaaaafe2fa560_0;
    %add;
    %assign/vec4 v0xaaaafe2fa560_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0xaaaafe2f4d60;
T_86 ;
Ewait_33 .event/or E_0xaaaafe2f5300, E_0x0;
    %wait Ewait_33;
    %load/vec4 v0xaaaafe2fa400_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2fa400_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0xaaaafe2fac50_0, 0, 64;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2fa400_0;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaafe2fbec0_0, 0, 64;
    %load/vec4 v0xaaaafe2fadf0_0;
    %load/vec4 v0xaaaafe2fa560_0;
    %div;
    %store/vec4 v0xaaaafe2fbf80_0, 0, 64;
    %load/vec4 v0xaaaafe2fbec0_0;
    %load/vec4 v0xaaaafe2fbf80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_86.2, 8;
    %load/vec4 v0xaaaafe2fbec0_0;
    %jmp/1 T_86.3, 8;
T_86.2 ; End of true expr.
    %load/vec4 v0xaaaafe2fbf80_0;
    %jmp/0 T_86.3, 8;
 ; End of false expr.
    %blend;
T_86.3;
    %store/vec4 v0xaaaafe2fc060_0, 0, 64;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0xaaaafe2f4d60;
T_87 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2fb9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2fab70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2fbdd0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0xaaaafe2fac50_0;
    %assign/vec4 v0xaaaafe2fab70_0, 0;
    %load/vec4 v0xaaaafe2fc060_0;
    %assign/vec4 v0xaaaafe2fbdd0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0xaaaafe2f4d60;
T_88 ;
Ewait_34 .event/or E_0xaaaafe2f5280, E_0x0;
    %wait Ewait_34;
    %load/vec4 v0xaaaafe2fab70_0;
    %load/vec4 v0xaaaafe2fbdd0_0;
    %add;
    %store/vec4 v0xaaaafe2f98a0_0, 0, 64;
    %load/vec4 v0xaaaafe2fbdd0_0;
    %load/vec4 v0xaaaafe2fab70_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaafe2f96e0_0, 0, 64;
    %load/vec4 v0xaaaafe2f97c0_0;
    %load/vec4 v0xaaaafe2f9620_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaafe2f9540_0, 0, 64;
    %load/vec4 v0xaaaafe2fa560_0;
    %load/vec4 v0xaaaafe2f9440_0;
    %mul;
    %store/vec4 v0xaaaafe2fbc30_0, 0, 64;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0xaaaafe2f4d60;
T_89 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2fb9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2fba70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f97c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f9620_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2f9440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2fbb50_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0xaaaafe2fa630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0xaaaafe2fbc30_0;
    %assign/vec4 v0xaaaafe2fba70_0, 0;
    %load/vec4 v0xaaaafe2f98a0_0;
    %assign/vec4 v0xaaaafe2f97c0_0, 0;
    %load/vec4 v0xaaaafe2f96e0_0;
    %assign/vec4 v0xaaaafe2f9620_0, 0;
    %load/vec4 v0xaaaafe2f9540_0;
    %assign/vec4 v0xaaaafe2f9440_0, 0;
    %load/vec4 v0xaaaafe2fbb50_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_89.4, 5;
    %load/vec4 v0xaaaafe2fbb50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2fbb50_0, 0;
T_89.4 ;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0xaaaafe2f4d60;
T_90 ;
Ewait_35 .event/or E_0xaaaafe2f5210, E_0x0;
    %wait Ewait_35;
    %load/vec4 v0xaaaafe2fb1a0_0;
    %store/vec4 v0xaaaafe2fb280_0, 0, 2;
    %load/vec4 v0xaaaafe2fa920_0;
    %store/vec4 v0xaaaafe2fa9f0_0, 0, 1;
    %load/vec4 v0xaaaafe2fb840_0;
    %store/vec4 v0xaaaafe2fb910_0, 0, 2;
    %load/vec4 v0xaaaafe2fa630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0xaaaafe2fb1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_90.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_90.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_90.4, 6;
    %jmp T_90.6;
T_90.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2fb280_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2fa9f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaafe2fb910_0, 0, 2;
    %jmp T_90.6;
T_90.3 ;
    %load/vec4 v0xaaaafe2fb770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2fb280_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2fa9f0_0, 0, 1;
T_90.7 ;
    %jmp T_90.6;
T_90.4 ;
    %load/vec4 v0xaaaafe2fa920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2fa9f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaafe2fb910_0, 0, 2;
T_90.9 ;
    %jmp T_90.6;
T_90.6 ;
    %pop/vec4 1;
T_90.0 ;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0xaaaafe2f4d60;
T_91 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2fb9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaafe2fa920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2fb1a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaafe2fb5d0_0, 0;
    %assign/vec4 v0xaaaafe2fb450_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaafe2fb6b0_0, 0;
    %assign/vec4 v0xaaaafe2fb510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaafe2fb840_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0xaaaafe2fa9f0_0;
    %assign/vec4 v0xaaaafe2fa920_0, 0;
    %load/vec4 v0xaaaafe2fb280_0;
    %assign/vec4 v0xaaaafe2fb1a0_0, 0;
    %load/vec4 v0xaaaafe2fb910_0;
    %assign/vec4 v0xaaaafe2fb840_0, 0;
    %load/vec4 v0xaaaafe2fb770_0;
    %load/vec4 v0xaaaafe2fa920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0xaaaafe2fb1a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_91.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2fb510_0, 0;
    %load/vec4 v0xaaaafe2fb360_0;
    %assign/vec4 v0xaaaafe2fb450_0, 0;
    %jmp T_91.5;
T_91.4 ;
    %load/vec4 v0xaaaafe2fb1a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_91.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaafe2fb6b0_0, 0;
    %load/vec4 v0xaaaafe2fb360_0;
    %assign/vec4 v0xaaaafe2fb5d0_0, 0;
T_91.6 ;
T_91.5 ;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0xaaaafe2fc240;
T_92 ;
Ewait_36 .event/or E_0xaaaafe2fc3f0, E_0x0;
    %wait Ewait_36;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaafe2fc770_0, 0, 4;
    %fork t_1, S_0xaaaafe2fc470;
    %jmp t_0;
    .scope S_0xaaaafe2fc470;
t_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaafe2fc670_0, 0, 32;
T_92.0 ;
    %load/vec4 v0xaaaafe2fc670_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.1, 5;
    %load/vec4 v0xaaaafe2fc850_0;
    %alloc S_0xaaaafe285990;
    %load/vec4 v0xaaaafe2fc670_0;
    %store/vec4 v0xaaaafe1d2af0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaafe285990;
    %free S_0xaaaafe285990;
    %cmp/u;
    %jmp/0xz  T_92.2, 5;
    %load/vec4 v0xaaaafe2fc670_0;
    %pad/s 4;
    %store/vec4 v0xaaaafe2fc770_0, 0, 4;
T_92.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0xaaaafe2fc670_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0xaaaafe2fc670_0, 0, 32;
    %jmp T_92.0;
T_92.1 ;
    %end;
    .scope S_0xaaaafe2fc240;
t_0 %join;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0xaaaafe2fc970;
T_93 ;
Ewait_37 .event/or E_0xaaaafe2fcb90, E_0x0;
    %wait Ewait_37;
    %load/vec4 v0xaaaafe2fcc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_93.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_93.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_93.10, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.1 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.2 ;
    %pushi/vec4 495, 0, 64;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.3 ;
    %pushi/vec4 5490, 0, 64;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.4 ;
    %pushi/vec4 500895, 0, 64;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.5 ;
    %pushi/vec4 1000890, 0, 64;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.6 ;
    %pushi/vec4 540590850, 0, 64;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.7 ;
    %pushi/vec4 590590845, 0, 64;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.8 ;
    %pushi/vec4 3867930362, 0, 57;
    %concati/vec4 14, 0, 7;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.9 ;
    %pushi/vec4 3867734886, 0, 56;
    %concati/vec4 84, 0, 8;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.10 ;
    %pushi/vec4 3787506444, 0, 47;
    %concati/vec4 3342, 0, 17;
    %store/vec4 v0xaaaafe2fcd10_0, 0, 64;
    %jmp T_93.12;
T_93.12 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0xaaaafe2bb590;
T_94 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2fd810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd8b0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd8b0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd8b0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd8b0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd8b0, 0, 4;
    %jmp T_94.1;
T_94.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd370, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd370, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd8b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd370, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd370, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd8b0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd370, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd370, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd8b0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd370, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd370, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd8b0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd370, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd8b0, 0, 4;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0xaaaafe2bb590;
T_95 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2fd810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd950, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd950, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd950, 0, 4;
    %jmp T_95.1;
T_95.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd8b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd8b0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd950, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd8b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd8b0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd950, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd8b0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd950, 0, 4;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0xaaaafe2bb590;
T_96 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2fd810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd9f0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd9f0, 0, 4;
    %jmp T_96.1;
T_96.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd950, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd950, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd9f0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd950, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaafe2fd9f0, 0, 4;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0xaaaafe2bb590;
T_97 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2fd810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaafe2fda90_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd9f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fd9f0, 4;
    %add;
    %assign/vec4 v0xaaaafe2fda90_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0xaaaafe2bb590;
T_98 ;
    %wait E_0xaaaafe2b0de0;
    %load/vec4 v0xaaaafe2fd810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaafe2fdb30_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0xaaaafe2fd600_0;
    %and/r;
    %load/vec4 v0xaaaafe2fdb30_0;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0xaaaafe2fdb30_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaafe2fdb30_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0xaaaafe296670;
T_99 ;
T_99.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaafe2fe210_0;
    %inv;
    %store/vec4 v0xaaaafe2fe210_0, 0, 1;
    %jmp T_99.0;
    %end;
    .thread T_99;
    .scope S_0xaaaafe296670;
T_100 ;
    %vpi_call/w 4 37 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaafe296670 {0 0 0};
    %end;
    .thread T_100;
    .scope S_0xaaaafe296670;
T_101 ;
    %vpi_func 4 49 "$fopen" 32, "input2.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaafe2fe700_0, 0, 32;
    %load/vec4 v0xaaaafe2fe700_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.0, 4;
    %vpi_call/w 4 50 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input7.txt" {0 0 0};
T_101.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2fe210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2fea20_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaafe2fec80_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaafe2fe560_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2fe8a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaafe2fe960, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaafe2fe960, 4, 0;
    %pushi/vec4 3, 0, 32;
T_101.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_101.3, 5;
    %jmp/1 T_101.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaafe2fde70;
    %jmp T_101.2;
T_101.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2fea20_0, 0, 1;
    %wait E_0xaaaafe2fde70;
T_101.4 ;
    %load/vec4 v0xaaaafe2fe560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_101.5, 8;
    %vpi_func 4 65 "$fgetc" 32, v0xaaaafe2fe700_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaafe2fe110_0, 0, 32;
    %load/vec4 v0xaaaafe2fe110_0;
    %pushi/vec4 44, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaafe2fe110_0;
    %cmpi/e 10, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaafe2fe110_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_101.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2fea20_0, 0, 1;
    %load/vec4 v0xaaaafe2fe110_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0xaaaafe2fe560_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fe960, 4;
    %store/vec4 v0xaaaafe2fdf30_0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaafe2fe960, 4;
    %store/vec4 v0xaaaafe2fe030_0, 0, 64;
    %fork TD_aoc2_tb.load_bounds, S_0xaaaafe2fdcc0;
    %join;
    %load/vec4 v0xaaaafe2fe470_0;
    %load/vec4 v0xaaaafe2feba0_0;
    %add;
    %cast2;
    %store/vec4 v0xaaaafe2fe470_0, 0, 64;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaafe2fe8a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaafe2fe960, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaafe2fe960, 4, 0;
    %jmp T_101.7;
T_101.6 ;
    %load/vec4 v0xaaaafe2fe110_0;
    %pushi/vec4 45, 0, 32; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_101.8, 4;
    %load/vec4 v0xaaaafe2fe8a0_0;
    %inv;
    %store/vec4 v0xaaaafe2fe8a0_0, 0, 1;
    %jmp T_101.9;
T_101.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaafe2fea20_0, 0, 1;
    %load/vec4 v0xaaaafe2fe8a0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0xaaaafe2fe960, 4;
    %muli 10, 0, 64;
    %load/vec4 v0xaaaafe2fe110_0;
    %pad/u 64;
    %add;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %sub;
    %cast2;
    %load/vec4 v0xaaaafe2fe8a0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0xaaaafe2fe960, 4, 0;
T_101.9 ;
T_101.7 ;
    %jmp T_101.4;
T_101.5 ;
    %wait E_0xaaaafe2fde70;
    %vpi_call/w 4 85 "$display", "Id sum is: %0d", v0xaaaafe2fe470_0 {0 0 0};
    %load/vec4 v0xaaaafe2fe470_0;
    %pushi/vec4 3065384422, 0, 60;
    %concati/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 86 "$display", "Correct: %0b", S<0,vec4,u1> {1 0 0};
    %vpi_call/w 4 87 "$fclose", v0xaaaafe2fe700_0 {0 0 0};
    %vpi_call/w 4 88 "$finish" {0 0 0};
    %end;
    .thread T_101;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc2_tb.sv";
    "rtl/src/aoc2.sv";
    "rtl/src/aoc2_groupcount.sv";
    "rtl/src/aoc2_primcalc.sv";
    "rtl/src/aoc2_utils.sv";
