#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xaf33b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaf3540 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xae62d0 .functor NOT 1, L_0xb3eb40, C4<0>, C4<0>, C4<0>;
L_0xb3df30 .functor XOR 2, L_0xb3e850, L_0xb3e8f0, C4<00>, C4<00>;
L_0xb3ea30 .functor XOR 2, L_0xb3df30, L_0xb3e990, C4<00>, C4<00>;
v0xb3abf0_0 .net *"_ivl_10", 1 0, L_0xb3e990;  1 drivers
v0xb3acf0_0 .net *"_ivl_12", 1 0, L_0xb3ea30;  1 drivers
v0xb3add0_0 .net *"_ivl_2", 1 0, L_0xb3e7b0;  1 drivers
v0xb3ae90_0 .net *"_ivl_4", 1 0, L_0xb3e850;  1 drivers
v0xb3af70_0 .net *"_ivl_6", 1 0, L_0xb3e8f0;  1 drivers
v0xb3b0a0_0 .net *"_ivl_8", 1 0, L_0xb3df30;  1 drivers
v0xb3b180_0 .net "a", 0 0, v0xb38550_0;  1 drivers
v0xb3b220_0 .net "b", 0 0, v0xb385f0_0;  1 drivers
v0xb3b2c0_0 .net "c", 0 0, v0xb38690_0;  1 drivers
v0xb3b360_0 .var "clk", 0 0;
v0xb3b400_0 .net "d", 0 0, v0xb387d0_0;  1 drivers
v0xb3b4a0_0 .net "out_pos_dut", 0 0, L_0xb3e620;  1 drivers
v0xb3b540_0 .net "out_pos_ref", 0 0, L_0xb3cb80;  1 drivers
v0xb3b5e0_0 .net "out_sop_dut", 0 0, L_0xb3da20;  1 drivers
v0xb3b680_0 .net "out_sop_ref", 0 0, L_0xb12d00;  1 drivers
v0xb3b720_0 .var/2u "stats1", 223 0;
v0xb3b7c0_0 .var/2u "strobe", 0 0;
v0xb3b970_0 .net "tb_match", 0 0, L_0xb3eb40;  1 drivers
v0xb3ba40_0 .net "tb_mismatch", 0 0, L_0xae62d0;  1 drivers
v0xb3bae0_0 .net "wavedrom_enable", 0 0, v0xb38aa0_0;  1 drivers
v0xb3bbb0_0 .net "wavedrom_title", 511 0, v0xb38b40_0;  1 drivers
L_0xb3e7b0 .concat [ 1 1 0 0], L_0xb3cb80, L_0xb12d00;
L_0xb3e850 .concat [ 1 1 0 0], L_0xb3cb80, L_0xb12d00;
L_0xb3e8f0 .concat [ 1 1 0 0], L_0xb3e620, L_0xb3da20;
L_0xb3e990 .concat [ 1 1 0 0], L_0xb3cb80, L_0xb12d00;
L_0xb3eb40 .cmp/eeq 2, L_0xb3e7b0, L_0xb3ea30;
S_0xaf36d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xaf3540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xae66b0 .functor AND 1, v0xb38690_0, v0xb387d0_0, C4<1>, C4<1>;
L_0xae6a90 .functor NOT 1, v0xb38550_0, C4<0>, C4<0>, C4<0>;
L_0xae6e70 .functor NOT 1, v0xb385f0_0, C4<0>, C4<0>, C4<0>;
L_0xae70f0 .functor AND 1, L_0xae6a90, L_0xae6e70, C4<1>, C4<1>;
L_0xafdf40 .functor AND 1, L_0xae70f0, v0xb38690_0, C4<1>, C4<1>;
L_0xb12d00 .functor OR 1, L_0xae66b0, L_0xafdf40, C4<0>, C4<0>;
L_0xb3c000 .functor NOT 1, v0xb385f0_0, C4<0>, C4<0>, C4<0>;
L_0xb3c070 .functor OR 1, L_0xb3c000, v0xb387d0_0, C4<0>, C4<0>;
L_0xb3c180 .functor AND 1, v0xb38690_0, L_0xb3c070, C4<1>, C4<1>;
L_0xb3c240 .functor NOT 1, v0xb38550_0, C4<0>, C4<0>, C4<0>;
L_0xb3c310 .functor OR 1, L_0xb3c240, v0xb385f0_0, C4<0>, C4<0>;
L_0xb3c380 .functor AND 1, L_0xb3c180, L_0xb3c310, C4<1>, C4<1>;
L_0xb3c500 .functor NOT 1, v0xb385f0_0, C4<0>, C4<0>, C4<0>;
L_0xb3c570 .functor OR 1, L_0xb3c500, v0xb387d0_0, C4<0>, C4<0>;
L_0xb3c490 .functor AND 1, v0xb38690_0, L_0xb3c570, C4<1>, C4<1>;
L_0xb3c700 .functor NOT 1, v0xb38550_0, C4<0>, C4<0>, C4<0>;
L_0xb3c800 .functor OR 1, L_0xb3c700, v0xb387d0_0, C4<0>, C4<0>;
L_0xb3c8c0 .functor AND 1, L_0xb3c490, L_0xb3c800, C4<1>, C4<1>;
L_0xb3ca70 .functor XNOR 1, L_0xb3c380, L_0xb3c8c0, C4<0>, C4<0>;
v0xae5c00_0 .net *"_ivl_0", 0 0, L_0xae66b0;  1 drivers
v0xae6000_0 .net *"_ivl_12", 0 0, L_0xb3c000;  1 drivers
v0xae63e0_0 .net *"_ivl_14", 0 0, L_0xb3c070;  1 drivers
v0xae67c0_0 .net *"_ivl_16", 0 0, L_0xb3c180;  1 drivers
v0xae6ba0_0 .net *"_ivl_18", 0 0, L_0xb3c240;  1 drivers
v0xae6f80_0 .net *"_ivl_2", 0 0, L_0xae6a90;  1 drivers
v0xae7200_0 .net *"_ivl_20", 0 0, L_0xb3c310;  1 drivers
v0xb36ac0_0 .net *"_ivl_24", 0 0, L_0xb3c500;  1 drivers
v0xb36ba0_0 .net *"_ivl_26", 0 0, L_0xb3c570;  1 drivers
v0xb36c80_0 .net *"_ivl_28", 0 0, L_0xb3c490;  1 drivers
v0xb36d60_0 .net *"_ivl_30", 0 0, L_0xb3c700;  1 drivers
v0xb36e40_0 .net *"_ivl_32", 0 0, L_0xb3c800;  1 drivers
v0xb36f20_0 .net *"_ivl_36", 0 0, L_0xb3ca70;  1 drivers
L_0x7f5652da5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb36fe0_0 .net *"_ivl_38", 0 0, L_0x7f5652da5018;  1 drivers
v0xb370c0_0 .net *"_ivl_4", 0 0, L_0xae6e70;  1 drivers
v0xb371a0_0 .net *"_ivl_6", 0 0, L_0xae70f0;  1 drivers
v0xb37280_0 .net *"_ivl_8", 0 0, L_0xafdf40;  1 drivers
v0xb37360_0 .net "a", 0 0, v0xb38550_0;  alias, 1 drivers
v0xb37420_0 .net "b", 0 0, v0xb385f0_0;  alias, 1 drivers
v0xb374e0_0 .net "c", 0 0, v0xb38690_0;  alias, 1 drivers
v0xb375a0_0 .net "d", 0 0, v0xb387d0_0;  alias, 1 drivers
v0xb37660_0 .net "out_pos", 0 0, L_0xb3cb80;  alias, 1 drivers
v0xb37720_0 .net "out_sop", 0 0, L_0xb12d00;  alias, 1 drivers
v0xb377e0_0 .net "pos0", 0 0, L_0xb3c380;  1 drivers
v0xb378a0_0 .net "pos1", 0 0, L_0xb3c8c0;  1 drivers
L_0xb3cb80 .functor MUXZ 1, L_0x7f5652da5018, L_0xb3c380, L_0xb3ca70, C4<>;
S_0xb37a20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xaf3540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb38550_0 .var "a", 0 0;
v0xb385f0_0 .var "b", 0 0;
v0xb38690_0 .var "c", 0 0;
v0xb38730_0 .net "clk", 0 0, v0xb3b360_0;  1 drivers
v0xb387d0_0 .var "d", 0 0;
v0xb388c0_0 .var/2u "fail", 0 0;
v0xb38960_0 .var/2u "fail1", 0 0;
v0xb38a00_0 .net "tb_match", 0 0, L_0xb3eb40;  alias, 1 drivers
v0xb38aa0_0 .var "wavedrom_enable", 0 0;
v0xb38b40_0 .var "wavedrom_title", 511 0;
E_0xaf1d20/0 .event negedge, v0xb38730_0;
E_0xaf1d20/1 .event posedge, v0xb38730_0;
E_0xaf1d20 .event/or E_0xaf1d20/0, E_0xaf1d20/1;
S_0xb37d50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb37a20;
 .timescale -12 -12;
v0xb37f90_0 .var/2s "i", 31 0;
E_0xaf1bc0 .event posedge, v0xb38730_0;
S_0xb38090 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb37a20;
 .timescale -12 -12;
v0xb38290_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb38370 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb37a20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb38d20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xaf3540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb3cd30 .functor NOT 1, v0xb38550_0, C4<0>, C4<0>, C4<0>;
L_0xb3cdc0 .functor NOT 1, v0xb385f0_0, C4<0>, C4<0>, C4<0>;
L_0xb3cf60 .functor AND 1, L_0xb3cd30, L_0xb3cdc0, C4<1>, C4<1>;
L_0xb3d070 .functor NOT 1, v0xb38690_0, C4<0>, C4<0>, C4<0>;
L_0xb3d220 .functor AND 1, L_0xb3cf60, L_0xb3d070, C4<1>, C4<1>;
L_0xb3d330 .functor AND 1, L_0xb3d220, v0xb387d0_0, C4<1>, C4<1>;
L_0xb3d540 .functor AND 1, v0xb38550_0, v0xb385f0_0, C4<1>, C4<1>;
L_0xb3d6c0 .functor AND 1, L_0xb3d540, v0xb38690_0, C4<1>, C4<1>;
L_0xb3d7d0 .functor OR 1, L_0xb3d330, L_0xb3d6c0, C4<0>, C4<0>;
L_0xb3d8e0 .functor AND 1, v0xb38550_0, v0xb385f0_0, C4<1>, C4<1>;
L_0xb3d9b0 .functor AND 1, L_0xb3d8e0, v0xb387d0_0, C4<1>, C4<1>;
L_0xb3da20 .functor OR 1, L_0xb3d7d0, L_0xb3d9b0, C4<0>, C4<0>;
L_0xb3dbf0 .functor NOT 1, v0xb38550_0, C4<0>, C4<0>, C4<0>;
L_0xb3dc60 .functor NOT 1, v0xb385f0_0, C4<0>, C4<0>, C4<0>;
L_0xb3db80 .functor NOT 1, v0xb38690_0, C4<0>, C4<0>, C4<0>;
v0xb38ee0_0 .net *"_ivl_0", 0 0, L_0xb3cd30;  1 drivers
v0xb38fc0_0 .net *"_ivl_10", 0 0, L_0xb3d330;  1 drivers
v0xb390a0_0 .net *"_ivl_12", 0 0, L_0xb3d540;  1 drivers
v0xb39190_0 .net *"_ivl_14", 0 0, L_0xb3d6c0;  1 drivers
v0xb39270_0 .net *"_ivl_16", 0 0, L_0xb3d7d0;  1 drivers
v0xb393a0_0 .net *"_ivl_18", 0 0, L_0xb3d8e0;  1 drivers
v0xb39480_0 .net *"_ivl_2", 0 0, L_0xb3cdc0;  1 drivers
v0xb39560_0 .net *"_ivl_20", 0 0, L_0xb3d9b0;  1 drivers
v0xb39640_0 .net *"_ivl_24", 0 0, L_0xb3dbf0;  1 drivers
v0xb397b0_0 .net *"_ivl_26", 0 0, L_0xb3dc60;  1 drivers
v0xb39890_0 .net *"_ivl_28", 0 0, L_0xb3dd50;  1 drivers
v0xb39970_0 .net *"_ivl_30", 0 0, L_0xb3db80;  1 drivers
v0xb39a50_0 .net *"_ivl_32", 0 0, L_0xb3de90;  1 drivers
v0xb39b30_0 .net *"_ivl_34", 0 0, L_0xb3e040;  1 drivers
v0xb39c10_0 .net *"_ivl_36", 0 0, L_0xb3e130;  1 drivers
v0xb39cf0_0 .net *"_ivl_38", 0 0, L_0xb3e1d0;  1 drivers
v0xb39dd0_0 .net *"_ivl_4", 0 0, L_0xb3cf60;  1 drivers
v0xb39fc0_0 .net *"_ivl_41", 0 0, L_0xb3e2c0;  1 drivers
v0xb3a0a0_0 .net *"_ivl_42", 0 0, L_0xb3e440;  1 drivers
v0xb3a180_0 .net *"_ivl_44", 0 0, L_0xb3e4e0;  1 drivers
v0xb3a260_0 .net *"_ivl_6", 0 0, L_0xb3d070;  1 drivers
v0xb3a340_0 .net *"_ivl_8", 0 0, L_0xb3d220;  1 drivers
v0xb3a420_0 .net "a", 0 0, v0xb38550_0;  alias, 1 drivers
v0xb3a4c0_0 .net "b", 0 0, v0xb385f0_0;  alias, 1 drivers
v0xb3a5b0_0 .net "c", 0 0, v0xb38690_0;  alias, 1 drivers
v0xb3a6a0_0 .net "d", 0 0, v0xb387d0_0;  alias, 1 drivers
v0xb3a790_0 .net "out_pos", 0 0, L_0xb3e620;  alias, 1 drivers
v0xb3a850_0 .net "out_sop", 0 0, L_0xb3da20;  alias, 1 drivers
L_0xb3dd50 .arith/sum 1, L_0xb3dbf0, L_0xb3dc60;
L_0xb3de90 .arith/sum 1, L_0xb3dd50, L_0xb3db80;
L_0xb3e040 .arith/sum 1, L_0xb3de90, v0xb387d0_0;
L_0xb3e130 .arith/sum 1, v0xb38550_0, v0xb385f0_0;
L_0xb3e1d0 .arith/sum 1, L_0xb3e130, v0xb38690_0;
L_0xb3e2c0 .arith/mult 1, L_0xb3e040, L_0xb3e1d0;
L_0xb3e440 .arith/sum 1, v0xb38550_0, v0xb385f0_0;
L_0xb3e4e0 .arith/sum 1, L_0xb3e440, v0xb387d0_0;
L_0xb3e620 .arith/mult 1, L_0xb3e2c0, L_0xb3e4e0;
S_0xb3a9d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xaf3540;
 .timescale -12 -12;
E_0xadb9f0 .event anyedge, v0xb3b7c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb3b7c0_0;
    %nor/r;
    %assign/vec4 v0xb3b7c0_0, 0;
    %wait E_0xadb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb37a20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb388c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb38960_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb37a20;
T_4 ;
    %wait E_0xaf1d20;
    %load/vec4 v0xb38a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb388c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb37a20;
T_5 ;
    %wait E_0xaf1bc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %wait E_0xaf1bc0;
    %load/vec4 v0xb388c0_0;
    %store/vec4 v0xb38960_0, 0, 1;
    %fork t_1, S_0xb37d50;
    %jmp t_0;
    .scope S_0xb37d50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb37f90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb37f90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xaf1bc0;
    %load/vec4 v0xb37f90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb37f90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb37f90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb37a20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaf1d20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb387d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb38690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb385f0_0, 0;
    %assign/vec4 v0xb38550_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb388c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb38960_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xaf3540;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3b7c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xaf3540;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb3b360_0;
    %inv;
    %store/vec4 v0xb3b360_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xaf3540;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb38730_0, v0xb3ba40_0, v0xb3b180_0, v0xb3b220_0, v0xb3b2c0_0, v0xb3b400_0, v0xb3b680_0, v0xb3b5e0_0, v0xb3b540_0, v0xb3b4a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xaf3540;
T_9 ;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xaf3540;
T_10 ;
    %wait E_0xaf1d20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb3b720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3b720_0, 4, 32;
    %load/vec4 v0xb3b970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3b720_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb3b720_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3b720_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb3b680_0;
    %load/vec4 v0xb3b680_0;
    %load/vec4 v0xb3b5e0_0;
    %xor;
    %load/vec4 v0xb3b680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3b720_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3b720_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb3b540_0;
    %load/vec4 v0xb3b540_0;
    %load/vec4 v0xb3b4a0_0;
    %xor;
    %load/vec4 v0xb3b540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3b720_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb3b720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb3b720_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response0/top_module.sv";
