###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 18:56:01 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   haddr[22]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.817
= Slack Time                    0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew |  Delay | Arrival | Required | 
     |               |              |         |       |        |  Time   |   Time   | 
     |---------------+--------------+---------+-------+--------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |        |   0.000 |    0.333 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 |  0.128 |   0.128 |    0.461 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 |  0.111 |   0.240 |    0.573 | 
     | U4149         | B ^ -> Y ^   | AND2X2  | 0.837 |  0.485 |   0.724 |    1.057 | 
     | U8978         | A ^ -> Y v   | INVX1   | 0.497 |  0.533 |   1.257 |    1.590 | 
     | U7113         | A v -> Y v   | OR2X2   | 0.046 |  0.168 |   1.425 |    1.758 | 
     | U7112         | A v -> Y ^   | INVX1   | 0.478 |  0.017 |   1.442 |    1.775 | 
     | U5448         | B ^ -> Y ^   | OR2X2   | 0.147 | -0.003 |   1.439 |    1.772 | 
     | U5447         | A ^ -> Y v   | INVX1   | 0.004 |  0.054 |   1.493 |    1.826 | 
     | U4396         | A v -> Y v   | AND2X2  | 0.052 |  0.033 |   1.526 |    1.859 | 
     | U7438         | A v -> Y ^   | INVX1   | 0.478 |  0.022 |   1.549 |    1.882 | 
     | U9984         | A ^ -> Y v   | NOR3X1  | 0.138 |  0.165 |   1.713 |    2.046 | 
     | U9985         | C v -> Y ^   | NAND3X1 | 0.093 |  0.101 |   1.815 |    2.148 | 
     |               | haddr[22] ^  |         | 0.093 |  0.002 |   1.817 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   haddr[31]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.804
= Slack Time                    0.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.346 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.474 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.524 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.579 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.604 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.644 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.788 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.260 | 
     | U9898         | B ^ -> Y v   | AOI22X1 | 0.455 | 0.456 |   1.371 |    1.716 | 
     | U5547         | A v -> Y v   | BUFX2   | 0.212 | 0.102 |   1.472 |    1.818 | 
     | U4363         | B v -> Y v   | AND2X2  | 0.051 | 0.090 |   1.562 |    1.908 | 
     | U7643         | A v -> Y ^   | INVX1   | 0.478 | 0.020 |   1.582 |    1.927 | 
     | U9901         | B ^ -> Y v   | NOR3X1  | 0.117 | 0.163 |   1.745 |    2.091 | 
     | U9902         | C v -> Y ^   | NAND3X1 | 0.040 | 0.059 |   1.804 |    2.150 | 
     |               | haddr[31] ^  |         | 0.040 | 0.000 |   1.804 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   haddr[61]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.801
= Slack Time                    0.349
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.349 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.478 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.589 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.705 | 
     | U5091         | A v -> Y v   | OR2X2   | 0.136 | 0.110 |   0.466 |    0.815 | 
     | U5092         | A v -> Y ^   | INVX2   | 1.138 | 0.533 |   0.999 |    1.348 | 
     | U9619         | B ^ -> Y v   | AOI22X1 | 0.439 | 0.361 |   1.360 |    1.710 | 
     | U5465         | A v -> Y v   | BUFX2   | 0.208 | 0.107 |   1.467 |    1.816 | 
     | U4268         | B v -> Y v   | AND2X2  | 0.051 | 0.089 |   1.556 |    1.905 | 
     | U7678         | A v -> Y ^   | INVX1   | 0.478 | 0.020 |   1.576 |    1.926 | 
     | U9620         | C ^ -> Y v   | NOR3X1  | 0.132 | 0.147 |   1.724 |    2.073 | 
     | U9621         | C v -> Y ^   | NAND3X1 | 0.061 | 0.077 |   1.800 |    2.149 | 
     |               | haddr[61] ^  |         | 0.061 | 0.001 |   1.801 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   haddr[54]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.797
= Slack Time                    0.353
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.353 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.481 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.531 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.586 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.611 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.651 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.795 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.267 | 
     | U9686         | B ^ -> Y v   | AOI22X1 | 0.450 | 0.455 |   1.370 |    1.722 | 
     | U5485         | A v -> Y v   | BUFX2   | 0.212 | 0.104 |   1.474 |    1.827 | 
     | U4271         | B v -> Y v   | AND2X2  | 0.051 | 0.090 |   1.563 |    1.916 | 
     | U7684         | A v -> Y ^   | INVX1   | 0.478 | 0.020 |   1.584 |    1.936 | 
     | U9687         | C ^ -> Y v   | NOR3X1  | 0.129 | 0.145 |   1.729 |    2.082 | 
     | U9688         | C v -> Y ^   | NAND3X1 | 0.050 | 0.068 |   1.797 |    2.150 | 
     |               | haddr[54] ^  |         | 0.050 | 0.000 |   1.797 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   haddr[20]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.792
= Slack Time                    0.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.358 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.487 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.536 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.591 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.617 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.657 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.801 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.273 | 
     | U9998         | B ^ -> Y v   | AOI22X1 | 0.450 | 0.442 |   1.357 |    1.715 | 
     | U5578         | A v -> Y v   | BUFX2   | 0.211 | 0.103 |   1.460 |    1.818 | 
     | U4609         | B v -> Y v   | AND2X2  | 0.052 | 0.091 |   1.551 |    1.909 | 
     | U7440         | A v -> Y ^   | INVX1   | 0.478 | 0.019 |   1.570 |    1.928 | 
     | U10003        | A ^ -> Y v   | NOR3X1  | 0.131 | 0.159 |   1.729 |    2.087 | 
     | U10004        | C v -> Y ^   | NAND3X1 | 0.041 | 0.063 |   1.792 |    2.150 | 
     |               | haddr[20] ^  |         | 0.041 | 0.000 |   1.792 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   haddr[29]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.788
= Slack Time                    0.362
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.362 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.491 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.602 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.718 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.831 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.438 | 
     | U9918         | D ^ -> Y v   | AOI22X1 | 0.418 | 0.278 |   1.353 |    1.716 | 
     | U5553         | A v -> Y v   | BUFX2   | 0.202 | 0.113 |   1.466 |    1.829 | 
     | U4429         | B v -> Y v   | AND2X2  | 0.052 | 0.090 |   1.556 |    1.919 | 
     | U7709         | A v -> Y ^   | INVX1   | 0.478 | 0.020 |   1.577 |    1.939 | 
     | U9919         | C ^ -> Y v   | NOR3X1  | 0.117 | 0.151 |   1.728 |    2.090 | 
     | U9920         | C v -> Y ^   | NAND3X1 | 0.040 | 0.059 |   1.787 |    2.150 | 
     |               | haddr[29] ^  |         | 0.040 | 0.000 |   1.788 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   haddr[26]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.783
= Slack Time                    0.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.367 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.496 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.607 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.723 | 
     | U5091         | A v -> Y v   | OR2X2   | 0.136 | 0.110 |   0.466 |    0.833 | 
     | U5092         | A v -> Y ^   | INVX2   | 1.138 | 0.533 |   0.999 |    1.366 | 
     | U9945         | D ^ -> Y v   | AOI22X1 | 0.488 | 0.367 |   1.367 |    1.734 | 
     | U5561         | A v -> Y v   | BUFX2   | 0.219 | 0.089 |   1.455 |    1.822 | 
     | U4577         | B v -> Y v   | AND2X2  | 0.052 | 0.091 |   1.546 |    1.913 | 
     | U7648         | A v -> Y ^   | INVX1   | 0.478 | 0.020 |   1.566 |    1.933 | 
     | U9948         | B ^ -> Y v   | NOR3X1  | 0.110 | 0.155 |   1.721 |    2.089 | 
     | U9949         | C v -> Y ^   | NAND3X1 | 0.042 | 0.061 |   1.783 |    2.150 | 
     |               | haddr[26] ^  |         | 0.042 | 0.000 |   1.783 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   haddr[40]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.783
= Slack Time                    0.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew |  Delay | Arrival | Required | 
     |               |              |         |       |        |  Time   |   Time   | 
     |---------------+--------------+---------+-------+--------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |        |   0.000 |    0.368 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 |  0.128 |   0.129 |    0.496 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 |  0.111 |   0.240 |    0.607 | 
     | U4149         | B ^ -> Y ^   | AND2X2  | 0.837 |  0.485 |   0.724 |    1.092 | 
     | U8978         | A ^ -> Y v   | INVX1   | 0.497 |  0.533 |   1.257 |    1.625 | 
     | U7099         | A v -> Y v   | OR2X2   | 0.047 |  0.168 |   1.426 |    1.793 | 
     | U7098         | A v -> Y ^   | INVX1   | 0.478 |  0.016 |   1.442 |    1.809 | 
     | U5434         | B ^ -> Y ^   | OR2X2   | 0.148 | -0.002 |   1.440 |    1.807 | 
     | U5433         | A ^ -> Y v   | INVX1   | 0.003 |  0.053 |   1.493 |    1.861 | 
     | U4467         | A v -> Y v   | AND2X2  | 0.051 |  0.031 |   1.524 |    1.892 | 
     | U7420         | A v -> Y ^   | INVX1   | 0.478 |  0.023 |   1.547 |    1.915 | 
     | U9816         | A ^ -> Y v   | NOR3X1  | 0.141 |  0.167 |   1.714 |    2.082 | 
     | U9817         | C v -> Y ^   | NAND3X1 | 0.045 |  0.068 |   1.782 |    2.150 | 
     |               | haddr[40] ^  |         | 0.045 |  0.000 |   1.783 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   haddr[62]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.775
= Slack Time                    0.375
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.375 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.504 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.615 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.731 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.843 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.450 | 
     | U9607         | B ^ -> Y v   | AOI22X1 | 0.413 | 0.261 |   1.336 |    1.711 | 
     | U5460         | A v -> Y v   | BUFX2   | 0.198 | 0.113 |   1.449 |    1.824 | 
     | U4588         | B v -> Y v   | AND2X2  | 0.050 | 0.087 |   1.535 |    1.910 | 
     | U7398         | A v -> Y ^   | INVX1   | 0.478 | 0.019 |   1.554 |    1.929 | 
     | U9611         | A ^ -> Y v   | NOR3X1  | 0.129 | 0.158 |   1.712 |    2.087 | 
     | U9612         | C v -> Y ^   | NAND3X1 | 0.041 | 0.063 |   1.775 |    2.150 | 
     |               | haddr[62] ^  |         | 0.041 | 0.000 |   1.775 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   haddr[42]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.772
= Slack Time                    0.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.378 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.507 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.618 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.734 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.846 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.453 | 
     | U9796         | B ^ -> Y v   | AOI22X1 | 0.446 | 0.253 |   1.329 |    1.707 | 
     | U5517         | A v -> Y v   | BUFX2   | 0.210 | 0.105 |   1.433 |    1.811 | 
     | U4277         | B v -> Y v   | AND2X2  | 0.053 | 0.094 |   1.527 |    1.905 | 
     | U7696         | A v -> Y ^   | INVX1   | 0.478 | 0.023 |   1.550 |    1.928 | 
     | U9797         | C ^ -> Y v   | NOR3X1  | 0.142 | 0.155 |   1.705 |    2.083 | 
     | U9798         | C v -> Y ^   | NAND3X1 | 0.038 | 0.067 |   1.772 |    2.150 | 
     |               | haddr[42] ^  |         | 0.038 | 0.000 |   1.772 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   haddr[37]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.767
= Slack Time                    0.383
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.383 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.512 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.623 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.739 | 
     | U5087         | A v -> Y v   | OR2X2   | 0.120 | 0.116 |   0.472 |    0.855 | 
     | U5088         | A v -> Y ^   | INVX2   | 1.149 | 0.493 |   0.965 |    1.349 | 
     | U9842         | D ^ -> Y v   | AOI22X1 | 0.440 | 0.351 |   1.316 |    1.699 | 
     | U5530         | A v -> Y v   | BUFX2   | 0.208 | 0.107 |   1.423 |    1.806 | 
     | U4330         | B v -> Y v   | AND2X2  | 0.051 | 0.088 |   1.511 |    1.895 | 
     | U7701         | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   1.532 |    1.916 | 
     | U9843         | C ^ -> Y v   | NOR3X1  | 0.123 | 0.155 |   1.688 |    2.071 | 
     | U9844         | C v -> Y ^   | NAND3X1 | 0.062 | 0.078 |   1.766 |    2.149 | 
     |               | haddr[37] ^  |         | 0.062 | 0.001 |   1.767 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   haddr[23]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.758
= Slack Time                    0.392
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.392 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.520 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.570 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.625 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.651 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.691 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.835 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.306 | 
     | U9972         | D ^ -> Y v   | AOI22X1 | 0.463 | 0.381 |   1.296 |    1.688 | 
     | U5569         | A v -> Y v   | BUFX2   | 0.214 | 0.099 |   1.394 |    1.786 | 
     | U4608         | B v -> Y v   | AND2X2  | 0.052 | 0.091 |   1.485 |    1.877 | 
     | U7437         | A v -> Y ^   | INVX1   | 0.478 | 0.019 |   1.504 |    1.896 | 
     | U9976         | A ^ -> Y v   | NOR3X1  | 0.133 | 0.161 |   1.665 |    2.057 | 
     | U9977         | C v -> Y ^   | NAND3X1 | 0.085 | 0.092 |   1.756 |    2.148 | 
     |               | haddr[23] ^  |         | 0.085 | 0.002 |   1.758 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   haddr[56]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.753
= Slack Time                    0.397
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.397 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.525 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.636 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.752 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.865 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.472 | 
     | U9665         | D ^ -> Y v   | AOI22X1 | 0.594 | 0.290 |   1.365 |    1.762 | 
     | U5478         | A v -> Y v   | BUFX2   | 0.244 | 0.049 |   1.413 |    1.810 | 
     | U4359         | B v -> Y v   | AND2X2  | 0.055 | 0.098 |   1.511 |    1.908 | 
     | U7618         | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   1.532 |    1.929 | 
     | U9668         | B ^ -> Y v   | NOR3X1  | 0.131 | 0.156 |   1.688 |    2.085 | 
     | U9669         | C v -> Y ^   | NAND3X1 | 0.043 | 0.065 |   1.753 |    2.150 | 
     |               | haddr[56] ^  |         | 0.043 | 0.000 |   1.753 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   haddr[35]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.750
= Slack Time                    0.400
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.400 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.529 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.578 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.633 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.659 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.699 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.843 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.315 | 
     | U9859         | D ^ -> Y v   | AOI22X1 | 0.503 | 0.389 |   1.304 |    1.704 | 
     | U5535         | A v -> Y v   | BUFX2   | 0.223 | 0.083 |   1.387 |    1.787 | 
     | U4444         | B v -> Y v   | AND2X2  | 0.052 | 0.091 |   1.478 |    1.878 | 
     | U7639         | A v -> Y ^   | INVX1   | 0.478 | 0.019 |   1.497 |    1.897 | 
     | U9862         | B ^ -> Y v   | NOR3X1  | 0.112 | 0.159 |   1.656 |    2.057 | 
     | U9863         | C v -> Y ^   | NAND3X1 | 0.090 | 0.091 |   1.748 |    2.148 | 
     |               | haddr[35] ^  |         | 0.090 | 0.002 |   1.750 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   haddr[4]         (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.746
= Slack Time                    0.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.404 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.532 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.643 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.759 | 
     | U5095         | A v -> Y v   | OR2X2   | 0.095 | 0.112 |   0.468 |    0.872 | 
     | U5096         | A v -> Y ^   | INVX2   | 1.227 | 0.304 |   0.772 |    1.176 | 
     | U10149        | B ^ -> Y v   | AOI22X1 | 0.594 | 0.569 |   1.341 |    1.745 | 
     | U5623         | A v -> Y v   | BUFX2   | 0.244 | 0.049 |   1.390 |    1.794 | 
     | U4454         | B v -> Y v   | AND2X2  | 0.054 | 0.096 |   1.486 |    1.889 | 
     | U7669         | A v -> Y ^   | INVX1   | 0.478 | 0.022 |   1.508 |    1.911 | 
     | U10152        | B ^ -> Y v   | NOR3X1  | 0.145 | 0.166 |   1.674 |    2.078 | 
     | U10153        | C v -> Y ^   | NAND3X1 | 0.043 | 0.072 |   1.746 |    2.150 | 
     |               | haddr[4] ^   |         | 0.043 | 0.000 |   1.746 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   haddr[14]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.718
= Slack Time                    0.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.432 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.561 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.672 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.788 | 
     | U5095         | A v -> Y v   | OR2X2   | 0.095 | 0.112 |   0.468 |    0.900 | 
     | U5096         | A v -> Y ^   | INVX2   | 1.227 | 0.304 |   0.772 |    1.204 | 
     | U10056        | D ^ -> Y v   | AOI22X1 | 0.599 | 0.535 |   1.307 |    1.739 | 
     | U5597         | A v -> Y v   | BUFX2   | 0.245 | 0.047 |   1.354 |    1.786 | 
     | U4367         | B v -> Y v   | AND2X2  | 0.054 | 0.096 |   1.449 |    1.882 | 
     | U7659         | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   1.470 |    1.903 | 
     | U10058        | B ^ -> Y v   | NOR3X1  | 0.144 | 0.166 |   1.636 |    2.069 | 
     | U10059        | C v -> Y ^   | NAND3X1 | 0.060 | 0.081 |   1.717 |    2.149 | 
     |               | haddr[14] ^  |         | 0.060 | 0.001 |   1.718 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   haddr[28]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.716
= Slack Time                    0.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.434 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.562 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.673 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.789 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.902 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.509 | 
     | U9926         | D ^ -> Y v   | AOI22X1 | 0.573 | 0.234 |   1.310 |    1.743 | 
     | U5555         | A v -> Y v   | BUFX2   | 0.240 | 0.057 |   1.367 |    1.800 | 
     | U4365         | B v -> Y v   | AND2X2  | 0.058 | 0.095 |   1.462 |    1.895 | 
     | U7646         | A v -> Y ^   | INVX1   | 0.478 | 0.023 |   1.485 |    1.918 | 
     | U9929         | B ^ -> Y v   | NOR3X1  | 0.115 | 0.162 |   1.647 |    2.080 | 
     | U9930         | C v -> Y ^   | NAND3X1 | 0.055 | 0.069 |   1.716 |    2.150 | 
     |               | haddr[28] ^  |         | 0.055 | 0.000 |   1.716 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   haddr[59]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.716
= Slack Time                    0.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.434 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.563 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.674 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.790 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.902 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.509 | 
     | U9635         | B ^ -> Y v   | AOI22X1 | 0.412 | 0.306 |   1.381 |    1.816 | 
     | U5469         | A v -> Y v   | BUFX2   | 0.198 | 0.113 |   1.494 |    1.928 | 
     | U4590         | B v -> Y v   | AND2X2  | 0.092 | 0.088 |   1.582 |    2.016 | 
     | U7401         | A v -> Y ^   | INVX1   | 0.018 | 0.033 |   1.615 |    2.049 | 
     | U9640         | A ^ -> Y v   | NOR3X1  | 0.113 | 0.041 |   1.656 |    2.090 | 
     | U9641         | C v -> Y ^   | NAND3X1 | 0.043 | 0.060 |   1.716 |    2.150 | 
     |               | haddr[59] ^  |         | 0.043 | 0.000 |   1.716 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   haddr[25]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.713
= Slack Time                    0.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.437 | 
     | \r_ptr_reg[2] | CLK ^ -> Q v | DFFSR   | 0.011 | 0.127 |   0.127 |    0.564 | 
     | U9581         | A v -> Y v   | BUFX2   | 0.033 | 0.056 |   0.183 |    0.620 | 
     | U9584         | A v -> Y ^   | INVX1   | 0.040 | 0.048 |   0.231 |    0.668 | 
     | U9598         | C ^ -> Y v   | NAND3X1 | 0.016 | 0.018 |   0.248 |    0.685 | 
     | U8095         | A v -> Y v   | BUFX2   | 0.008 | 0.038 |   0.286 |    0.723 | 
     | U5093         | B v -> Y v   | OR2X2   | 0.164 | 0.124 |   0.410 |    0.847 | 
     | U5094         | A v -> Y ^   | INVX2   | 1.071 | 0.602 |   1.012 |    1.449 | 
     | U9953         | B ^ -> Y v   | AOI22X1 | 0.419 | 0.258 |   1.270 |    1.707 | 
     | U5563         | A v -> Y v   | BUFX2   | 0.204 | 0.115 |   1.385 |    1.822 | 
     | U4395         | B v -> Y v   | AND2X2  | 0.050 | 0.088 |   1.473 |    1.909 | 
     | U7435         | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   1.491 |    1.928 | 
     | U9957         | A ^ -> Y v   | NOR3X1  | 0.131 | 0.160 |   1.650 |    2.087 | 
     | U9958         | C v -> Y ^   | NAND3X1 | 0.036 | 0.063 |   1.713 |    2.150 | 
     |               | haddr[25] ^  |         | 0.036 | 0.000 |   1.713 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   haddr[45]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.699
= Slack Time                    0.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.451 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.579 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.690 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.806 | 
     | U5095         | A v -> Y v   | OR2X2   | 0.095 | 0.112 |   0.468 |    0.919 | 
     | U5096         | A v -> Y ^   | INVX2   | 1.227 | 0.304 |   0.772 |    1.223 | 
     | U9769         | D ^ -> Y v   | AOI22X1 | 0.598 | 0.549 |   1.320 |    1.771 | 
     | U5509         | A v -> Y v   | BUFX2   | 0.245 | 0.047 |   1.367 |    1.818 | 
     | U4275         | B v -> Y v   | AND2X2  | 0.055 | 0.095 |   1.463 |    1.913 | 
     | U7693         | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   1.484 |    1.935 | 
     | U9770         | C ^ -> Y v   | NOR3X1  | 0.119 | 0.153 |   1.636 |    2.087 | 
     | U9771         | C v -> Y ^   | NAND3X1 | 0.044 | 0.063 |   1.699 |    2.150 | 
     |               | haddr[45] ^  |         | 0.044 | 0.000 |   1.699 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   haddr[12]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.697
= Slack Time                    0.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.453 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.581 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.692 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.808 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.921 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.528 | 
     | U10075        | D ^ -> Y v   | AOI22X1 | 0.418 | 0.172 |   1.247 |    1.700 | 
     | U5602         | A v -> Y v   | BUFX2   | 0.202 | 0.114 |   1.361 |    1.813 | 
     | U4313         | B v -> Y v   | AND2X2  | 0.050 | 0.088 |   1.448 |    1.901 | 
     | U7661         | A v -> Y ^   | INVX1   | 0.478 | 0.022 |   1.471 |    1.923 | 
     | U10077        | B ^ -> Y v   | NOR3X1  | 0.124 | 0.165 |   1.636 |    2.089 | 
     | U10078        | C v -> Y ^   | NAND3X1 | 0.041 | 0.061 |   1.697 |    2.150 | 
     |               | haddr[12] ^  |         | 0.041 | 0.000 |   1.697 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   haddr[60]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.695
= Slack Time                    0.455
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.456 | 
     | \r_ptr_reg[2] | CLK ^ -> Q v | DFFSR   | 0.011 | 0.127 |   0.127 |    0.582 | 
     | U9581         | A v -> Y v   | BUFX2   | 0.033 | 0.056 |   0.183 |    0.638 | 
     | U9584         | A v -> Y ^   | INVX1   | 0.040 | 0.048 |   0.231 |    0.686 | 
     | U9598         | C ^ -> Y v   | NAND3X1 | 0.016 | 0.018 |   0.248 |    0.704 | 
     | U8095         | A v -> Y v   | BUFX2   | 0.008 | 0.038 |   0.286 |    0.742 | 
     | U5093         | B v -> Y v   | OR2X2   | 0.164 | 0.124 |   0.410 |    0.866 | 
     | U5094         | A v -> Y ^   | INVX2   | 1.071 | 0.602 |   1.012 |    1.467 | 
     | U9627         | B ^ -> Y v   | AOI22X1 | 0.393 | 0.208 |   1.220 |    1.676 | 
     | U5467         | A v -> Y v   | BUFX2   | 0.185 | 0.109 |   1.329 |    1.784 | 
     | U4566         | B v -> Y v   | AND2X2  | 0.049 | 0.084 |   1.413 |    1.869 | 
     | U7614         | A v -> Y ^   | INVX1   | 0.478 | 0.019 |   1.432 |    1.888 | 
     | U9630         | B ^ -> Y v   | NOR3X1  | 0.130 | 0.174 |   1.606 |    2.061 | 
     | U9631         | C v -> Y ^   | NAND3X1 | 0.078 | 0.088 |   1.693 |    2.149 | 
     |               | haddr[60] ^  |         | 0.078 | 0.001 |   1.695 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   haddr[0]         (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.689
= Slack Time                    0.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.461 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.589 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.639 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.694 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.719 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.759 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.903 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.375 | 
     | U10185        | B ^ -> Y v   | AOI22X1 | 0.451 | 0.454 |   1.369 |    1.829 | 
     | U5634         | A v -> Y v   | BUFX2   | 0.211 | 0.103 |   1.471 |    1.932 | 
     | U4400         | B v -> Y v   | AND2X2  | 0.077 | 0.089 |   1.561 |    2.021 | 
     | U7460         | A v -> Y ^   | INVX1   | 0.020 | 0.030 |   1.590 |    2.051 | 
     | U10190        | A ^ -> Y v   | NOR3X1  | 0.112 | 0.041 |   1.631 |    2.092 | 
     | U10191        | C v -> Y ^   | NAND3X1 | 0.044 | 0.058 |   1.689 |    2.150 | 
     |               | haddr[0] ^   |         | 0.044 | 0.000 |   1.689 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   haddr[19]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.688
= Slack Time                    0.462
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.462 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.591 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.702 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.818 | 
     | U5091         | A v -> Y v   | OR2X2   | 0.136 | 0.110 |   0.466 |    0.928 | 
     | U5092         | A v -> Y ^   | INVX2   | 1.138 | 0.533 |   0.999 |    1.461 | 
     | U10012        | B ^ -> Y v   | AOI22X1 | 0.438 | 0.331 |   1.330 |    1.792 | 
     | U5583         | A v -> Y v   | BUFX2   | 0.208 | 0.107 |   1.437 |    1.900 | 
     | U4282         | B v -> Y v   | AND2X2  | 0.070 | 0.089 |   1.526 |    1.988 | 
     | U7719         | A v -> Y ^   | INVX1   | 0.022 | 0.028 |   1.554 |    2.017 | 
     | U10013        | C ^ -> Y v   | NOR3X1  | 0.051 | 0.041 |   1.595 |    2.057 | 
     | U10014        | C v -> Y ^   | NAND3X1 | 0.107 | 0.089 |   1.685 |    2.147 | 
     |               | haddr[19] ^  |         | 0.107 | 0.003 |   1.688 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   haddr[21]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.684
= Slack Time                    0.466
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.466 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.594 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.705 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.821 | 
     | U5091         | A v -> Y v   | OR2X2   | 0.136 | 0.110 |   0.466 |    0.931 | 
     | U5092         | A v -> Y ^   | INVX2   | 1.138 | 0.533 |   0.999 |    1.465 | 
     | U9989         | D ^ -> Y v   | AOI22X1 | 0.452 | 0.357 |   1.356 |    1.821 | 
     | U5575         | A v -> Y v   | BUFX2   | 0.211 | 0.102 |   1.457 |    1.923 | 
     | U4397         | B v -> Y v   | AND2X2  | 0.091 | 0.089 |   1.547 |    2.012 | 
     | U7439         | A v -> Y ^   | INVX1   | 0.021 | 0.035 |   1.581 |    2.047 | 
     | U9993         | A ^ -> Y v   | NOR3X1  | 0.110 | 0.042 |   1.624 |    2.089 | 
     | U9994         | C v -> Y ^   | NAND3X1 | 0.045 | 0.061 |   1.684 |    2.150 | 
     |               | haddr[21] ^  |         | 0.045 | 0.000 |   1.684 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   haddr[24]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.683
= Slack Time                    0.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.467 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.595 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.706 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.822 | 
     | U5091         | A v -> Y v   | OR2X2   | 0.136 | 0.110 |   0.466 |    0.932 | 
     | U5092         | A v -> Y ^   | INVX2   | 1.138 | 0.533 |   0.999 |    1.466 | 
     | U9962         | D ^ -> Y v   | AOI22X1 | 0.454 | 0.365 |   1.365 |    1.831 | 
     | U5566         | A v -> Y v   | BUFX2   | 0.211 | 0.102 |   1.466 |    1.933 | 
     | U4471         | B v -> Y v   | AND2X2  | 0.069 | 0.089 |   1.555 |    2.022 | 
     | U7436         | A v -> Y ^   | INVX1   | 0.020 | 0.027 |   1.582 |    2.049 | 
     | U9967         | A ^ -> Y v   | NOR3X1  | 0.115 | 0.043 |   1.625 |    2.091 | 
     | U9968         | C v -> Y ^   | NAND3X1 | 0.041 | 0.059 |   1.683 |    2.150 | 
     |               | haddr[24] ^  |         | 0.041 | 0.000 |   1.683 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   haddr[15]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.682
= Slack Time                    0.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.468 | 
     | \r_ptr_reg[2] | CLK ^ -> Q v | DFFSR   | 0.011 | 0.127 |   0.127 |    0.595 | 
     | U9581         | A v -> Y v   | BUFX2   | 0.033 | 0.056 |   0.183 |    0.650 | 
     | U9584         | A v -> Y ^   | INVX1   | 0.040 | 0.048 |   0.231 |    0.698 | 
     | U9598         | C ^ -> Y v   | NAND3X1 | 0.016 | 0.018 |   0.248 |    0.716 | 
     | U8095         | A v -> Y v   | BUFX2   | 0.008 | 0.038 |   0.286 |    0.754 | 
     | U5093         | B v -> Y v   | OR2X2   | 0.164 | 0.124 |   0.410 |    0.878 | 
     | U5094         | A v -> Y ^   | INVX2   | 1.071 | 0.602 |   1.012 |    1.480 | 
     | U10046        | B ^ -> Y v   | AOI22X1 | 0.391 | 0.217 |   1.229 |    1.697 | 
     | U5245         | A v -> Y v   | BUFX2   | 0.183 | 0.108 |   1.337 |    1.805 | 
     | U4450         | A v -> Y v   | AND2X2  | 0.053 | 0.076 |   1.413 |    1.881 | 
     | U7658         | A v -> Y ^   | INVX1   | 0.478 | 0.023 |   1.437 |    1.904 | 
     | U10050        | B ^ -> Y v   | NOR3X1  | 0.117 | 0.163 |   1.600 |    2.068 | 
     | U10051        | C v -> Y ^   | NAND3X1 | 0.073 | 0.081 |   1.681 |    2.149 | 
     |               | haddr[15] ^  |         | 0.073 | 0.001 |   1.682 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   haddr[7]         (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.680
= Slack Time                    0.470
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.470 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.598 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.709 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.825 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.938 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.545 | 
     | U10119        | B ^ -> Y v   | AOI22X1 | 0.412 | 0.241 |   1.316 |    1.786 | 
     | U5615         | A v -> Y v   | BUFX2   | 0.198 | 0.112 |   1.429 |    1.899 | 
     | U4618         | B v -> Y v   | AND2X2  | 0.091 | 0.088 |   1.517 |    1.987 | 
     | U7453         | A v -> Y ^   | INVX1   | 0.014 | 0.046 |   1.563 |    2.033 | 
     | U10124        | A ^ -> Y v   | NOR3X1  | 0.035 | 0.042 |   1.604 |    2.074 | 
     | U10125        | C v -> Y ^   | NAND3X1 | 0.094 | 0.074 |   1.678 |    2.148 | 
     |               | haddr[7] ^   |         | 0.094 | 0.002 |   1.680 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   haddr[51]        (v) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.680
= Slack Time                    0.470
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.470 | 
     | \r_ptr_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.604 | 
     | U9582         | A ^ -> Y v   | INVX1   | 0.112 | 0.086 |   0.219 |    0.690 | 
     | U9583         | A v -> Y ^   | INVX1   | 0.139 | 0.135 |   0.354 |    0.824 | 
     | U5095         | A ^ -> Y ^   | OR2X2   | 0.154 | 0.137 |   0.491 |    0.962 | 
     | U5096         | A ^ -> Y v   | INVX2   | 0.951 | 0.177 |   0.668 |    1.138 | 
     | U9709         | B v -> Y ^   | AOI22X1 | 0.273 | 0.814 |   1.482 |    1.952 | 
     | U5149         | A ^ -> Y ^   | BUFX2   | 0.069 | 0.029 |   1.511 |    1.981 | 
     | U4594         | A ^ -> Y ^   | AND2X2  | 0.014 | 0.036 |   1.547 |    2.017 | 
     | U7409         | A ^ -> Y v   | INVX1   | 0.024 | 0.025 |   1.572 |    2.043 | 
     | U9714         | A v -> Y ^   | NOR3X1  | 0.088 | 0.077 |   1.649 |    2.120 | 
     | U9715         | C ^ -> Y v   | NAND3X1 | 0.017 | 0.030 |   1.679 |    2.150 | 
     |               | haddr[51] v  |         | 0.017 | 0.000 |   1.680 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   haddr[30]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.679
= Slack Time                    0.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.471 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.599 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.710 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.826 | 
     | U5091         | A v -> Y v   | OR2X2   | 0.136 | 0.110 |   0.466 |    0.937 | 
     | U5092         | A v -> Y ^   | INVX2   | 1.138 | 0.533 |   0.999 |    1.470 | 
     | U9909         | B ^ -> Y v   | AOI22X1 | 0.438 | 0.360 |   1.359 |    1.830 | 
     | U5550         | A v -> Y v   | BUFX2   | 0.208 | 0.107 |   1.467 |    1.937 | 
     | U4554         | B v -> Y v   | AND2X2  | 0.072 | 0.089 |   1.555 |    2.026 | 
     | U7708         | A v -> Y ^   | INVX1   | 0.025 | 0.031 |   1.586 |    2.057 | 
     | U9910         | C ^ -> Y v   | NOR3X1  | 0.132 | 0.029 |   1.615 |    2.086 | 
     | U9911         | C v -> Y ^   | NAND3X1 | 0.044 | 0.064 |   1.679 |    2.150 | 
     |               | haddr[30] ^  |         | 0.044 | 0.000 |   1.679 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   haddr[17]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.676
= Slack Time                    0.474
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.474 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.603 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.653 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.707 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.733 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.773 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.917 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.389 | 
     | U10031        | B ^ -> Y v   | AOI22X1 | 0.451 | 0.333 |   1.248 |    1.722 | 
     | U5589         | A v -> Y v   | BUFX2   | 0.211 | 0.102 |   1.350 |    1.825 | 
     | U4283         | B v -> Y v   | AND2X2  | 0.051 | 0.090 |   1.440 |    1.914 | 
     | U7721         | A v -> Y ^   | INVX1   | 0.478 | 0.023 |   1.463 |    1.937 | 
     | U10032        | C ^ -> Y v   | NOR3X1  | 0.134 | 0.149 |   1.612 |    2.086 | 
     | U10033        | C v -> Y ^   | NAND3X1 | 0.040 | 0.064 |   1.675 |    2.150 | 
     |               | haddr[17] ^  |         | 0.040 | 0.000 |   1.676 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   haddr[10]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.674
= Slack Time                    0.476
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.476 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.605 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.716 | 
     | U4149         | B ^ -> Y ^   | AND2X2  | 0.837 | 0.485 |   0.724 |    1.200 | 
     | U8978         | A ^ -> Y v   | INVX1   | 0.497 | 0.533 |   1.257 |    1.733 | 
     | U6976         | A v -> Y v   | OR2X2   | 0.045 | 0.164 |   1.421 |    1.897 | 
     | U6975         | A v -> Y ^   | INVX1   | 0.478 | 0.016 |   1.437 |    1.913 | 
     | U5454         | A ^ -> Y ^   | OR2X2   | 0.147 | 0.027 |   1.464 |    1.940 | 
     | U5453         | A ^ -> Y v   | INVX1   | 0.004 | 0.054 |   1.518 |    1.994 | 
     | U4342         | A v -> Y v   | AND2X2  | 0.054 | 0.032 |   1.550 |    2.026 | 
     | U7728         | A v -> Y ^   | INVX1   | 0.002 | 0.028 |   1.578 |    2.054 | 
     | U10095        | C ^ -> Y v   | NOR3X1  | 0.037 | 0.025 |   1.603 |    2.079 | 
     | U10096        | C v -> Y ^   | NAND3X1 | 0.082 | 0.069 |   1.673 |    2.149 | 
     |               | haddr[10] ^  |         | 0.082 | 0.001 |   1.674 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   haddr[27]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.671
= Slack Time                    0.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.479 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.607 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.718 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.834 | 
     | U5087         | A v -> Y v   | OR2X2   | 0.120 | 0.116 |   0.472 |    0.951 | 
     | U5088         | A v -> Y ^   | INVX2   | 1.149 | 0.493 |   0.965 |    1.444 | 
     | U9936         | B ^ -> Y v   | AOI22X1 | 0.438 | 0.277 |   1.243 |    1.722 | 
     | U5558         | A v -> Y v   | BUFX2   | 0.208 | 0.107 |   1.350 |    1.829 | 
     | U4576         | B v -> Y v   | AND2X2  | 0.053 | 0.089 |   1.439 |    1.918 | 
     | U7647         | A v -> Y ^   | INVX1   | 0.478 | 0.020 |   1.459 |    1.938 | 
     | U9939         | B ^ -> Y v   | NOR3X1  | 0.110 | 0.155 |   1.614 |    2.093 | 
     | U9940         | C v -> Y ^   | NAND3X1 | 0.038 | 0.057 |   1.671 |    2.150 | 
     |               | haddr[27] ^  |         | 0.038 | 0.000 |   1.671 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   haddr[44]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.671
= Slack Time                    0.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.479 | 
     | \r_ptr_reg[2] | CLK ^ -> Q v | DFFSR   | 0.011 | 0.127 |   0.127 |    0.606 | 
     | U9581         | A v -> Y v   | BUFX2   | 0.033 | 0.056 |   0.183 |    0.662 | 
     | U9584         | A v -> Y ^   | INVX1   | 0.040 | 0.048 |   0.231 |    0.710 | 
     | U9598         | C ^ -> Y v   | NAND3X1 | 0.016 | 0.018 |   0.248 |    0.727 | 
     | U8095         | A v -> Y v   | BUFX2   | 0.008 | 0.038 |   0.286 |    0.765 | 
     | U5093         | B v -> Y v   | OR2X2   | 0.164 | 0.124 |   0.410 |    0.889 | 
     | U5094         | A v -> Y ^   | INVX2   | 1.071 | 0.602 |   1.012 |    1.491 | 
     | U9778         | D ^ -> Y v   | AOI22X1 | 0.396 | 0.220 |   1.232 |    1.711 | 
     | U5512         | A v -> Y v   | BUFX2   | 0.187 | 0.109 |   1.341 |    1.820 | 
     | U4426         | B v -> Y v   | AND2X2  | 0.049 | 0.085 |   1.426 |    1.905 | 
     | U7694         | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   1.447 |    1.926 | 
     | U9779         | C ^ -> Y v   | NOR3X1  | 0.116 | 0.150 |   1.597 |    2.076 | 
     | U9780         | C v -> Y ^   | NAND3X1 | 0.062 | 0.073 |   1.670 |    2.149 | 
     |               | haddr[44] ^  |         | 0.062 | 0.001 |   1.671 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   haddr[49]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.669
= Slack Time                    0.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.481 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.609 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.720 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.836 | 
     | U5087         | A v -> Y v   | OR2X2   | 0.120 | 0.116 |   0.472 |    0.952 | 
     | U5088         | A v -> Y ^   | INVX2   | 1.149 | 0.493 |   0.965 |    1.446 | 
     | U9728         | B ^ -> Y v   | AOI22X1 | 0.431 | 0.375 |   1.340 |    1.821 | 
     | U5497         | A v -> Y v   | BUFX2   | 0.206 | 0.110 |   1.450 |    1.931 | 
     | U4596         | B v -> Y v   | AND2X2  | 0.063 | 0.089 |   1.539 |    2.019 | 
     | U7411         | A v -> Y ^   | INVX1   | 0.022 | 0.026 |   1.564 |    2.045 | 
     | U9733         | A ^ -> Y v   | NOR3X1  | 0.047 | 0.052 |   1.616 |    2.097 | 
     | U9734         | C v -> Y ^   | NAND3X1 | 0.052 | 0.053 |   1.669 |    2.150 | 
     |               | haddr[49] ^  |         | 0.052 | 0.000 |   1.669 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   haddr[58]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.669
= Slack Time                    0.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.481 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.609 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.720 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.836 | 
     | U5091         | A v -> Y v   | OR2X2   | 0.136 | 0.110 |   0.466 |    0.947 | 
     | U5092         | A v -> Y ^   | INVX2   | 1.138 | 0.533 |   0.999 |    1.480 | 
     | U9649         | B ^ -> Y v   | AOI22X1 | 0.437 | 0.344 |   1.344 |    1.824 | 
     | U5474         | A v -> Y v   | BUFX2   | 0.207 | 0.108 |   1.451 |    1.932 | 
     | U4423         | B v -> Y v   | AND2X2  | 0.074 | 0.089 |   1.540 |    2.021 | 
     | U7681         | A v -> Y ^   | INVX1   | 0.021 | 0.029 |   1.569 |    2.050 | 
     | U9650         | C ^ -> Y v   | NOR3X1  | 0.034 | 0.028 |   1.598 |    2.078 | 
     | U9651         | C v -> Y ^   | NAND3X1 | 0.086 | 0.070 |   1.667 |    2.148 | 
     |               | haddr[58] ^  |         | 0.086 | 0.002 |   1.669 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   haddr[18]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.668
= Slack Time                    0.482
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.482 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.610 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.721 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.837 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.950 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.557 | 
     | U10021        | B ^ -> Y v   | AOI22X1 | 0.410 | 0.290 |   1.366 |    1.847 | 
     | U5586         | A v -> Y v   | BUFX2   | 0.197 | 0.112 |   1.478 |    1.959 | 
     | U4338         | B v -> Y v   | AND2X2  | 0.056 | 0.087 |   1.564 |    2.046 | 
     | U7720         | A v -> Y ^   | INVX1   | 0.008 | 0.033 |   1.597 |    2.079 | 
     | U10022        | C ^ -> Y v   | NOR3X1  | 0.030 | 0.022 |   1.620 |    2.101 | 
     | U10023        | C v -> Y ^   | NAND3X1 | 0.056 | 0.048 |   1.668 |    2.149 | 
     |               | haddr[18] ^  |         | 0.056 | 0.001 |   1.668 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   haddr[47]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.662
= Slack Time                    0.488
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.488 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.616 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.727 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.843 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.956 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.563 | 
     | U9749         | B ^ -> Y v   | AOI22X1 | 0.412 | 0.260 |   1.335 |    1.823 | 
     | U5503         | A v -> Y v   | BUFX2   | 0.198 | 0.113 |   1.448 |    1.936 | 
     | U4308         | B v -> Y v   | AND2X2  | 0.089 | 0.087 |   1.535 |    2.023 | 
     | U7627         | A v -> Y ^   | INVX1   | 0.005 | 0.039 |   1.575 |    2.062 | 
     | U9751         | B ^ -> Y v   | NOR3X1  | 0.109 | 0.025 |   1.600 |    2.088 | 
     | U9752         | C v -> Y ^   | NAND3X1 | 0.047 | 0.062 |   1.662 |    2.150 | 
     |               | haddr[47] ^  |         | 0.047 | 0.000 |   1.662 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   haddr[43]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.658
= Slack Time                    0.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.492 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.621 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.671 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.725 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.751 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.791 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.935 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.407 | 
     | U9785         | B ^ -> Y v   | AOI22X1 | 0.450 | 0.440 |   1.354 |    1.847 | 
     | U5171         | A v -> Y v   | BUFX2   | 0.210 | 0.103 |   1.457 |    1.949 | 
     | U4570         | A v -> Y v   | AND2X2  | 0.070 | 0.080 |   1.537 |    2.029 | 
     | U7631         | A v -> Y ^   | INVX1   | 0.019 | 0.027 |   1.563 |    2.056 | 
     | U9788         | B ^ -> Y v   | NOR3X1  | 0.043 | 0.040 |   1.603 |    2.096 | 
     | U9789         | C v -> Y ^   | NAND3X1 | 0.060 | 0.054 |   1.657 |    2.149 | 
     |               | haddr[43] ^  |         | 0.060 | 0.001 |   1.658 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   haddr[9]         (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.657
= Slack Time                    0.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.493 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.622 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.671 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.726 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.752 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.792 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.936 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.408 | 
     | U10104        | B ^ -> Y v   | AOI22X1 | 0.451 | 0.429 |   1.343 |    1.836 | 
     | U5612         | A v -> Y v   | BUFX2   | 0.211 | 0.102 |   1.446 |    1.939 | 
     | U4343         | B v -> Y v   | AND2X2  | 0.065 | 0.090 |   1.535 |    2.029 | 
     | U7729         | A v -> Y ^   | INVX1   | 0.024 | 0.028 |   1.563 |    2.056 | 
     | U10105        | C ^ -> Y v   | NOR3X1  | 0.133 | 0.029 |   1.592 |    2.085 | 
     | U10106        | C v -> Y ^   | NAND3X1 | 0.043 | 0.065 |   1.657 |    2.150 | 
     |               | haddr[9] ^   |         | 0.043 | 0.000 |   1.657 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   haddr[11]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.655
= Slack Time                    0.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.495 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.623 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.735 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.851 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.963 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.570 | 
     | U10081        | B ^ -> Y v   | AOI22X1 | 0.411 | 0.245 |   1.320 |    1.815 | 
     | U5255         | A v -> Y v   | BUFX2   | 0.198 | 0.113 |   1.432 |    1.927 | 
     | U4474         | A v -> Y v   | AND2X2  | 0.064 | 0.081 |   1.513 |    2.008 | 
     | U7449         | A v -> Y ^   | INVX1   | 0.018 | 0.024 |   1.537 |    2.032 | 
     | U10087        | A ^ -> Y v   | NOR3X1  | 0.031 | 0.039 |   1.577 |    2.072 | 
     | U10088        | C v -> Y ^   | NAND3X1 | 0.096 | 0.076 |   1.652 |    2.147 | 
     |               | haddr[11] ^  |         | 0.096 | 0.003 |   1.655 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   haddr[41]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.655
= Slack Time                    0.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.495 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.624 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.673 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.728 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.754 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.794 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.938 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.410 | 
     | U9804         | B ^ -> Y v   | AOI22X1 | 0.445 | 0.303 |   1.217 |    1.712 | 
     | U5519         | A v -> Y v   | BUFX2   | 0.209 | 0.104 |   1.321 |    1.816 | 
     | U4310         | B v -> Y v   | AND2X2  | 0.051 | 0.090 |   1.411 |    1.906 | 
     | U7633         | A v -> Y ^   | INVX1   | 0.478 | 0.019 |   1.430 |    1.925 | 
     | U9807         | B ^ -> Y v   | NOR3X1  | 0.113 | 0.161 |   1.591 |    2.086 | 
     | U9808         | C v -> Y ^   | NAND3X1 | 0.048 | 0.064 |   1.655 |    2.150 | 
     |               | haddr[41] ^  |         | 0.048 | 0.000 |   1.655 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   haddr[2]         (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.644
= Slack Time                    0.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.506 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.634 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.684 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.739 | 
     | U9592         | C ^ -> Y v   | NAND3X1 | 0.021 | 0.025 |   0.258 |    0.764 | 
     | U8094         | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.300 |    0.806 | 
     | U5101         | B v -> Y v   | OR2X2   | 0.057 | 0.074 |   0.374 |    0.880 | 
     | U5102         | A v -> Y ^   | INVX2   | 1.211 | 0.381 |   0.755 |    1.261 | 
     | U10169        | B ^ -> Y v   | AOI22X1 | 0.576 | 0.514 |   1.269 |    1.775 | 
     | U5630         | A v -> Y v   | BUFX2   | 0.240 | 0.057 |   1.326 |    1.832 | 
     | U4557         | B v -> Y v   | AND2X2  | 0.054 | 0.095 |   1.421 |    1.926 | 
     | U7736         | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   1.441 |    1.947 | 
     | U10170        | C ^ -> Y v   | NOR3X1  | 0.109 | 0.145 |   1.586 |    2.092 | 
     | U10171        | C v -> Y ^   | NAND3X1 | 0.041 | 0.058 |   1.644 |    2.150 | 
     |               | haddr[2] ^   |         | 0.041 | 0.000 |   1.644 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   haddr[46]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.644
= Slack Time                    0.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew |  Delay | Arrival | Required | 
     |               |              |         |       |        |  Time   |   Time   | 
     |---------------+--------------+---------+-------+--------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |        |   0.000 |    0.506 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 |  0.128 |   0.128 |    0.635 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 |  0.111 |   0.240 |    0.746 | 
     | U4149         | B ^ -> Y ^   | AND2X2  | 0.837 |  0.485 |   0.724 |    1.231 | 
     | U8978         | A ^ -> Y v   | INVX1   | 0.497 |  0.533 |   1.257 |    1.763 | 
     | U7053         | A v -> Y v   | OR2X2   | 0.045 |  0.159 |   1.416 |    1.923 | 
     | U7052         | A v -> Y ^   | INVX1   | 0.478 |  0.016 |   1.432 |    1.938 | 
     | U5768         | B ^ -> Y ^   | OR2X2   | 0.148 | -0.001 |   1.431 |    1.937 | 
     | U5769         | A ^ -> Y v   | INVX1   | 0.002 |  0.053 |   1.484 |    1.990 | 
     | U4362         | B v -> Y v   | AND2X2  | 0.070 |  0.035 |   1.518 |    2.025 | 
     | U7628         | A v -> Y ^   | INVX1   | 0.022 |  0.029 |   1.547 |    2.053 | 
     | U9760         | B ^ -> Y v   | NOR3X1  | 0.035 |  0.035 |   1.582 |    2.088 | 
     | U9761         | C v -> Y ^   | NAND3X1 | 0.071 |  0.061 |   1.643 |    2.149 | 
     |               | haddr[46] ^  |         | 0.071 |  0.001 |   1.644 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   haddr[52]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.642
= Slack Time                    0.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.508 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.129 |    0.636 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.747 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.863 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.976 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.583 | 
     | U9702         | D ^ -> Y v   | AOI22X1 | 0.419 | 0.243 |   1.318 |    1.826 | 
     | U5489         | A v -> Y v   | BUFX2   | 0.203 | 0.114 |   1.432 |    1.940 | 
     | U4306         | B v -> Y v   | AND2X2  | 0.074 | 0.088 |   1.520 |    2.028 | 
     | U7622         | A v -> Y ^   | INVX1   | 0.022 | 0.029 |   1.549 |    2.057 | 
     | U9705         | B ^ -> Y v   | NOR3X1  | 0.109 | 0.030 |   1.580 |    2.087 | 
     | U9706         | C v -> Y ^   | NAND3X1 | 0.045 | 0.062 |   1.642 |    2.150 | 
     |               | haddr[52] ^  |         | 0.045 | 0.000 |   1.642 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   haddr[53]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.641
= Slack Time                    0.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.509 | 
     | \r_ptr_reg[1] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.638 | 
     | U8806         | A v -> Y v   | BUFX2   | 0.024 | 0.050 |   0.178 |    0.687 | 
     | U9586         | A v -> Y ^   | INVX1   | 0.055 | 0.055 |   0.233 |    0.742 | 
     | U9587         | B ^ -> Y v   | NAND3X1 | 0.017 | 0.026 |   0.259 |    0.768 | 
     | U8091         | A v -> Y v   | BUFX2   | 0.011 | 0.040 |   0.299 |    0.808 | 
     | U5097         | B v -> Y v   | OR2X2   | 0.176 | 0.144 |   0.443 |    0.952 | 
     | U5098         | A v -> Y ^   | INVX2   | 1.077 | 0.472 |   0.914 |    1.424 | 
     | U9695         | B ^ -> Y v   | AOI22X1 | 0.451 | 0.408 |   1.323 |    1.832 | 
     | U5487         | A v -> Y v   | BUFX2   | 0.211 | 0.102 |   1.425 |    1.934 | 
     | U4552         | B v -> Y v   | AND2X2  | 0.066 | 0.090 |   1.515 |    2.024 | 
     | U7685         | A v -> Y ^   | INVX1   | 0.023 | 0.028 |   1.543 |    2.052 | 
     | U9696         | C ^ -> Y v   | NOR3X1  | 0.114 | 0.032 |   1.575 |    2.084 | 
     | U9697         | C v -> Y ^   | NAND3X1 | 0.047 | 0.066 |   1.640 |    2.150 | 
     |               | haddr[53] ^  |         | 0.047 | 0.000 |   1.641 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   haddr[57]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.641
= Slack Time                    0.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew |  Delay | Arrival | Required | 
     |               |              |         |       |        |  Time   |   Time   | 
     |---------------+--------------+---------+-------+--------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |        |   0.000 |    0.509 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 |  0.128 |   0.128 |    0.638 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 |  0.111 |   0.240 |    0.749 | 
     | U4149         | B ^ -> Y ^   | AND2X2  | 0.837 |  0.485 |   0.724 |    1.233 | 
     | U8978         | A ^ -> Y v   | INVX1   | 0.497 |  0.533 |   1.257 |    1.766 | 
     | U7047         | A v -> Y v   | OR2X2   | 0.046 |  0.169 |   1.426 |    1.935 | 
     | U7046         | A v -> Y ^   | INVX1   | 0.478 |  0.023 |   1.449 |    1.958 | 
     | U5762         | B ^ -> Y ^   | OR2X2   | 0.147 | -0.002 |   1.446 |    1.955 | 
     | U5763         | A ^ -> Y v   | INVX1   | 0.002 |  0.053 |   1.499 |    2.009 | 
     | U4305         | B v -> Y v   | AND2X2  | 0.069 |  0.036 |   1.535 |    2.044 | 
     | U7617         | A v -> Y ^   | INVX1   | 0.022 |  0.028 |   1.563 |    2.072 | 
     | U9659         | B ^ -> Y v   | NOR3X1  | 0.040 |  0.038 |   1.601 |    2.110 | 
     | U9660         | C v -> Y ^   | NAND3X1 | 0.040 |  0.040 |   1.641 |    2.150 | 
     |               | haddr[57] ^  |         | 0.040 |  0.000 |   1.641 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   haddr[50]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.640
= Slack Time                    0.510
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.510 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.639 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.750 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.866 | 
     | U5091         | A v -> Y v   | OR2X2   | 0.136 | 0.110 |   0.466 |    0.976 | 
     | U5092         | A v -> Y ^   | INVX2   | 1.138 | 0.533 |   0.999 |    1.509 | 
     | U9721         | B ^ -> Y v   | AOI22X1 | 0.444 | 0.363 |   1.362 |    1.872 | 
     | U5153         | A v -> Y v   | BUFX2   | 0.209 | 0.105 |   1.467 |    1.977 | 
     | U4425         | A v -> Y v   | AND2X2  | 0.069 | 0.079 |   1.547 |    2.057 | 
     | U7688         | A v -> Y ^   | INVX1   | 0.025 | 0.030 |   1.577 |    2.087 | 
     | U9723         | C ^ -> Y v   | NOR3X1  | 0.029 | 0.026 |   1.603 |    2.114 | 
     | U9724         | C v -> Y ^   | NAND3X1 | 0.035 | 0.036 |   1.640 |    2.150 | 
     |               | haddr[50] ^  |         | 0.035 | 0.000 |   1.640 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   haddr[13]        (^) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.637
= Slack Time                    0.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.513 | 
     | \r_ptr_reg[0] | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    0.641 | 
     | U9582         | A v -> Y ^   | INVX1   | 0.149 | 0.111 |   0.240 |    0.752 | 
     | U9583         | A ^ -> Y v   | INVX1   | 0.091 | 0.116 |   0.356 |    0.868 | 
     | U5085         | A v -> Y v   | OR2X2   | 0.126 | 0.113 |   0.468 |    0.981 | 
     | U5086         | A v -> Y ^   | INVX2   | 1.114 | 0.607 |   1.075 |    1.588 | 
     | U10067        | D ^ -> Y v   | AOI22X1 | 0.418 | 0.229 |   1.304 |    1.817 | 
     | U5600         | A v -> Y v   | BUFX2   | 0.202 | 0.114 |   1.418 |    1.931 | 
     | U4285         | B v -> Y v   | AND2X2  | 0.067 | 0.087 |   1.505 |    2.018 | 
     | U7725         | A v -> Y ^   | INVX1   | 0.022 | 0.027 |   1.532 |    2.045 | 
     | U10068        | C ^ -> Y v   | NOR3X1  | 0.145 | 0.038 |   1.570 |    2.083 | 
     | U10069        | C v -> Y ^   | NAND3X1 | 0.041 | 0.067 |   1.637 |    2.150 | 
     |               | haddr[13] ^  |         | 0.041 | 0.000 |   1.637 |    2.150 | 
     +-----------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   haddr[16]        (v) checked with  leading edge of 'clk'
Beginpoint: \r_ptr_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.637
= Slack Time                    0.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.513 | 
     | \r_ptr_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.646 | 
     | U9582         | A ^ -> Y v   | INVX1   | 0.112 | 0.086 |   0.219 |    0.732 | 
     | U9583         | A v -> Y ^   | INVX1   | 0.139 | 0.135 |   0.354 |    0.867 | 
     | U5095         | A ^ -> Y ^   | OR2X2   | 0.154 | 0.137 |   0.491 |    1.005 | 
     | U5096         | A ^ -> Y v   | INVX2   | 0.951 | 0.177 |   0.668 |    1.181 | 
     | U10039        | B v -> Y ^   | AOI22X1 | 0.301 | 0.803 |   1.471 |    1.984 | 
     | U5243         | A ^ -> Y ^   | BUFX2   | 0.079 | 0.022 |   1.493 |    2.006 | 
     | U4284         | A ^ -> Y ^   | AND2X2  | 0.017 | 0.038 |   1.531 |    2.044 | 
     | U7722         | A ^ -> Y v   | INVX1   | 0.019 | 0.023 |   1.554 |    2.067 | 
     | U10041        | C v -> Y ^   | NOR3X1  | 0.079 | 0.045 |   1.599 |    2.112 | 
     | U10042        | C ^ -> Y v   | NAND3X1 | 0.030 | 0.038 |   1.636 |    2.149 | 
     |               | haddr[16] v  |         | 0.030 | 0.001 |   1.637 |    2.150 | 
     +-----------------------------------------------------------------------------+ 

