library verilog;
use verilog.vl_types.all;
entity BOOTROM is
    port(
        addra           : in     vl_logic_vector(14 downto 0);
        clka            : in     vl_logic;
        douta           : out    vl_logic_vector(31 downto 0);
        ena             : in     vl_logic
    );
end BOOTROM;
