ModuleName shift_register_4bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 80 ,X2: 104 ,Y2: 80
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 80 ,X2: 232 ,Y2: 80
Edge X1: 232 ,Y1: 48 ,X2: 232 ,Y2: 80
Edge X1: 232 ,Y1: 80 ,X2: 272 ,Y2: 80
Edge X1: 232 ,Y1: 48 ,X2: 248 ,Y2: 48
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 656 ,Y1: 80 ,X2: 672 ,Y2: 80
Edge X1: 672 ,Y1: 48 ,X2: 672 ,Y2: 80
Edge X1: 672 ,Y1: 48 ,X2: 688 ,Y2: 48
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 80 ,X2: 400 ,Y2: 80
Edge X1: 400 ,Y1: 48 ,X2: 400 ,Y2: 80
Edge X1: 400 ,Y1: 80 ,X2: 408 ,Y2: 80
Edge X1: 400 ,Y1: 48 ,X2: 416 ,Y2: 48
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 520 ,Y1: 80 ,X2: 536 ,Y2: 80
Edge X1: 536 ,Y1: 48 ,X2: 536 ,Y2: 80
Edge X1: 536 ,Y1: 80 ,X2: 544 ,Y2: 80
Edge X1: 536 ,Y1: 48 ,X2: 552 ,Y2: 48
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 600 ,Y1: 176 ,X2: 600 ,Y2: 248
Edge X1: 464 ,Y1: 248 ,X2: 600 ,Y2: 248
Edge X1: 464 ,Y1: 176 ,X2: 464 ,Y2: 248
Edge X1: 328 ,Y1: 248 ,X2: 464 ,Y2: 248
Edge X1: 328 ,Y1: 176 ,X2: 328 ,Y2: 248
Edge X1: 160 ,Y1: 248 ,X2: 328 ,Y2: 248
Edge X1: 160 ,Y1: 176 ,X2: 160 ,Y2: 248
Edge X1: 80 ,Y1: 248 ,X2: 160 ,Y2: 248
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 128 ,X2: 544 ,Y2: 224
Edge X1: 408 ,Y1: 224 ,X2: 544 ,Y2: 224
Edge X1: 408 ,Y1: 128 ,X2: 408 ,Y2: 224
Edge X1: 272 ,Y1: 224 ,X2: 408 ,Y2: 224
Edge X1: 272 ,Y1: 128 ,X2: 272 ,Y2: 224
Edge X1: 104 ,Y1: 224 ,X2: 272 ,Y2: 224
Edge X1: 104 ,Y1: 128 ,X2: 104 ,Y2: 224
Edge X1: 80 ,Y1: 224 ,X2: 104 ,Y2: 224
End
Branches
End
End
Ports
Port Left: 80 Top: 224 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 248 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 80 ,Orientation: 0
Portname: Din ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 248 Top: 48 ,Orientation: 0
Portname: B0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 416 Top: 48 ,Orientation: 0
Portname: B1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 552 Top: 48 ,Orientation: 0
Portname: B2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 688 Top: 48 ,Orientation: 0
Portname: B3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 128 Top: 72
Name: FF3
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 296 Top: 72
Name: FF2
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 432 Top: 72
Name: s2
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 568 Top: 72
Name: s3
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
End
Texts
End
Links
End
