#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000188a864d140 .scope module, "tb_sigma_delta" "tb_sigma_delta" 2 3;
 .timescale -9 -12;
P_00000188a85b9860 .param/l "CLK_PERIOD" 1 2 14, +C4<00000000000000000000000000001010>;
P_00000188a85b9898 .param/l "SIM_SAMPLES" 1 2 15, +C4<00000000010000000000000000000000>;
v00000188a86b3250_0 .var "clk", 0 0;
v00000188a86b2f30_0 .var "data_in", 0 0;
v00000188a86b3c50_0 .var "data_valid", 0 0;
v00000188a86b2fd0_0 .var/i "i", 31 0;
v00000188a86b3070 .array "mem_in", 4194303 0, 0 0;
v00000188a86b32f0_0 .net "out_valid", 0 0, v00000188a86b4ab0_0;  1 drivers
v00000188a86b3cf0_0 .var/i "outfile", 31 0;
v00000188a86b3e30_0 .net/s "pcm_out", 23 0, v00000188a86b4150_0;  1 drivers
v00000188a86b8d50_0 .var "rst_n", 0 0;
E_00000188a8648f40 .event posedge, v00000188a864fa70_0;
S_00000188a8655c70 .scope module, "u_top" "sigma_delta_top" 2 18, 3 4 0, S_00000188a864d140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 24 "pcm_out";
    .port_info 5 /OUTPUT 1 "out_valid";
P_00000188a863c6b0 .param/l "CIC_GROWTH" 1 3 31, +C4<00000000000000000000000000010010>;
P_00000188a863c6e8 .param/l "CIC_IN_EXT" 1 3 32, +C4<00000000000000000000000000000010>;
P_00000188a863c720 .param/l "CIC_M" 0 3 8, +C4<00000000000000000000000000000001>;
P_00000188a863c758 .param/l "CIC_ORDER" 0 3 6, +C4<00000000000000000000000000000011>;
P_00000188a863c790 .param/l "CIC_OUTW" 1 3 33, +C4<00000000000000000000000000010110>;
P_00000188a863c7c8 .param/l "CIC_R" 0 3 7, +C4<00000000000000000000000001000000>;
P_00000188a863c800 .param/l "FIR_COEF_FRAC" 0 3 13, +C4<00000000000000000000000000010111>;
P_00000188a863c838 .param/l "FIR_COEF_W" 0 3 12, +C4<00000000000000000000000000011000>;
P_00000188a863c870 .param/l "FIR_DATA_W" 0 3 11, +C4<00000000000000000000000000100000>;
P_00000188a863c8a8 .param/l "FIR_NTAPS" 0 3 10, +C4<00000000000000000000000000111111>;
P_00000188a863c8e0 .param/l "FIR_OUT_W" 0 3 14, +C4<00000000000000000000000000011000>;
P_00000188a863c918 .param/l "HB_COEF_FRAC" 0 3 19, +C4<00000000000000000000000000010111>;
P_00000188a863c950 .param/l "HB_COEF_W" 0 3 18, +C4<00000000000000000000000000011000>;
P_00000188a863c988 .param/l "HB_DATA_W" 0 3 17, +C4<00000000000000000000000000011000>;
P_00000188a863c9c0 .param/l "HB_TAPS" 0 3 16, +C4<00000000000000000000000000011111>;
P_00000188a863c9f8 .param/l "OUT_WIDTH" 0 3 20, +C4<00000000000000000000000000011000>;
v00000188a86b45b0_0 .net/s "cic_out_data", 21 0, v00000188a864fe30_0;  1 drivers
v00000188a86b3430_0 .net "cic_out_valid", 0 0, v00000188a864f930_0;  1 drivers
v00000188a86b46f0_0 .net "clk", 0 0, v00000188a86b3250_0;  1 drivers
v00000188a86b4830_0 .net "data_in", 0 0, v00000188a86b2f30_0;  1 drivers
v00000188a86b2c10_0 .net "data_valid", 0 0, v00000188a86b3c50_0;  1 drivers
v00000188a86b2cb0_0 .net/s "fir_out_data", 23 0, v00000188a86b48d0_0;  1 drivers
v00000188a86b2df0_0 .net "fir_out_valid", 0 0, v00000188a86b4650_0;  1 drivers
v00000188a86b2e90_0 .net "out_valid", 0 0, v00000188a86b4ab0_0;  alias, 1 drivers
v00000188a86b36b0_0 .net/s "pcm_out", 23 0, v00000188a86b4150_0;  alias, 1 drivers
v00000188a86b3750_0 .net "rst_n", 0 0, v00000188a86b8d50_0;  1 drivers
S_00000188a8656090 .scope module, "u_cic" "iz_cic" 3 46, 4 7 0, S_00000188a8655c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 22 "cic_out_data";
    .port_info 5 /OUTPUT 1 "cic_out_valid";
P_00000188a8656530 .param/l "GROWTH" 1 4 23, +C4<00000000000000000000000000010010>;
P_00000188a8656568 .param/l "INT_WIDTH" 1 4 25, +C4<00000000000000000000000000010110>;
P_00000188a86565a0 .param/l "IN_EXT" 1 4 24, +C4<00000000000000000000000000000010>;
P_00000188a86565d8 .param/l "IN_WIDTH" 0 4 11, +C4<00000000000000000000000000000001>;
P_00000188a8656610 .param/l "M" 0 4 10, +C4<00000000000000000000000000000001>;
P_00000188a8656648 .param/l "ORDER" 0 4 8, +C4<00000000000000000000000000000011>;
P_00000188a8656680 .param/l "OUT_WIDTH" 1 4 27, +C4<00000000000000000000000000010110>;
P_00000188a86566b8 .param/l "R" 0 4 9, +C4<00000000000000000000000001000000>;
P_00000188a86566f0 .param/l "SAFETY" 0 4 12, +C4<00000000000000000000000000000010>;
v00000188a864f890_0 .net *"_ivl_2", 31 0, L_00000188a86b83f0;  1 drivers
L_00000188a86c0118 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188a864fb10_0 .net *"_ivl_5", 25 0, L_00000188a86c0118;  1 drivers
L_00000188a86c0160 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v00000188a864f4d0_0 .net/2u *"_ivl_6", 31 0, L_00000188a86c0160;  1 drivers
v00000188a864fe30_0 .var/s "cic_out_data", 21 0;
v00000188a864f930_0 .var "cic_out_valid", 0 0;
v00000188a864fa70_0 .net "clk", 0 0, v00000188a86b3250_0;  alias, 1 drivers
v00000188a864fbb0 .array/s "comb_delay", 5 0, 21 0;
v00000188a864fc50 .array/s "comb_in", 2 0, 21 0;
v00000188a86501f0_0 .net "data_in", 0 0, v00000188a86b2f30_0;  alias, 1 drivers
v00000188a864fcf0_0 .net "data_valid", 0 0, v00000188a86b3c50_0;  alias, 1 drivers
v00000188a864fed0_0 .var "decim_cnt", 5 0;
v00000188a86503d0_0 .net "decim_pulse", 0 0, L_00000188a86b7c70;  1 drivers
v00000188a864fd90_0 .var/i "i", 31 0;
v00000188a864ff70 .array/s "integ", 2 0, 21 0;
v00000188a864f6b0_0 .var/i "j", 31 0;
v00000188a8650010_0 .var/i "k", 31 0;
v00000188a864f7f0_0 .net "rst_n", 0 0, v00000188a86b8d50_0;  alias, 1 drivers
v00000188a86500b0_0 .net/s "sd_signed", 1 0, L_00000188a86b7130;  1 drivers
E_00000188a8648ac0/0 .event negedge, v00000188a864f7f0_0;
E_00000188a8648ac0/1 .event posedge, v00000188a864fa70_0;
E_00000188a8648ac0 .event/or E_00000188a8648ac0/0, E_00000188a8648ac0/1;
L_00000188a86c00d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_00000188a86c0088 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_00000188a86b7130 .functor MUXZ 2, L_00000188a86c00d0, L_00000188a86c0088, v00000188a86b2f30_0, C4<>;
L_00000188a86b83f0 .concat [ 6 26 0 0], v00000188a864fed0_0, L_00000188a86c0118;
L_00000188a86b7c70 .cmp/eq 32, L_00000188a86b83f0, L_00000188a86c0160;
S_00000188a86356a0 .scope generate, "genblk1" "genblk1" 4 32, 4 32 0, S_00000188a8656090;
 .timescale -9 -12;
v00000188a864f9d0_0 .net/2s *"_ivl_0", 1 0, L_00000188a86c0088;  1 drivers
v00000188a864f570_0 .net/2s *"_ivl_2", 1 0, L_00000188a86c00d0;  1 drivers
S_00000188a8635830 .scope module, "u_fir" "fir_comb1" 3 66, 5 6 0, S_00000188a8655c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 22 "data_in";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /OUTPUT 24 "data_out";
    .port_info 5 /OUTPUT 1 "out_valid";
P_00000188a86359c0 .param/l "ACC_WIDTH" 1 5 21, +C4<00000000000000000000000000110110>;
P_00000188a86359f8 .param/l "COEF_FRAC" 0 5 10, +C4<00000000000000000000000000010111>;
P_00000188a8635a30 .param/l "COEF_WIDTH" 0 5 9, +C4<00000000000000000000000000011000>;
P_00000188a8635a68 .param/l "DATA_WIDTH" 0 5 8, +C4<00000000000000000000000000010110>;
P_00000188a8635aa0 .param/l "NTAPS" 0 5 7, +C4<00000000000000000000000000111111>;
P_00000188a8635ad8 .param/l "OUT_WIDTH" 0 5 11, +C4<00000000000000000000000000011000>;
v00000188a8650290_0 .var/s "acc", 53 0;
v00000188a8650150_0 .var/s "acc_round", 53 0;
v00000188a864f610_0 .var/s "acc_shift", 30 0;
v00000188a8650330_0 .net "clk", 0 0, v00000188a86b3250_0;  alias, 1 drivers
v00000188a86b4330 .array/s "coef_mem", 62 0, 23 0;
v00000188a86b40b0_0 .net/s "data_in", 21 0, v00000188a864fe30_0;  alias, 1 drivers
v00000188a86b48d0_0 .var/s "data_out", 23 0;
v00000188a86b3570_0 .var/i "i", 31 0;
v00000188a86b4470_0 .net "in_valid", 0 0, v00000188a864f930_0;  alias, 1 drivers
v00000188a86b3610_0 .var/s "max_pos", 30 0;
v00000188a86b3b10_0 .var/s "min_neg", 30 0;
v00000188a86b43d0_0 .var/s "out_sat", 23 0;
v00000188a86b4650_0 .var "out_valid", 0 0;
v00000188a86b34d0_0 .net "rst_n", 0 0, v00000188a86b8d50_0;  alias, 1 drivers
v00000188a86b39d0_0 .var/i "t", 31 0;
v00000188a86b3390 .array/s "taps", 62 0, 21 0;
S_00000188a86b4bd0 .scope module, "u_hb" "halfband_poly" 3 82, 6 6 0, S_00000188a8655c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 24 "data_in";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /OUTPUT 24 "data_out";
    .port_info 5 /OUTPUT 1 "out_valid";
P_00000188a86b4d60 .param/l "ACC_WIDTH" 1 6 23, +C4<00000000000000000000000000110111>;
P_00000188a86b4d98 .param/l "COEF_FRAC" 0 6 10, +C4<00000000000000000000000000010111>;
P_00000188a86b4dd0 .param/l "COEF_WIDTH" 0 6 9, +C4<00000000000000000000000000011000>;
P_00000188a86b4e08 .param/l "DATA_WIDTH" 0 6 8, +C4<00000000000000000000000000011000>;
P_00000188a86b4e40 .param/l "HB_TAPS" 0 6 7, +C4<00000000000000000000000000011111>;
P_00000188a86b4e78 .param/l "L" 1 6 22, +C4<00000000000000000000000000001111>;
P_00000188a86b4eb0 .param/l "OUT_WIDTH" 0 6 11, +C4<00000000000000000000000000011000>;
v00000188a86b4970_0 .var/s "acc0", 54 0;
v00000188a86b3bb0_0 .var/s "acc1", 54 0;
v00000188a86b41f0_0 .var/s "acc_r", 54 0;
v00000188a86b3f70_0 .var/s "acc_sh", 31 0;
v00000188a86b2d50_0 .var/s "acc_tot", 54 0;
v00000188a86b4a10_0 .net "clk", 0 0, v00000188a86b3250_0;  alias, 1 drivers
v00000188a86b3ed0 .array/s "coef_H0", 15 0, 23 0;
v00000188a86b3a70 .array/s "coef_H1", 14 0, 23 0;
v00000188a86b4790_0 .net/s "data_in", 23 0, v00000188a86b48d0_0;  alias, 1 drivers
v00000188a86b4150_0 .var/s "data_out", 23 0;
v00000188a86b3890_0 .net "in_valid", 0 0, v00000188a86b4650_0;  alias, 1 drivers
v00000188a86b4290_0 .var/i "k", 31 0;
v00000188a86b3930_0 .var/s "max_pos", 31 0;
v00000188a86b3110_0 .var/s "min_neg", 31 0;
v00000188a86b4010_0 .var/s "out_sat", 23 0;
v00000188a86b4ab0_0 .var "out_valid", 0 0;
v00000188a86b4510_0 .var "phase", 0 0;
v00000188a86b3d90_0 .net "rst_n", 0 0, v00000188a86b8d50_0;  alias, 1 drivers
v00000188a86b31b0_0 .var/i "s", 31 0;
v00000188a86b37f0 .array/s "shiftbuf", 30 0, 23 0;
    .scope S_00000188a8656090;
T_0 ;
    %wait E_00000188a8648ac0;
    %load/vec4 v00000188a864f7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188a864fd90_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000188a864fd90_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v00000188a864fd90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a864ff70, 0, 4;
    %load/vec4 v00000188a864fd90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188a864fd90_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000188a864fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000188a864ff70, 4;
    %load/vec4 v00000188a86500b0_0;
    %parti/s 1, 1, 2;
    %replicate 20;
    %load/vec4 v00000188a86500b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a864ff70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000188a864fd90_0, 0, 32;
T_0.6 ;
    %load/vec4 v00000188a864fd90_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.7, 5;
    %ix/getv/s 4, v00000188a864fd90_0;
    %load/vec4a v00000188a864ff70, 4;
    %load/vec4 v00000188a864fd90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000188a864ff70, 4;
    %add;
    %ix/getv/s 3, v00000188a864fd90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a864ff70, 0, 4;
    %load/vec4 v00000188a864fd90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188a864fd90_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000188a8656090;
T_1 ;
    %wait E_00000188a8648ac0;
    %load/vec4 v00000188a864f7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000188a864fed0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000188a864fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000188a864fed0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000188a864fed0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000188a864fed0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000188a864fed0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000188a8656090;
T_2 ;
    %wait E_00000188a8648ac0;
    %load/vec4 v00000188a864f7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188a864f6b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000188a864f6b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v00000188a864f6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a864fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188a8650010_0, 0, 32;
T_2.4 ;
    %load/vec4 v00000188a8650010_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v00000188a864f6b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000188a8650010_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a864fbb0, 0, 4;
    %load/vec4 v00000188a8650010_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188a8650010_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v00000188a864f6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188a864f6b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000188a864fe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188a864f930_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188a864f930_0, 0;
    %load/vec4 v00000188a864fcf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v00000188a86503d0_0;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000188a864ff70, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a864fc50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188a864f6b0_0, 0, 32;
T_2.9 ;
    %load/vec4 v00000188a864f6b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000188a8650010_0, 0, 32;
T_2.11 ;
    %load/vec4 v00000188a8650010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.12, 5;
    %load/vec4 v00000188a864f6b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000188a8650010_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000188a864fbb0, 4;
    %load/vec4 v00000188a864f6b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000188a8650010_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a864fbb0, 0, 4;
    %load/vec4 v00000188a8650010_0;
    %subi 1, 0, 32;
    %store/vec4 v00000188a8650010_0, 0, 32;
    %jmp T_2.11;
T_2.12 ;
    %ix/getv/s 4, v00000188a864f6b0_0;
    %load/vec4a v00000188a864fc50, 4;
    %load/vec4 v00000188a864f6b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a864fbb0, 0, 4;
    %load/vec4 v00000188a864f6b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_2.13, 5;
    %ix/getv/s 4, v00000188a864f6b0_0;
    %load/vec4a v00000188a864fc50, 4;
    %load/vec4 v00000188a864f6b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000188a864fbb0, 4;
    %sub;
    %load/vec4 v00000188a864f6b0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a864fc50, 0, 4;
    %jmp T_2.14;
T_2.13 ;
    %ix/getv/s 4, v00000188a864f6b0_0;
    %load/vec4a v00000188a864fc50, 4;
    %load/vec4 v00000188a864f6b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000188a864fbb0, 4;
    %sub;
    %assign/vec4 v00000188a864fe30_0, 0;
T_2.14 ;
    %load/vec4 v00000188a864f6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188a864f6b0_0, 0, 32;
    %jmp T_2.9;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000188a864f930_0, 0;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000188a8635830;
T_3 ;
    %vpi_call 5 29 "$readmemh", "fir_comp.mem", v00000188a86b4330 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000188a8635830;
T_4 ;
    %wait E_00000188a8648ac0;
    %load/vec4 v00000188a86b34d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188a86b39d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000188a86b39d0_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v00000188a86b39d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a86b3390, 0, 4;
    %load/vec4 v00000188a86b39d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188a86b39d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000188a86b48d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188a86b4650_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000188a86b4470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 62, 0, 32;
    %store/vec4 v00000188a86b39d0_0, 0, 32;
T_4.6 ;
    %load/vec4 v00000188a86b39d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.7, 5;
    %load/vec4 v00000188a86b39d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000188a86b3390, 4;
    %ix/getv/s 3, v00000188a86b39d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a86b3390, 0, 4;
    %load/vec4 v00000188a86b39d0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000188a86b39d0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %load/vec4 v00000188a86b40b0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a86b3390, 0, 4;
    %pushi/vec4 0, 0, 54;
    %store/vec4 v00000188a8650290_0, 0, 54;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188a86b3570_0, 0, 32;
T_4.8 ;
    %load/vec4 v00000188a86b3570_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v00000188a8650290_0;
    %ix/getv/s 4, v00000188a86b3570_0;
    %load/vec4a v00000188a86b3390, 4;
    %pad/s 54;
    %ix/getv/s 4, v00000188a86b3570_0;
    %load/vec4a v00000188a86b4330, 4;
    %pad/s 54;
    %mul;
    %add;
    %store/vec4 v00000188a8650290_0, 0, 54;
    %load/vec4 v00000188a86b3570_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188a86b3570_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %load/vec4 v00000188a8650290_0;
    %addi 4194304, 0, 54;
    %store/vec4 v00000188a8650150_0, 0, 54;
    %load/vec4 v00000188a8650150_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 31;
    %store/vec4 v00000188a864f610_0, 0, 31;
    %pushi/vec4 8388607, 0, 31;
    %store/vec4 v00000188a86b3610_0, 0, 31;
    %pushi/vec4 2139095040, 0, 31;
    %store/vec4 v00000188a86b3b10_0, 0, 31;
    %load/vec4 v00000188a86b3610_0;
    %load/vec4 v00000188a864f610_0;
    %cmp/s;
    %jmp/0xz  T_4.10, 5;
    %load/vec4 v00000188a86b3610_0;
    %pad/s 24;
    %store/vec4 v00000188a86b43d0_0, 0, 24;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v00000188a864f610_0;
    %load/vec4 v00000188a86b3b10_0;
    %cmp/s;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v00000188a86b3b10_0;
    %pad/s 24;
    %store/vec4 v00000188a86b43d0_0, 0, 24;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v00000188a864f610_0;
    %parti/s 24, 0, 2;
    %store/vec4 v00000188a86b43d0_0, 0, 24;
T_4.13 ;
T_4.11 ;
    %load/vec4 v00000188a86b43d0_0;
    %assign/vec4 v00000188a86b48d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000188a86b4650_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188a86b4650_0, 0;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000188a86b4bd0;
T_5 ;
    %vpi_call 6 47 "$readmemh", "hb_h0.mem", v00000188a86b3ed0 {0 0 0};
    %vpi_call 6 48 "$readmemh", "hb_h1.mem", v00000188a86b3a70 {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000188a86b4bd0;
T_6 ;
    %wait E_00000188a8648ac0;
    %load/vec4 v00000188a86b3d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188a86b4510_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000188a86b4150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188a86b4ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188a86b31b0_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000188a86b31b0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v00000188a86b31b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a86b37f0, 0, 4;
    %load/vec4 v00000188a86b31b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188a86b31b0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188a86b4ab0_0, 0;
    %load/vec4 v00000188a86b3890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000188a86b31b0_0, 0, 32;
T_6.6 ;
    %load/vec4 v00000188a86b31b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v00000188a86b31b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000188a86b37f0, 4;
    %ix/getv/s 3, v00000188a86b31b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a86b37f0, 0, 4;
    %load/vec4 v00000188a86b31b0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000188a86b31b0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %load/vec4 v00000188a86b4790_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000188a86b37f0, 0, 4;
    %load/vec4 v00000188a86b4510_0;
    %inv;
    %assign/vec4 v00000188a86b4510_0, 0;
    %load/vec4 v00000188a86b4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 55;
    %store/vec4 v00000188a86b4970_0, 0, 55;
    %pushi/vec4 0, 0, 55;
    %store/vec4 v00000188a86b3bb0_0, 0, 55;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188a86b4290_0, 0, 32;
T_6.10 ;
    %load/vec4 v00000188a86b4290_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.11, 5;
    %load/vec4 v00000188a86b4970_0;
    %load/vec4 v00000188a86b4290_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000188a86b37f0, 4;
    %pad/s 55;
    %ix/getv/s 4, v00000188a86b4290_0;
    %load/vec4a v00000188a86b3ed0, 4;
    %pad/s 55;
    %mul;
    %add;
    %store/vec4 v00000188a86b4970_0, 0, 55;
    %load/vec4 v00000188a86b4290_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz  T_6.12, 5;
    %load/vec4 v00000188a86b3bb0_0;
    %load/vec4 v00000188a86b4290_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000188a86b37f0, 4;
    %pad/s 55;
    %ix/getv/s 4, v00000188a86b4290_0;
    %load/vec4a v00000188a86b3a70, 4;
    %pad/s 55;
    %mul;
    %add;
    %store/vec4 v00000188a86b3bb0_0, 0, 55;
T_6.12 ;
    %load/vec4 v00000188a86b4290_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188a86b4290_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %load/vec4 v00000188a86b4970_0;
    %load/vec4 v00000188a86b3bb0_0;
    %add;
    %store/vec4 v00000188a86b2d50_0, 0, 55;
    %load/vec4 v00000188a86b2d50_0;
    %addi 4194304, 0, 55;
    %store/vec4 v00000188a86b41f0_0, 0, 55;
    %load/vec4 v00000188a86b41f0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v00000188a86b3f70_0, 0, 32;
    %pushi/vec4 8388607, 0, 32;
    %store/vec4 v00000188a86b3930_0, 0, 32;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v00000188a86b3110_0, 0, 32;
    %load/vec4 v00000188a86b3930_0;
    %load/vec4 v00000188a86b3f70_0;
    %cmp/s;
    %jmp/0xz  T_6.14, 5;
    %load/vec4 v00000188a86b3930_0;
    %pad/s 24;
    %store/vec4 v00000188a86b4010_0, 0, 24;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v00000188a86b3f70_0;
    %load/vec4 v00000188a86b3110_0;
    %cmp/s;
    %jmp/0xz  T_6.16, 5;
    %load/vec4 v00000188a86b3110_0;
    %pad/s 24;
    %store/vec4 v00000188a86b4010_0, 0, 24;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v00000188a86b3f70_0;
    %parti/s 24, 0, 2;
    %store/vec4 v00000188a86b4010_0, 0, 24;
T_6.17 ;
T_6.15 ;
    %load/vec4 v00000188a86b4010_0;
    %assign/vec4 v00000188a86b4150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000188a86b4ab0_0, 0;
T_6.8 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000188a864d140;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188a86b3250_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00000188a864d140;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v00000188a86b3250_0;
    %inv;
    %store/vec4 v00000188a86b3250_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00000188a864d140;
T_9 ;
    %vpi_call 2 37 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000188a864d140 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000188a864d140;
T_10 ;
    %vpi_call 2 46 "$readmemb", "input_stream.txt", v00000188a86b3070 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000188a86b3070, 4;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_10.0, 6;
    %vpi_call 2 50 "$display", "CRITICAL ERROR: input_stream.txt NOT LOADED! mem_in[0] is X" {0 0 0};
    %vpi_call 2 51 "$finish" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 2 53 "$display", "SUCCESS: Input file loaded. Bit 0 = %b", &A<v00000188a86b3070, 0> {0 0 0};
T_10.1 ;
    %vpi_func 2 57 "$fopen" 32, "output_capture.txt", "w" {0 0 0};
    %store/vec4 v00000188a86b3cf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188a86b8d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188a86b2f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188a86b3c50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188a86b8d50_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 70 "$display", "Starting Simulation..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188a86b2fd0_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000188a86b2fd0_0;
    %cmpi/s 4194304, 0, 32;
    %jmp/0xz T_10.3, 5;
    %wait E_00000188a8648f40;
    %ix/getv/s 4, v00000188a86b2fd0_0;
    %load/vec4a v00000188a86b3070, 4;
    %assign/vec4 v00000188a86b2f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000188a86b3c50_0, 0;
    %load/vec4 v00000188a86b2fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188a86b2fd0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %wait E_00000188a8648f40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188a86b3c50_0, 0;
    %delay 5000000, 0;
    %vpi_call 2 84 "$display", "Simulation Complete. Output written to output_capture.txt" {0 0 0};
    %vpi_call 2 85 "$fclose", v00000188a86b3cf0_0 {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000188a864d140;
T_11 ;
    %wait E_00000188a8648f40;
    %load/vec4 v00000188a86b32f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 93 "$fdisplay", v00000188a86b3cf0_0, "%d", v00000188a86b3e30_0 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_sigma_delta.v";
    "sigma_delta_top.v";
    "iz_cic.v";
    "fir_comb1.v";
    "halfband_poly.v";
