Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 27 19:33:27 2025
| Host         : T480 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file top_nexys_a7_rtc_control_sets_placed.rpt
| Design       : top_nexys_a7_rtc
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             207 |           57 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+--------------------------+------------------+----------------+--------------+
|     Clock Signal     | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------+--------------------------+------------------+----------------+--------------+
|  clk100mhz_IBUF_BUFG |               | u_rtc/nS_units_0         |                2 |              4 |         2.00 |
|  clk100mhz_IBUF_BUFG |               | dbR/cnt[21]_i_1__3_n_0   |                5 |             22 |         4.40 |
|  clk100mhz_IBUF_BUFG |               | dbC/cnt[21]_i_1_n_0      |                6 |             22 |         3.67 |
|  clk100mhz_IBUF_BUFG |               | dbD/cnt[21]_i_1__1_n_0   |                7 |             22 |         3.14 |
|  clk100mhz_IBUF_BUFG |               | dbU/cnt[21]_i_1__0_n_0   |                7 |             22 |         3.14 |
|  clk100mhz_IBUF_BUFG |               | dbL/cnt[21]_i_1__2_n_0   |                6 |             22 |         3.67 |
|  clk100mhz_IBUF_BUFG |               | u_ticks/cnt1[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  clk100mhz_IBUF_BUFG |               | u_ticks/blink_0          |                8 |             31 |         3.88 |
|  clk100mhz_IBUF_BUFG |               | u_ticks/cnts[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  clk100mhz_IBUF_BUFG |               |                          |               32 |             66 |         2.06 |
+----------------------+---------------+--------------------------+------------------+----------------+--------------+


