
---------- Begin Simulation Statistics ----------
final_tick                               107748347250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 263241                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681300                       # Number of bytes of host memory used
host_op_rate                                   263757                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   379.88                       # Real time elapsed on the host
host_tick_rate                              283637224                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.107748                       # Number of seconds simulated
sim_ticks                                107748347250                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.615417                       # CPI: cycles per instruction
system.cpu.discardedOps                        189353                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29055995                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.619035                       # IPC: instructions per cycle
system.cpu.numCycles                        161541750                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132485755                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       173997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       524823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7083                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052294                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7084                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485844                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735545                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81002                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103780                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101801                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905931                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65388                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51485130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51485130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51485641                       # number of overall hits
system.cpu.dcache.overall_hits::total        51485641                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       576609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         576609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       584517                       # number of overall misses
system.cpu.dcache.overall_misses::total        584517                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26007983493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26007983493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26007983493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26007983493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52061739                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52061739                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52070158                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52070158                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011075                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011075                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011226                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011226                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45105.059916                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45105.059916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44494.828197                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44494.828197                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       170997                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.336511                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       446443                       # number of writebacks
system.cpu.dcache.writebacks::total            446443                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57735                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526779                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526779                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23685674919                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23685674919                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24420134631                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24420134631                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45648.220799                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45648.220799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46357.456601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46357.456601                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524731                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40837191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40837191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9194080076                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9194080076                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41112660                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41112660                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33376.097042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33376.097042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           95                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275374                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275374                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8822555740                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8822555740                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32038.448583                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32038.448583                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10647939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10647939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       301140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       301140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16813903417                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16813903417                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55834.174859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55834.174859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        57640                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57640                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14863119179                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14863119179                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61039.503815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61039.503815                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    734459712                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    734459712                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92910.779507                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92910.779507                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2016.999184                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52012496                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526779                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.736844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2016.999184                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1517                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104667247                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104667247                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685708                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474947                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024764                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277830                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277830                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277830                       # number of overall hits
system.cpu.icache.overall_hits::total        10277830                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59407689                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59407689                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59407689                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59407689                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278524                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278524                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85601.857349                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85601.857349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85601.857349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85601.857349                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58481893                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58481893                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58481893                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58481893                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84267.857349                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84267.857349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84267.857349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84267.857349                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277830                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277830                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59407689                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59407689                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85601.857349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85601.857349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58481893                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58481893                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84267.857349                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84267.857349                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.189572                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14810.553314                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.189572                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.243257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.243257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279218                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279218                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 107748347250                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               320098                       # number of demand (read+write) hits
system.l2.demand_hits::total                   320131                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data              320098                       # number of overall hits
system.l2.overall_hits::total                  320131                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206681                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207342                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            206681                       # number of overall misses
system.l2.overall_misses::total                207342                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56606289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18879728480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18936334769                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56606289                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18879728480                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18936334769                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526779                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527473                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526779                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527473                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.392349                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.393086                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.392349                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.393086                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85637.350983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91347.189534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91328.986742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85637.350983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91347.189534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91328.986742                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              113557                       # number of writebacks
system.l2.writebacks::total                    113557                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207337                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47597126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16062402287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16109999413                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47597126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16062402287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16109999413                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.392339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.393076                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.392339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.393076                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72007.754917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77717.791553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77699.587691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72007.754917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77717.791553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77699.587691                       # average overall mshr miss latency
system.l2.replacements                         175123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       446443                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446443                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       446443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5950                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5950                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            106124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                106124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          137376                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137376                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12888321607                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12888321607                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.564172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.564172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93817.854698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93817.854698                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       137376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11013914776                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11013914776                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.564172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.564172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80173.500291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80173.500291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56606289                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56606289                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85637.350983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85637.350983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47597126                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47597126                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72007.754917                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72007.754917                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        213974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            213974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5991406873                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5991406873                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.244653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.244653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86449.850271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86449.850271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5048487511                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5048487511                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.244635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.244635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72849.747633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72849.747633                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32006.865401                       # Cycle average of tags in use
system.l2.tags.total_refs                     1046273                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207891                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.032796                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      48.992542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.531415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31879.341444                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976772                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12016                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19572                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2312347                       # Number of tag accesses
system.l2.tags.data_accesses                  2312347                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    113557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007881060378                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6761                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6761                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              545894                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106883                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113557                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207337                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113557                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     64                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207337                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113557                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  145850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.654637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.900191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.136633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6624     97.97%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          127      1.88%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6761                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.791747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.761198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4174     61.74%     61.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.50%     62.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2352     34.79%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              192      2.84%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6761                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13269568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7267648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    123.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  107737889357                       # Total gap between requests
system.mem_ctrls.avgGap                     335742.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13223168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7265856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 392618.551278984931                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 122722699.117781594396                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 67433572.629579246044                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       206676                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       113557                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17894789                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6759530699                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2557148348319                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27072.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32705.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22518632.48                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13227264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13269568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7267648                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7267648                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       206676                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         207337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       113557                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        113557                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       392619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    122760714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        123153332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       392619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       392619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     67450204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        67450204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     67450204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       392619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    122760714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       190603536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               207273                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              113529                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7039                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6939                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7116                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2891056738                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1036365000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6777425488                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13948.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32698.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138902                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71920                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       109980                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.682379                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   108.901318                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   254.109661                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        74997     68.19%     68.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13082     11.89%     80.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2733      2.48%     82.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2306      2.10%     84.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9442      8.59%     93.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          558      0.51%     93.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          388      0.35%     94.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          357      0.32%     94.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6117      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       109980                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13265472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7265856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              123.115318                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               67.433573                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.49                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       396519900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       210755325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      743866620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     300134340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8505388320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26569801020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  19000796160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55727261685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.198297                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  49118821877                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3597880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55031645373                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       388737300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       206618775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      736062600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     292487040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8505388320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25816180650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  19635423840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   55580898525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   515.839917                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  50773108627                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3597880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  53377358623                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69961                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       113557                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60432                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137376                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137376                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69961                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       588663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 588663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20537216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20537216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207337                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           983174878                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1118173418                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            283973                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       560000                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          139854                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243500                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283279                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1579767                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     62286208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62336384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          175123                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7267648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           702596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100399                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 695444     98.98%     98.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7151      1.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             702596                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 107748347250                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1297555120                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1388694                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1054088109                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
