#This file template is largely based on --help message from generic SoC generator
#from .../litex/tools/litex_soc_gen.py

#TODO: 
#   -Finalize basic template
#   -Determine which of the native LiteX options are useful or not

#Name of SoC
name              : "test_design"    

#Log options
#"log_filename"      :   "none",
#"log_level"         :   "info",

#Generator options
build             : True    #Fixed value
sys_clk_freq      : 125e6
#Additional Base-SoC components (Default: False)
#TODO: Check if more options required/useful, e.g. Naming, customization
soft_i2c          : False
hard_i2c          : True
soft_spi          : False
hard_spi          : False
SDcard            : False
#Some testing for functions
expose_bus : False  #TODO: Implement in generator or remove option!
 
   
#builder options
output_dir         : "new_test_output"
#"gateware_dir"       :
#"software_dir"       : 
#"include_dir"        :
#"generated_dir"      :
build_backend      : "litex"    #Use litex
#compile_gateware   : False #these should normally be False
compile_software   : True #but it may be useful to have the option
#"soc_csv"           : stick with default (no SoC mapping in file)
#"soc_json"          :
#"soc_svd"           :
#"memory_x"          :
doc               : True    #default is True

#BIOS options
bios_lto          : False       #TODO: Check options
bios_format       : "integer"   #TODO: Check options
bios_console      : "full"      #TODO: Check options
#SoC options
bus_standard      : "wishbone"   #can be axi, axi-lite, wishbone (default)
bus_data_width    : 32      #default is 32, 64 is also common(?)
bus_address_width : 32      #default in litex is 32 (AXI/AXILite) and 30 (Wishbone)
bus_timeout       : 1000000      #timeout in cycles
bus_bursting      : False   #TODO: Check for support in LiteX, not usable for AXILite
bus_interconnect  : "shared" #can be "shared" (default) or "crossbar"
cpu_type          : "vexriscv" #TODO: Check for options
#"cpu_variant"       : leave out for now
#"cpu_reset_address" :
#"cpu_cfu"           : no idea what this does, leave out until clarified
no_ctrl           : False   #TODO: Check what this does
integrated_rom_size       : 131072 #Default is 0x20000 ('d131072)
#"integrated_rom_init"       :  #Default is None
integrated_sram_size      : 8192 #Default is 0x2000('d8192)
"integrated_main_ram_size"  : 8192  #Default is None
csr_data_width            : 32 #32 (default) or 8 
csr_address_width         : 14 #Default:14 TODO: Check options
csr_paging                : 2048 #Default: 0x800('d2048) TODO: Check options
csr_ordering              : "big" #big (default) or little
#"ident"                     :
no_ident_version          : False    #Default is False
no_uart                   : False    #Default is False
uart_name                 : "serial" #MUST NOT BE 'None', use "serial" or "uart" 
#"uart_baudrate"             : #TODO: Check significance
#"uart_fifo_depth"           : #TODO: Check significance
#"with_uartbone"             : #TODO: Check significance
#"with_jtagbone"             : #TODO: Check significance
#"jtagbone_chain"            : #TODO: Check significance
#"no_timer"                  : #TODO: Check significance
#"timer_uptime"              : #TODO: Check significance
#"with_watchdog"             : #TODO: Check significance
#"watchdog_width"            : #TODO: Check significance
#"watchdog_reset_delay"      : #TODO: Check significance
#"l2_size"                   : #TODO: Check significance

#Experimental draft for adding generic external cores
external_modules: {
    #"ext_mod_1": {
    #The "source" field determines what kind of CSR connection is used
    #If source is given, Verilog instance is used; empty means all ports go to top IO
    #    "source"           : "None",
    #    "module_name"      : "Name_Of_Module",
    #    "instance_name"    : "Instance_Name",
    #    "ports": {
    #        "port0": {
    #            "name" : "Hinz",
    #            "direction": "in",
    #            "size": 4
    #        },
    #       "port1": {
    #            "name" : "Kunz",
    #            "direction": "out",
    #            "size": 2
    #        },
    #    },
    #},
    "ext_mod_2": {
        "source"           : "verilogquelle.v",
        "module_name"      : "Nother_Module",
        "instance_name"    : "Instance_two_name",
        "parameters": {
            "data_width" : 8,
            "random_hex_param": 154
         },
        "ports": {
           "port0": {
                "name" : "clk",
                "direction": "in",
                "size": 1
            },
           "port1": {
                "name" : "reset",
                "direction": "in",
                "size": 1
            },
            "port2": {
                "name" : "Vein_SoCaus",
                "direction": "in",
                "size": 1
            },
           "port3": {
                "name" : "Vaus_SoCein",
                "direction": "out",
                "size": 1
            },
           "port4": {
                "name" : "NocheinVein",
                "direction": "in",
                "size" : 1
            },
           "port5": {
                "name" : "NocheinVaus",
                "direction": "out",
                "size" : 1
            },            
        },
    },
}
    