# SoC_WINRV32ICMF
The SoC project with CPUpipeline uses a RISC-V instruction set architecture including base I instructions, extended M instructions, extended C instructions, and extended F instructions. It integrates an FPUpipeline coprocessor, supports 62 interrupts, I2C, SPI, UART, TIMER, PLIC peripherals, branch prediction, etc.
