{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697186337239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697186337239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 10:38:57 2023 " "Processing started: Fri Oct 13 10:38:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697186337239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697186337239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5G_sevenseg -c C5G_sevenseg " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_sevenseg -c C5G_sevenseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697186337240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697186337857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697186337857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/assignments/01_seveseg/hdlfiles/02_7_seg_disp/src/sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/assignments/01_seveseg/hdlfiles/02_7_seg_disp/src/sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../src/sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/src/sevenseg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697186348633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697186348633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_sevenseg " "Found entity 1: C5G_sevenseg" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697186348636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697186348636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5G_sevenseg " "Elaborating entity \"C5G_sevenseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697186348693 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 C5G_sevenseg.sv(14) " "Output port \"HEX2\" at C5G_sevenseg.sv(14) has no driver" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697186348695 "|C5G_sevenseg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 C5G_sevenseg.sv(16) " "Output port \"HEX3\" at C5G_sevenseg.sv(16) has no driver" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697186348695 "|C5G_sevenseg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevenseg_u0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevenseg_u0\"" {  } { { "C5G_sevenseg.sv" "sevenseg_u0" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697186348712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697186349247 "|C5G_sevenseg|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697186349247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697186349318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697186349805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697186349805 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697186350030 "|C5G_sevenseg|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "C5G_sevenseg.sv" "" { Text "C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/Assignments/01_seveseg/HDLFiles/02_7_seg_disp/fpga/C5G_sevenseg.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697186350030 "|C5G_sevenseg|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697186350030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697186350031 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697186350031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697186350031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697186350031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697186350056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 10:39:10 2023 " "Processing ended: Fri Oct 13 10:39:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697186350056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697186350056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697186350056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697186350056 ""}
