ld reg1, reg0, 0    	
li reg2, 0				
li reg4, 0				
addi reg2, reg2, 1  	
ld reg3, reg2, 0 		
add reg4, reg4, reg3 		
subi reg1, reg1, 1 	
slt reg5, reg1, reg0 	
beq reg5, reg0, 3	
ld reg1, reg0, 0		
mov reg3, reg1			
addi reg3, reg3, 1		
div reg2, reg4, reg1	
str reg2, reg3, 0
eof