MODULE counter_cell(carry_in)
VAR
  value : boolean;
ASSIGN
  init(value) := FALSE;
  next(value) := value + carry_in mod 2;
DEFINE
  carry_out := value & carry_in;

MODULE main
VAR
  counter_enable : boolean;
  bit0 : counter_cell(counter_enable);
  bit1 : counter_cell(bit0.carry_out);
  bit2 : counter_cell(bit1.carry_out);
FAIRNESS counter_enable
SPEC AG AF bit2.carry_out
