
---------- Begin Simulation Statistics ----------
final_tick                                25974357500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    705                       # Simulator instruction rate (inst/s)
host_mem_usage                               11114536                       # Number of bytes of host memory used
host_op_rate                                      722                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29149.90                       # Real time elapsed on the host
host_tick_rate                                 547171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20536617                       # Number of instructions simulated
sim_ops                                      21059952                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015950                       # Number of seconds simulated
sim_ticks                                 15949980000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.520830                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  552020                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               571918                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                898                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6780                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            577909                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8840                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9842                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1002                       # Number of indirect misses.
system.cpu.branchPred.lookups                  649601                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25323                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1130                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3925664                       # Number of instructions committed
system.cpu.committedOps                       4003645                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.131713                       # CPI: cycles per instruction
system.cpu.discardedOps                         14544                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2163105                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            181502                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1030769                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4101763                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.319314                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      819                       # number of quiesce instructions executed
system.cpu.numCycles                         12294054                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       819                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2732483     68.25%     68.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1783      0.04%     68.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                 199499      4.98%     73.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1069880     26.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4003645                       # Class of committed instruction
system.cpu.quiesceCycles                     13225914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8192291                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1030                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        954466                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              347955                       # Transaction distribution
system.membus.trans_dist::ReadResp             354857                       # Transaction distribution
system.membus.trans_dist::WriteReq             130512                       # Transaction distribution
system.membus.trans_dist::WriteResp            130512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          880                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6232                       # Transaction distribution
system.membus.trans_dist::ReadExReq               414                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5830                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1072                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       470016                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        470016                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        17285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        17285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       944353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       961394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       940032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       940032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1918711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       373120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       373120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         6552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       148224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        18018                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       176058                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30630202                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1426002                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000733                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027061                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1424957     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    1045      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1426002                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2302317720                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17396875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16800437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3156375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17782085                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2038897845                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           29896250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       701085                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       701085                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        13626                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1880064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1880064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1893690                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10098                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        18018                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     30099042                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3287269500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.6                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          649                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   2687248660                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1438365000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       347136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       347136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       940032                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       940032                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       553050                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       553050    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       553050                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1156221625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1858560000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     42467328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     50331648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     23592960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     22216704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     45809664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     10616832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     10862592                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      5898240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       694272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      6592512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2662531740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    493061433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3155593173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1479184300                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1392898549                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2872082849                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4141716040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1885959982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6027676022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       373120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       376384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       373120                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       373120                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5830                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           51                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5881                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23393133                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       204640                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23597773                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23393133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23393133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23393133                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       204640                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23597773                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     22216704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          91904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22308608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        56320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7920640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       347136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              348572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123760                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1392898549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5762013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1398660563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3531039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    493061433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            496592472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3531039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1885959982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5762013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1895253035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    469625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000551224250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          141                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          141                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              626532                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      348571                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123760                       # Number of write requests accepted
system.mem_ctrls.readBursts                    348571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    408                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            21753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7730                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11208124215                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1740815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20347402965                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32192.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58442.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       181                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   324542                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114875                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                348571                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123760                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  307498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   12197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   12089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   12128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    372                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        32511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.012826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.530110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.311691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          978      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          992      3.05%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          591      1.82%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          430      1.32%      9.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          570      1.75%     10.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          444      1.37%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          380      1.17%     13.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      1.80%     15.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27541     84.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        32511                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2469.368794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1138.257686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1861.439732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            13      9.22%      9.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           53     37.59%     46.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      2.13%     48.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           24     17.02%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           24     17.02%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.71%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      4.26%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           17     12.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           141                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     877.765957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    559.811509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    361.238141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             21     14.89%     14.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      7.09%     21.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          110     78.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           141                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22282432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7920960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22308544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7920640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1397.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       496.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1398.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    496.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15949760000                       # Total gap between requests
system.mem_ctrls.avgGap                      33768.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     22191680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        90752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        57728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1391329644.300494432449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5689787.698793353513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3619314.883153458592                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 492993220.054194450378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       347136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  20288800050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     58602915                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61324430875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 261832161125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58446.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40838.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69686853.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2130795.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8835914495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    862680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6252211005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1638                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           819                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10093434.218559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2015837.017612                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          819    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5599500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11947750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             819                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17707834875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8266522625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1856018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1856018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1856018                       # number of overall hits
system.cpu.icache.overall_hits::total         1856018                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5830                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5830                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5830                       # number of overall misses
system.cpu.icache.overall_misses::total          5830                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    254326250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    254326250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    254326250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    254326250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1861848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1861848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1861848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1861848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003131                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003131                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003131                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003131                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43623.713551                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43623.713551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43623.713551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43623.713551                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5830                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5830                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5830                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5830                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    245218625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    245218625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    245218625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    245218625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003131                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003131                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003131                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003131                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42061.513722                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42061.513722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42061.513722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42061.513722                       # average overall mshr miss latency
system.cpu.icache.replacements                   5625                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1856018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1856018                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5830                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5830                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    254326250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    254326250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1861848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1861848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43623.713551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43623.713551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    245218625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    245218625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42061.513722                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42061.513722                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           373.213162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2689282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5625                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            478.094578                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   373.213162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.728932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.728932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3729526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3729526                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       319281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           319281                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       319281                       # number of overall hits
system.cpu.dcache.overall_hits::total          319281                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1891                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1891                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1891                       # number of overall misses
system.cpu.dcache.overall_misses::total          1891                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    139182250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    139182250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    139182250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    139182250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       321172                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       321172                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       321172                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       321172                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005888                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005888                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005888                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005888                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73602.459016                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73602.459016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73602.459016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73602.459016                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          880                       # number of writebacks
system.cpu.dcache.writebacks::total               880                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          405                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          405                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8451                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8451                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    107405125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    107405125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    107405125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    107405125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     17719000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     17719000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004627                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004627                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004627                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004627                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72278.011440                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72278.011440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72278.011440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72278.011440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2096.674950                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2096.674950                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1487                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       198318                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          198318                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     80495875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80495875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       199391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       199391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75019.454800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75019.454800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1072                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1072                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          819                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          819                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     78860500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     78860500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     17719000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     17719000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73563.899254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73563.899254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21634.920635                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21634.920635                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       120963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         120963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     58686375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58686375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       121781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       121781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71743.734719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71743.734719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7632                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7632                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     28544625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28544625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68948.369565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68948.369565                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       470016                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       470016                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4815167125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4815167125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10244.687681                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10244.687681                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       254320                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       254320                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       215696                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       215696                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4790685345                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4790685345                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 22210.357842                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 22210.357842                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              126739                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1487                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.231338                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5046303                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5046303                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25974357500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25974505625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    705                       # Simulator instruction rate (inst/s)
host_mem_usage                               11114536                       # Number of bytes of host memory used
host_op_rate                                      722                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29149.99                       # Real time elapsed on the host
host_tick_rate                                 547174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20536626                       # Number of instructions simulated
sim_ops                                      21059967                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015950                       # Number of seconds simulated
sim_ticks                                 15950128125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.519823                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  552021                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               571925                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                899                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6782                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            577909                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8840                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9842                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1002                       # Number of indirect misses.
system.cpu.branchPred.lookups                  649610                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25325                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1130                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3925673                       # Number of instructions committed
system.cpu.committedOps                       4003660                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.131766                       # CPI: cycles per instruction
system.cpu.discardedOps                         14551                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2163126                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            181502                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1030770                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4101952                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.319309                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      819                       # number of quiesce instructions executed
system.cpu.numCycles                         12294291                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       819                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2732491     68.25%     68.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1783      0.04%     68.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                 199505      4.98%     73.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1069880     26.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4003660                       # Class of committed instruction
system.cpu.quiesceCycles                     13225914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8192339                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1030                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        954470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              347955                       # Transaction distribution
system.membus.trans_dist::ReadResp             354859                       # Transaction distribution
system.membus.trans_dist::WriteReq             130512                       # Transaction distribution
system.membus.trans_dist::WriteResp            130512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          882                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6232                       # Transaction distribution
system.membus.trans_dist::ReadExReq               414                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5830                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1074                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       470016                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        470016                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        17285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        17285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       944359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       961400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       940032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       940032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1918717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       373120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       373120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         6552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       148480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        18018                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       176314                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30630458                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1426004                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000733                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027061                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1424959     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    1045      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1426004                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2302330970                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17396875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16800437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3156375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17793585                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2038897845                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           29896250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       701085                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       701085                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        13626                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1880064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1880064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1893690                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10098                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        18018                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     30099042                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3287269500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.6                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          649                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   2687248660                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1438365000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       347136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       347136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       940032                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       940032                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     30081024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       553050                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       553050    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       553050                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1156221625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1858560000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     42467328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     50331648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     23592960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     22216704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     45809664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     10616832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     10862592                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      5898240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       694272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      6592512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2662507014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    493056854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3155563868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1479170563                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1392885614                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2872056177                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4141677577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1885942468                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6027620045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       373120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       376384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       373120                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       373120                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5830                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           51                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5881                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23392916                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       204638                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23597553                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23392916                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23392916                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23392916                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       204638                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23597553                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     22216704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          92032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22308736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        56448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7920768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       347136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              348574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          882                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123762                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1392885614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5769985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1398655599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3539031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    493056854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            496595885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3539031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1885942468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5769985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1895251484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    469625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000551224250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          141                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          141                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              626538                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      348573                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123762                       # Number of write requests accepted
system.mem_ctrls.readBursts                    348573                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123762                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    408                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            21753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7730                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11208124215                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1740825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20347455465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32191.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58441.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       181                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   324544                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114875                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                348573                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123762                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  307498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   12197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   12089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   12128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    372                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        32514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.956634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.444393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.373847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          978      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          994      3.06%      6.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          591      1.82%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          430      1.32%      9.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          571      1.76%     10.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          444      1.37%     12.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          380      1.17%     13.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      1.80%     15.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27541     84.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        32514                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2469.368794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1138.257686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1861.439732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            13      9.22%      9.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           53     37.59%     46.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      2.13%     48.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           24     17.02%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           24     17.02%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.71%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      4.26%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           17     12.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           141                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     877.765957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    559.811509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    361.238141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             21     14.89%     14.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      7.09%     21.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          110     78.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           141                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22282560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7920960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22308672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7920768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1397.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       496.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1398.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    496.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15950157500                       # Total gap between requests
system.mem_ctrls.avgGap                      33768.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     22191680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        90880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        57728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1391316723.357041835785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5697759.873010423966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3619281.271447466686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 492988641.744844913483                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       347136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          882                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  20288800050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     58655415                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61324430875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 261832161125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58446.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40817.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69528833.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2130795.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8835914495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    862705625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6252333505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1638                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           819                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10093434.218559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2015837.017612                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          819    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5599500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11947750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             819                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17707983000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8266522625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1856029                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1856029                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1856029                       # number of overall hits
system.cpu.icache.overall_hits::total         1856029                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5830                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5830                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5830                       # number of overall misses
system.cpu.icache.overall_misses::total          5830                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    254326250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    254326250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    254326250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    254326250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1861859                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1861859                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1861859                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1861859                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003131                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003131                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003131                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003131                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43623.713551                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43623.713551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43623.713551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43623.713551                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5830                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5830                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5830                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5830                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    245218625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    245218625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    245218625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    245218625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003131                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003131                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003131                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003131                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42061.513722                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42061.513722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42061.513722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42061.513722                       # average overall mshr miss latency
system.cpu.icache.replacements                   5625                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1856029                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1856029                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5830                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5830                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    254326250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    254326250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1861859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1861859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43623.713551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43623.713551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    245218625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    245218625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42061.513722                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42061.513722                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           373.213197                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6248815                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6002                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1041.122126                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   373.213197                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.728932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.728932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3729548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3729548                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       319285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           319285                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       319285                       # number of overall hits
system.cpu.dcache.overall_hits::total          319285                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1893                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1893                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1893                       # number of overall misses
system.cpu.dcache.overall_misses::total          1893                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    139305375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    139305375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    139305375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    139305375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       321178                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       321178                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       321178                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       321178                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005894                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73589.738510                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73589.738510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73589.738510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73589.738510                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          882                       # number of writebacks
system.cpu.dcache.writebacks::total               882                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          405                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          405                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8451                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8451                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    107525125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    107525125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    107525125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    107525125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     17719000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     17719000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004633                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004633                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72261.508737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72261.508737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72261.508737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72261.508737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2096.674950                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2096.674950                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1489                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       198322                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          198322                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1075                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1075                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     80619000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80619000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       199397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       199397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74994.418605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74994.418605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1074                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1074                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          819                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          819                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     78980500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     78980500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     17719000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     17719000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73538.640596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73538.640596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21634.920635                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21634.920635                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       120963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         120963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     58686375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58686375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       121781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       121781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71743.734719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71743.734719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7632                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7632                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     28544625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28544625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68948.369565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68948.369565                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       470016                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       470016                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4815167125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4815167125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10244.687681                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10244.687681                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       254320                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       254320                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       215696                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       215696                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4790685345                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4790685345                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 22210.357842                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 22210.357842                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              324078                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2001                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.958021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5046329                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5046329                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25974505625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
