// Seed: 1614142430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_2 = 32'd54
) (
    output wand  id_0
    , id_7,
    input  tri0  _id_1,
    input  wor   _id_2,
    output uwire id_3,
    input  tri1  id_4,
    output wand  id_5
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire [id_2 : id_1] id_8[1 'b0 : -1 'h0];
  logic id_9 = 1;
endmodule
