name: Flash
description: Flash
groupName: Flash
registers:
  - name: ACR
    displayName: ACR
    description: Access control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 55
    fields:
      - name: LATENCY
        description: Read latency
        bitOffset: 0
        bitWidth: 4
      - name: WRHIGHFREQ
        description: Flash signal delay
        bitOffset: 4
        bitWidth: 2
  - name: KEYR
    displayName: KEYR
    description: FLASH key register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: KEYKEYRR
        description: "access configuration unlock\n              key"
        bitOffset: 0
        bitWidth: 32
  - name: OPTKEYR
    displayName: OPTKEYR
    description: FLASH option key register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPTKEYR
        description: Unlock key option bytes
        bitOffset: 0
        bitWidth: 32
  - name: CR
    displayName: CR
    description: FLASH control register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LOCK
        description: configuration lock bit
        bitOffset: 0
        bitWidth: 1
      - name: PG
        description: program enable bit
        bitOffset: 1
        bitWidth: 1
      - name: SER
        description: sector erase request
        bitOffset: 2
        bitWidth: 1
      - name: BER
        description: erase request
        bitOffset: 3
        bitWidth: 1
      - name: PSIZE
        description: program size
        bitOffset: 4
        bitWidth: 2
      - name: FW
        description: "write forcing control\n              bit"
        bitOffset: 6
        bitWidth: 1
      - name: START
        description: "bank or sector erase start\n              control bit"
        bitOffset: 7
        bitWidth: 1
      - name: SNB
        description: "sector erase selection\n              number"
        bitOffset: 8
        bitWidth: 3
      - name: CRC_EN
        description: CRC control bit
        bitOffset: 15
        bitWidth: 1
      - name: EOPIE
        description: "end-of-program interrupt control\n              bit"
        bitOffset: 16
        bitWidth: 1
      - name: WRPERRIE
        description: "write protection error interrupt\n              enable bit"
        bitOffset: 17
        bitWidth: 1
      - name: PGSERRIE
        description: "programming sequence error\n              interrupt enable bit"
        bitOffset: 18
        bitWidth: 1
      - name: STRBERRIE
        description: "strobe error interrupt enable\n              bit"
        bitOffset: 19
        bitWidth: 1
      - name: INCERRIE
        description: "inconsistency error interrupt\n              enable bit"
        bitOffset: 21
        bitWidth: 1
      - name: OPERRIE
        description: "write/erase error interrupt\n              enable bit"
        bitOffset: 22
        bitWidth: 1
      - name: RDPERRIE
        description: "read protection error interrupt\n              enable bit"
        bitOffset: 23
        bitWidth: 1
      - name: RDSERRIE
        description: "secure error interrupt enable\n              bit"
        bitOffset: 24
        bitWidth: 1
      - name: SNECCERRIE
        description: "ECC single correction error\n              interrupt enable
          bit"
        bitOffset: 25
        bitWidth: 1
      - name: DBECCERRIE
        description: "ECC double detection error\n              interrupt enable bit"
        bitOffset: 26
        bitWidth: 1
      - name: CRCENDIE
        description: "end of CRC calculation interrupt\n              enable bit"
        bitOffset: 27
        bitWidth: 1
      - name: CRCRDERRIE
        description: "CRC read error interrupt enable bit\nWhen CRCRDERRIE1 bit is
          set to 1, an interrupt is generated when a protected area (PCROP or secure-only)
          has been detected during the last CRC computation on bank 1. CRCRDERRIE1
          can be programmed only when LOCK1 is cleared to 0."
        bitOffset: 28
        bitWidth: 1
        access: read-write
  - name: SR
    displayName: SR
    description: "FLASH status register for bank\n          1"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BSY
        description: "ongoing program\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: WBNE
        description: "write buffer not empty\n              flag"
        bitOffset: 1
        bitWidth: 1
      - name: QW
        description: wait queue flag
        bitOffset: 2
        bitWidth: 1
      - name: CRC_BUSY
        description: CRC busy flag
        bitOffset: 3
        bitWidth: 1
      - name: EOP
        description: end-of-program flag
        bitOffset: 16
        bitWidth: 1
      - name: WRPERR
        description: "write protection error\n              flag"
        bitOffset: 17
        bitWidth: 1
      - name: PGSERR
        description: "programming sequence error\n              flag"
        bitOffset: 18
        bitWidth: 1
      - name: STRBERR
        description: strobe error flag
        bitOffset: 19
        bitWidth: 1
      - name: INCERR
        description: "inconsistency error\n              flag"
        bitOffset: 21
        bitWidth: 1
      - name: OPERR
        description: "write/erase error\n              flag"
        bitOffset: 22
        bitWidth: 1
      - name: RDPERR
        description: "read protection error\n              flag"
        bitOffset: 23
        bitWidth: 1
      - name: RDSERR
        description: secure error flag
        bitOffset: 24
        bitWidth: 1
      - name: SNECCERR
        description: "single correction error\n              flag"
        bitOffset: 25
        bitWidth: 1
      - name: DBECCERR
        description: "ECC double detection error\n              flag"
        bitOffset: 26
        bitWidth: 1
      - name: CRCEND
        description: CRC-complete flag
        bitOffset: 27
        bitWidth: 1
      - name: CRCRDERR
        description: "CRC read error flag\nCRCRDERR1 flag is raised when a word is
          found read protected during a CRC operation on bank 1. An interrupt is generated
          if CRCRDIE1 and CRCEND1 are set to 1. Writing 1 to CLR_CRCRDERR1 bit in
          FLASH_CCR1 register clears CRCRDERR1.\nNote: This flag is valid only when
          CRCEND1 bit is set to 1"
        bitOffset: 28
        bitWidth: 1
        access: read-only
  - name: CCR
    displayName: CCR
    description: "FLASH clear control register for bank\n          1"
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLR_EOP
        description: EOP1 flag clear bit
        bitOffset: 16
        bitWidth: 1
      - name: CLR_WRPERR
        description: "WRPERR1 flag clear\n              bit"
        bitOffset: 17
        bitWidth: 1
      - name: CLR_PGSERR
        description: "PGSERR flag clear\n              bi"
        bitOffset: 18
        bitWidth: 1
      - name: CLR_STRBERR
        description: "STRBERR flag clear\n              bit"
        bitOffset: 19
        bitWidth: 1
      - name: CLR_INCERR
        description: "INCERR flag clear\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: CLR_OPERR
        description: "OPERR flag clear\n              bit"
        bitOffset: 22
        bitWidth: 1
      - name: CLR_RDPERR
        description: "RDPERR flag clear\n              bit"
        bitOffset: 23
        bitWidth: 1
      - name: CLR_RDSERR
        description: "RDSERR flag clear\n              bit"
        bitOffset: 24
        bitWidth: 1
      - name: CLR_SNECCERR
        description: "SNECCERR flag clear\n              bit"
        bitOffset: 25
        bitWidth: 1
      - name: CLR_DBECCERR
        description: "DBECCERR flag clear\n              bit"
        bitOffset: 26
        bitWidth: 1
      - name: CLR_CRCEND
        description: "CRCEND flag clear\n              bit"
        bitOffset: 27
        bitWidth: 1
      - name: CLR_CRCRDERR
        description: "CRCRDERR1 flag clear bit\nSetting this bit to 1 resets to 0
          CRCRDERR1 flag in FLASH_SR1 register."
        bitOffset: 28
        bitWidth: 1
        access: write-only
  - name: OPTCR
    displayName: OPTCR
    description: FLASH option control register
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPTLOCK
        description: "FLASH_OPTCR lock option configuration\n              bit"
        bitOffset: 0
        bitWidth: 1
      - name: OPTSTART
        description: "Option byte start change option\n              configuration
          bit"
        bitOffset: 1
        bitWidth: 1
      - name: OPTCHANGEERRIE
        description: "Option byte change error interrupt\n              enable bit"
        bitOffset: 30
        bitWidth: 1
  - name: OPTSR_CUR
    displayName: OPTSR_CUR
    description: FLASH option status register
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPT_BUSY
        description: "Option byte change ongoing\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: BOR_LEV
        description: "Brownout level option status\n              bit"
        bitOffset: 2
        bitWidth: 2
      - name: IWDG1_SW
        description: "IWDG1 control option status\n              bit"
        bitOffset: 4
        bitWidth: 1
      - name: NRST_STOP_D1
        description: "D1 DStop entry reset option status\n              bit"
        bitOffset: 6
        bitWidth: 1
      - name: NRST_STBY_D1
        description: "D1 DStandby entry reset option status\n              bit"
        bitOffset: 7
        bitWidth: 1
      - name: RDP
        description: "Readout protection level option status\n              byte"
        bitOffset: 8
        bitWidth: 8
      - name: IWDG_FZ_STOP
        description: "IWDG Stop mode freeze option status\n              bit"
        bitOffset: 17
        bitWidth: 1
      - name: IWDG_FZ_SDBY
        description: "IWDG Standby mode freeze option status\n              bit"
        bitOffset: 18
        bitWidth: 1
      - name: ST_RAM_SIZE
        description: "DTCM RAM size option\n              status"
        bitOffset: 19
        bitWidth: 2
      - name: SECURITY
        description: "Security enable option status\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: IO_HSLV
        description: "I/O high-speed at low-voltage status bit\n              (PRODUCT_BELOW_25V)"
        bitOffset: 29
        bitWidth: 1
      - name: OPTCHANGEERR
        description: "Option byte change error\n              flag"
        bitOffset: 30
        bitWidth: 1
  - name: OPTSR_PRG
    displayName: OPTSR_PRG
    description: FLASH option status register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BOR_LEV
        description: "BOR reset level option configuration\n              bits"
        bitOffset: 2
        bitWidth: 2
      - name: IWDG1_SW
        description: "IWDG1 option configuration\n              bit"
        bitOffset: 4
        bitWidth: 1
      - name: NRST_STOP_D1
        description: "Option byte erase after D1 DStop option\n              configuration
          bit"
        bitOffset: 6
        bitWidth: 1
      - name: NRST_STBY_D1
        description: "Option byte erase after D1 DStandby\n              option configuration
          bit"
        bitOffset: 7
        bitWidth: 1
      - name: RDP
        description: "Readout protection level option\n              configuration
          byte"
        bitOffset: 8
        bitWidth: 8
      - name: IWDG_FZ_STOP
        description: "IWDG Stop mode freeze option\n              configuration bit"
        bitOffset: 17
        bitWidth: 1
      - name: IWDG_FZ_SDBY
        description: "IWDG Standby mode freeze option\n              configuration
          bit"
        bitOffset: 18
        bitWidth: 1
      - name: ST_RAM_SIZE
        description: "DTCM size select option configuration\n              bits"
        bitOffset: 19
        bitWidth: 2
      - name: SECURITY
        description: "Security option configuration\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: IO_HSLV
        description: "I/O high-speed at low-voltage\n              (PRODUCT_BELOW_25V)"
        bitOffset: 29
        bitWidth: 1
  - name: OPTCCR
    displayName: OPTCCR
    description: "FLASH option clear control\n          register"
    addressOffset: 36
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: CLR_OPTCHANGEERR
        description: OPTCHANGEERR reset bit
        bitOffset: 30
        bitWidth: 1
  - name: PRAR_CUR
    displayName: PRAR_CUR
    description: "FLASH protection address for bank\n          1"
    addressOffset: 40
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: PROT_AREA_START
        description: "lowest PCROP protected\n              address"
        bitOffset: 0
        bitWidth: 12
      - name: PROT_AREA_END
        description: "highest PCROP protected\n              address"
        bitOffset: 16
        bitWidth: 12
      - name: DMEP
        description: "PCROP protected erase enable\n              option status bit"
        bitOffset: 31
        bitWidth: 1
  - name: PRAR_PRG
    displayName: PRAR_PRG
    description: "FLASH protection address for bank\n          1"
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PROT_AREA_START
        description: "lowest PCROP protected address\n              configuration"
        bitOffset: 0
        bitWidth: 12
      - name: PROT_AREA_END
        description: "highest PCROP protected address\n              configuration"
        bitOffset: 16
        bitWidth: 12
      - name: DMEP
        description: "PCROP protected erase enable\n              option configuration
          bit"
        bitOffset: 31
        bitWidth: 1
  - name: SCAR_CUR
    displayName: SCAR_CUR
    description: "FLASH secure address for bank\n          1"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SEC_AREA_START
        description: "lowest secure protected\n              address"
        bitOffset: 0
        bitWidth: 12
      - name: SEC_AREA_END
        description: "highest secure protected\n              address"
        bitOffset: 16
        bitWidth: 12
      - name: DMES
        description: "secure protected erase enable\n              option status bit"
        bitOffset: 31
        bitWidth: 1
  - name: SCAR_PRG
    displayName: SCAR_PRG
    description: "FLASH secure address for bank\n          1"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SEC_AREA_START
        description: "lowest secure protected address\n              configuration"
        bitOffset: 0
        bitWidth: 12
      - name: SEC_AREA_END
        description: "highest secure protected address\n              configuration"
        bitOffset: 16
        bitWidth: 12
      - name: DMES
        description: "secure protected erase enable\n              option configuration
          bit"
        bitOffset: 31
        bitWidth: 1
  - name: WPSN_CUR
    displayName: WPSN_CUR
    description: "FLASH write sector protection for bank\n          1"
    addressOffset: 56
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WRPSn
        description: "sector write protection option\n              status byte"
        bitOffset: 0
        bitWidth: 8
  - name: WPSN_PRG
    displayName: WPSN_PRG
    description: "FLASH write sector protection for bank\n          1"
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: WRPSn
        description: "sector write protection\n              configuration byte"
        bitOffset: 0
        bitWidth: 8
  - name: BOOT_CUR
    displayName: BOOT_CUR
    description: "FLASH register with boot\n          address"
    addressOffset: 64
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: BOOT_CM_ADD0
        description: Boot address 0
        bitOffset: 0
        bitWidth: 16
      - name: BOOT_CM_ADD1
        description: Boot address 1
        bitOffset: 16
        bitWidth: 16
  - name: BOOT_PRG
    displayName: BOOT_PRG
    description: "FLASH register with boot\n          address"
    addressOffset: 68
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: BOOT_CM_ADD0
        description: Boot address 0
        bitOffset: 0
        bitWidth: 16
      - name: BOOT_CM_ADD1
        description: Boot address 1
        bitOffset: 16
        bitWidth: 16
  - name: CRCCR
    displayName: CRCCR
    description: "FLASH CRC control register for bank\n          1"
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_SECT
        description: CRC sector number
        bitOffset: 0
        bitWidth: 3
      - name: CRC_BY_SECT
        description: "CRC sector mode select\n              bit"
        bitOffset: 8
        bitWidth: 1
      - name: ADD_SECT
        description: "CRC sector select\n              bit"
        bitOffset: 9
        bitWidth: 1
      - name: CLEAN_SECT
        description: "CRC sector list clear\n              bit"
        bitOffset: 10
        bitWidth: 1
      - name: START_CRC
        description: CRC start bit
        bitOffset: 16
        bitWidth: 1
      - name: CLEAN_CRC
        description: CRC clear bit
        bitOffset: 17
        bitWidth: 1
      - name: CRC_BURST
        description: CRC burst size
        bitOffset: 20
        bitWidth: 2
      - name: ALL_BANK
        description: Bank 1 CRC select bit
        bitOffset: 22
        bitWidth: 1
        access: write-only
  - name: CRCSADDR
    displayName: CRCSADDR
    description: "FLASH CRC start address register for bank\n          1"
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_START_ADDR
        description: CRC start address on bank 1
        bitOffset: 2
        bitWidth: 18
        access: read-write
  - name: CRCEADDR
    displayName: CRCEADDR
    description: "FLASH CRC end address register for bank\n          1"
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_END_ADDR
        description: CRC end address on bank 1
        bitOffset: 2
        bitWidth: 18
        access: read-write
  - name: CRCDATAR
    displayName: CRCDATAR
    description: FLASH CRC data register
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_DATA
        description: CRC result
        bitOffset: 0
        bitWidth: 32
  - name: ECC_FAR
    displayName: ECC_FAR
    description: "FLASH ECC fail address for bank\n          1"
    addressOffset: 96
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: FAIL_ECC_ADDR
        description: ECC error address
        bitOffset: 0
        bitWidth: 15
  - name: OPTSR2_CUR
    displayName: OPTSR2_CUR
    description: "FLASH ECC fail address for bank\n          1"
    addressOffset: 112
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TCM_AXI_SHARED
        description: TCM RAM sharing status bit
        bitOffset: 0
        bitWidth: 2
      - name: CPUFREQ_BOOST
        description: CPU frequency boost status bit
        bitOffset: 2
        bitWidth: 1
  - name: OPTSR2_PRG
    displayName: OPTSR2_PRG
    description: "FLASH ECC fail address for bank\n          1"
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TCM_AXI_SHARED
        description: TCM RAM sharing status bit
        bitOffset: 0
        bitWidth: 2
      - name: CPUFREQ_BOOST
        description: CPU frequency boost status bit
        bitOffset: 2
        bitWidth: 1
interrupts:
  - name: FLASH
    description: Flash memory
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
