/**
 * @file		im_pro_common.c
 * @brief		Common macro controler of PRO macro.
 * @note		None
 * @attention	None
 * 
 * <B><I>Copyright 2015 Socionext Inc.</I></B>
 */

#include "jdspro.h"
#include "im_pro.h"
#include "im_pro_common.h"

#include "dd_top.h"

/*----------------------------------------------------------------------*/
/* Definition															*/
/*----------------------------------------------------------------------*/
#if defined(CO_ACT_CLOCK) || defined(CO_ACT_IMAGE_CLOCK)
#define	CO_ACT_PRO_CLOCK
#endif
#if defined(CO_ACT_PCLOCK) || defined(CO_ACT_IMAGE_PCLOCK)
#define	CO_ACT_PRO_PCLOCK
#endif
#if defined(CO_ACT_HCLOCK) || defined(CO_ACT_IMAGE_HCLOCK)
#define	CO_ACT_PRO_HCLOCK
#endif
#if defined(CO_ACT_ICLOCK) || defined(CO_ACT_IMAGE_ICLOCK)
#define	CO_ACT_PRO_ICLOCK
#endif

// --- REMOVE_BUZ BEGIN
#define CO_USE_BUZ
// --- REMOVE_BUZ END

///////////////
// SEN Clock
///////////////
#ifdef CO_ACT_PRO_CLOCK
#define D_IM_PRO_SEN_CLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP1())

#define D_IM_PRO_SEN_CLK_REG_BIT	(D_DD_TOP_SENCK_BIT)
#endif

#ifdef CO_ACT_PRO_PCLOCK
#define D_IM_PRO_SEN_PCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP1())

#define D_IM_PRO_SEN_PCLK_REG_BIT	(D_DD_TOP_SENAP_BIT)
#endif

#ifdef CO_ACT_PRO_HCLOCK
#define D_IM_PRO_SEN_HCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP1())

#define D_IM_PRO_SEN_HCLK_REG_BIT	(D_DD_TOP_SENAH_BIT)
#endif

#ifdef CO_ACT_PRO_ICLOCK
#define D_IM_PRO_SEN_XCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP1())

#define D_IM_PRO_SEN_XCLK_REG_BIT	(D_DD_TOP_SENAX_BIT)
#endif

///////////////
// SRO1 Clock
///////////////
#ifdef CO_ACT_PRO_CLOCK
#define D_IM_PRO_SRO1_CLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP10())
#define D_IM_PRO_SRO1_CLK2_REG_ADDR	(&Dd_Top_Get_CLKSTOP10())

#define D_IM_PRO_SRO1_CLK_REG_BIT	(D_DD_TOP_SRO1CK_BIT)
#define D_IM_PRO_SRO1_CLK2_REG_BIT	(D_DD_TOP_SRO1CK_2_BIT)
#endif

#ifdef CO_ACT_PRO_PCLOCK
#define D_IM_PRO_SRO1_PCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP10())

#define D_IM_PRO_SRO1_PCLK_REG_BIT	(D_DD_TOP_SRO1AP_BIT)
#endif

#ifdef CO_ACT_PRO_HCLOCK
#define D_IM_PRO_SRO1_HCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP10())

#define D_IM_PRO_SRO1_HCLK_REG_BIT	(D_DD_TOP_SRO1AH_BIT)
#endif

#ifdef CO_ACT_PRO_ICLOCK
#define D_IM_PRO_SRO1_XCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP10())

#define D_IM_PRO_SRO1_XCLK_REG_BIT	(D_DD_TOP_SRO1AX_BIT)
#endif

///////////////
// SRO2 Clock
///////////////
#ifdef CO_ACT_PRO_CLOCK
#define D_IM_PRO_SRO2_CLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP12())
#define D_IM_PRO_SRO2_CLK2_REG_ADDR	(&Dd_Top_Get_CLKSTOP12())

#define D_IM_PRO_SRO2_CLK_REG_BIT	(D_DD_TOP_SRO2CK_BIT)
#define D_IM_PRO_SRO2_CLK2_REG_BIT	(D_DD_TOP_SRO2CK_2_BIT)
#endif

#ifdef CO_ACT_PRO_PCLOCK
#define D_IM_PRO_SRO2_PCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP12())

#define D_IM_PRO_SRO2_PCLK_REG_BIT	(D_DD_TOP_SRO2AP_BIT)
#endif

#ifdef CO_ACT_PRO_HCLOCK
#define D_IM_PRO_SRO2_HCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP12())

#define D_IM_PRO_SRO2_HCLK_REG_BIT	(D_DD_TOP_SRO2AH_BIT)
#endif

#ifdef CO_ACT_PRO_ICLOCK
#define D_IM_PRO_SRO2_XCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP12())

#define D_IM_PRO_SRO2_XCLK_REG_BIT	(D_DD_TOP_SRO2AX_BIT)
#endif


///////////////
// B2B1 Clock
///////////////
#ifdef CO_ACT_PRO_CLOCK
#define D_IM_PRO_B2B1_CLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP10())

#define D_IM_PRO_B2B1_CLK_REG_BIT	(D_DD_TOP_B2B1CK_BIT)
#endif

#ifdef CO_ACT_PRO_PCLOCK
#define D_IM_PRO_B2B1_PCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP10())

#define D_IM_PRO_B2B1_PCLK_REG_BIT	(D_DD_TOP_B2B1AP_BIT)
#endif

#ifdef CO_ACT_PRO_HCLOCK
#define D_IM_PRO_B2B1_HCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP10())

#define D_IM_PRO_B2B1_HCLK_REG_BIT	(D_DD_TOP_B2B1AH_BIT)
#endif

#ifdef CO_ACT_PRO_ICLOCK
#define D_IM_PRO_B2B1_XCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP10())

#define D_IM_PRO_B2B1_XCLK_REG_BIT	(D_DD_TOP_B2B1AX_BIT)
#endif

///////////////
// B2B2 Clock
///////////////
#ifdef CO_ACT_PRO_CLOCK
#define D_IM_PRO_B2B2_CLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP12())

#define D_IM_PRO_B2B2_CLK_REG_BIT	(D_DD_TOP_B2B2CK_BIT)
#endif

#ifdef CO_ACT_PRO_PCLOCK
#define D_IM_PRO_B2B2_PCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP12())

#define D_IM_PRO_B2B2_PCLK_REG_BIT	(D_DD_TOP_B2B2AP_BIT)
#endif

#ifdef CO_ACT_PRO_HCLOCK
#define D_IM_PRO_B2B2_HCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP12())

#define D_IM_PRO_B2B2_HCLK_REG_BIT	(D_DD_TOP_B2B2AH_BIT)
#endif

#ifdef CO_ACT_PRO_ICLOCK
#define D_IM_PRO_B2B2_XCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP12())

#define D_IM_PRO_B2B2_XCLK_REG_BIT	(D_DD_TOP_B2B2AX_BIT)
#endif

///////////////
// STAT Clock
///////////////
#ifdef CO_ACT_PRO_PCLOCK
#define D_IM_PRO_STAT_PCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP14())

#define D_IM_PRO_STAT_PCLK_REG_BIT	(D_DD_TOP_STATAP_BIT)
#endif

#ifdef CO_ACT_PRO_HCLOCK
#define D_IM_PRO_STAT_HCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP14())

#define D_IM_PRO_STAT_HCLK_REG_BIT	(D_DD_TOP_STATAH_BIT)
#endif

#ifdef CO_ACT_PRO_ICLOCK
#define D_IM_PRO_STAT_XCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP14())

#define D_IM_PRO_STAT_XCLK_REG_BIT	(D_DD_TOP_STATAX_BIT)
#endif

///////////////
// PAS Clock
///////////////
#ifdef CO_ACT_PRO_CLOCK
#define D_IM_PRO_PAS_CLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP14())

#define D_IM_PRO_PAS_CLK_REG_BIT	(D_DD_TOP_PASCK_BIT)
#endif

#ifdef CO_ACT_PRO_PCLOCK
#define D_IM_PRO_PAS_PCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP14())

#define D_IM_PRO_PAS_PCLK_REG_BIT	(D_DD_TOP_STATAP_BIT)	// share with STAT
#endif

#ifdef CO_ACT_PRO_HCLOCK
#define D_IM_PRO_PAS_HCLK_REG_ADDR	(&Dd_Top_Get_CLKSTOP14())

#define D_IM_PRO_PAS_HCLK_REG_BIT	(D_DD_TOP_STATAH_BIT)	// share with STAT
#endif

#ifdef CO_ACT_PRO_ICLOCK
#define D_IM_PRO_PAS_XCLK_REG_ADDR	(&IO_CHIPTOP.CLKSTOP_D.word)

#define D_IM_PRO_PAS_XCLK_REG_BIT	(D_DD_TOP_STATAX_BIT)	// share with STAT
#endif

#define D_IM_PRO_CA7_CLK_HZ			(660000000)	// 660MHz

#define D_IM_PRO_CLK_300MHZ			(300000000)	// 300MHz
#define D_IM_PRO_CLK_200MHZ			(200000000)	// 200MHz
#define D_IM_PRO_CLK_150MHZ			(150000000)	// 150MHz
#define D_IM_PRO_CLK_100MHZ			(100000000)	// 100MHz
#define D_IM_PRO_CLK_75MHZ			( 75000000)	//  75MHz
#define D_IM_PRO_CLK_60MHZ			( 60000000)	//  60MHz
#define D_IM_PRO_CLK_50MHZ			( 50000000)	//  50MHz

/*----------------------------------------------------------------------*/
/* Macro																*/
/*----------------------------------------------------------------------*/
/* Nothing Special */

/*----------------------------------------------------------------------*/
/* Enumeration															*/
/*----------------------------------------------------------------------*/
typedef enum {
	SENCLK_300MHz	= 0,
	SENCLK_200MHz,
	SENCLK_150MHz,
	SENCLK_100MHz,
	SENCLK_75MHz,
	SENCLK_60MHz,
	SENCLK_50MHz,
} T_IM_PRO_SENCLK;

typedef enum {
	SROCLK_300MHz	= 0,
	SROCLK_200MHz,
	SROCLK_150MHz,
	SROCLK_100MHz,
	SROCLK_75MHz,
	SROCLK_60MHz,
	SROCLK_50MHz,
} T_IM_PRO_SROCLK;

typedef enum {
	SRO2CLK_300MHz	= 0,
	SRO2CLK_200MHz,
	SRO2CLK_150MHz,
	SRO2CLK_100MHz,
	SRO2CLK_75MHz,
	SRO2CLK_60MHz,
	SRO2CLK_50MHz,
} T_IM_PRO_SRO2CLK;

typedef enum {
	B2BCLK_300MHz	= 0,
	B2BCLK_200MHz,
	B2BCLK_150MHz,
	B2BCLK_100MHz,
	B2BCLK_75MHz,
	B2BCLK_60MHz,
	B2BCLK_50MHz,
	B2BCLK_SRO1CLK,
	B2BCLK_SRO1CLK_2,
} T_IM_PRO_B2BCLK;

typedef enum {
	PASCLK_300MHz	= 0,
	PASCLK_200MHz,
	PASCLK_150MHz,
	PASCLK_100MHz,
	PASCLK_75MHz,
	PASCLK_60MHz,
	PASCLK_50MHz,
} T_IM_PRO_PASCLK;

/*----------------------------------------------------------------------*/
/* Structure															*/
/*----------------------------------------------------------------------*/
// Spin_lock.
typedef struct {
	ULONG							lock;
	ULONG							dummy[ ( 64 / 4 ) - 1 ];
} T_IM_PRO_SPIN_LOCK_VAR;

/*----------------------------------------------------------------------*/
/* Global Data															*/
/*----------------------------------------------------------------------*/
static	volatile	T_IM_PRO_SPIN_LOCK_VAR gIM_PRO_Spin_Lock[E_IM_PRO_BOTH_UNIT][E_IM_PRO_CLK_BLOCK_TYPE_MAX] __attribute__((section(".LOCK_SECTION"), aligned(64)));

#ifdef CO_ACT_PRO_CLOCK
static	volatile	UCHAR	gIM_SEN_CLK_Ctrl_Cnt = 0;
static	volatile	UCHAR	gIM_SRO_CLK_Ctrl_Cnt[2] = { 0 };
static	volatile	UCHAR	gIM_SRO2_CLK_Ctrl_Cnt[2] = { 0 };
static	volatile	UCHAR	gIM_B2B_CLK_Ctrl_Cnt[2] = { 0 };
static	volatile	UCHAR	gIM_PAS_CLK_Ctrl_Cnt = 0;
static	volatile	UCHAR	gIM_STAT_CLK_Ctrl_Cnt = 0;

static	volatile	T_IM_PRO_CLK_REG_INFO gIM_Drive_Clk_Info[ E_IM_PRO_BOTH_UNIT ][ E_IM_PRO_CLK_BLOCK_TYPE_MAX ] = {
	{
		{	D_IM_PRO_SEN_CLK_REG_ADDR,		D_IM_PRO_SEN_CLK_REG_BIT,	&gIM_SEN_CLK_Ctrl_Cnt		},	// SEN
		{	D_IM_PRO_SRO1_CLK_REG_ADDR,		D_IM_PRO_SRO1_CLK_REG_BIT,	&gIM_SRO_CLK_Ctrl_Cnt[0]	},	// SRO
		{	D_IM_PRO_SRO1_CLK2_REG_ADDR,	D_IM_PRO_SRO1_CLK2_REG_BIT,	&gIM_SRO2_CLK_Ctrl_Cnt[0]	},	// SRO2
		{	D_IM_PRO_B2B1_CLK_REG_ADDR,		D_IM_PRO_B2B1_CLK_REG_BIT,	&gIM_B2B_CLK_Ctrl_Cnt[0]	},	// B2B
		{	0,								0,							0							},	// STAT
		{	0,								0,							0							},	// PAS
	},
	{
		{	0,								0,							0							},	// SEN
		{	D_IM_PRO_SRO2_CLK_REG_ADDR,		D_IM_PRO_SRO2_CLK_REG_BIT,	&gIM_SRO_CLK_Ctrl_Cnt[1]	},	// SRO
		{	D_IM_PRO_SRO2_CLK2_REG_ADDR,	D_IM_PRO_SRO2_CLK2_REG_BIT,	&gIM_SRO2_CLK_Ctrl_Cnt[1]	},	// SRO2
		{	D_IM_PRO_B2B2_CLK_REG_ADDR,		D_IM_PRO_B2B2_CLK_REG_BIT,	&gIM_B2B_CLK_Ctrl_Cnt[1]	},	// B2B
		{	0,								0,							0							},	// STAT
		{	0,								0,							0							},	// PAS
	},
};
#endif
#ifdef CO_ACT_PRO_PCLOCK
static	volatile	UCHAR	gIM_SEN_PCLK_Ctrl_Cnt = 0;
static	volatile	UCHAR	gIM_SRO_PCLK_Ctrl_Cnt[2] = { 0 };
static	volatile	UCHAR	gIM_B2B_PCLK_Ctrl_Cnt[2] = { 0 };
static	volatile	UCHAR	gIM_PAS_PCLK_Ctrl_Cnt = 0;
static	volatile	UCHAR	gIM_STAT_PCLK_Ctrl_Cnt = 0;
static	volatile	T_IM_PRO_CLK_REG_INFO gIM_Pclk_Info[ E_IM_PRO_BOTH_UNIT ][ E_IM_PRO_CLK_BLOCK_TYPE_MAX ] = {
	{
		{	D_IM_PRO_SEN_PCLK_REG_ADDR,		D_IM_PRO_SEN_PCLK_REG_BIT,		&gIM_SEN_PCLK_Ctrl_Cnt		},	// SEN
		{	D_IM_PRO_SRO1_PCLK_REG_ADDR,	D_IM_PRO_SRO1_PCLK_REG_BIT,		&gIM_SRO_PCLK_Ctrl_Cnt[0]	},	// SRO
		{	0,								0,								0							},	// SRO2
		{	D_IM_PRO_B2B1_PCLK_REG_ADDR,	D_IM_PRO_B2B1_PCLK_REG_BIT,		&gIM_B2B_PCLK_Ctrl_Cnt[0]	},	// B2B
		{	D_IM_PRO_STAT_PCLK_REG_ADDR,	D_IM_PRO_STAT_PCLK_REG_BIT,		&gIM_STAT_PCLK_Ctrl_Cnt		},	// STAT
		{	D_IM_PRO_STAT_PCLK_REG_ADDR,	D_IM_PRO_STAT_PCLK_REG_BIT,		&gIM_STAT_PCLK_Ctrl_Cnt		},	// PAS (shared /w STAT)
	},
	{
		{	0,								0,								0							},	// SEN
		{	D_IM_PRO_SRO2_PCLK_REG_ADDR,	D_IM_PRO_SRO2_PCLK_REG_BIT,		&gIM_SRO_PCLK_Ctrl_Cnt[1]	},	// SRO
		{	0,								0,								0							},	// SRO2
		{	D_IM_PRO_B2B2_PCLK_REG_ADDR,	D_IM_PRO_B2B2_PCLK_REG_BIT,		&gIM_B2B_PCLK_Ctrl_Cnt[1]	},	// B2B
		{	0,								0,								0							},	// STAT
		{	0,								0,								0							},	// PAS
	},
};
#endif
#ifdef CO_ACT_PRO_HCLOCK
static	volatile	UCHAR	gIM_SEN_HCLK_Ctrl_Cnt = 0;
static	volatile	UCHAR	gIM_SRO_HCLK_Ctrl_Cnt[2] = { 0 };
static	volatile	UCHAR	gIM_B2B_HCLK_Ctrl_Cnt[2] = { 0 };
static	volatile	UCHAR	gIM_PAS_HCLK_Ctrl_Cnt = 0;
static	volatile	UCHAR	gIM_STAT_HCLK_Ctrl_Cnt = 0;
static	volatile	T_IM_PRO_CLK_REG_INFO gIM_Hclk_Info[ E_IM_PRO_BOTH_UNIT ][ E_IM_PRO_CLK_BLOCK_TYPE_MAX ] = {
	{
		{	D_IM_PRO_SEN_HCLK_REG_ADDR,		D_IM_PRO_SEN_HCLK_REG_BIT,		&gIM_SEN_HCLK_Ctrl_Cnt		},	// SEN
		{	D_IM_PRO_SRO1_HCLK_REG_ADDR,	D_IM_PRO_SRO1_HCLK_REG_BIT,		&gIM_SRO_HCLK_Ctrl_Cnt[0]	},	// SRO
		{	0,								0,								0							},	// SRO2
		{	D_IM_PRO_B2B1_HCLK_REG_ADDR,	D_IM_PRO_B2B1_HCLK_REG_BIT,		&gIM_B2B_HCLK_Ctrl_Cnt[0]	},	// B2B
		{	D_IM_PRO_STAT_HCLK_REG_ADDR,	D_IM_PRO_STAT_HCLK_REG_BIT,		&gIM_STAT_HCLK_Ctrl_Cnt		},	// STAT
		{	D_IM_PRO_STAT_HCLK_REG_ADDR,	D_IM_PRO_STAT_HCLK_REG_BIT,		&gIM_STAT_HCLK_Ctrl_Cnt		},	// PAS (shared /w STAT)
	},
	{
		{	0,								0,								0							},	// SEN
		{	D_IM_PRO_SRO2_HCLK_REG_ADDR,	D_IM_PRO_SRO2_HCLK_REG_BIT,		&gIM_SRO_HCLK_Ctrl_Cnt[1]	},	// SRO
		{	0,								0,								0							},	// SRO2
		{	D_IM_PRO_B2B2_HCLK_REG_ADDR,	D_IM_PRO_B2B2_HCLK_REG_BIT,		&gIM_B2B_HCLK_Ctrl_Cnt[1]	},	// B2B
		{	0,								0,								0							},	// STAT
		{	0,								0,								0							},	// PAS
	},
};
#endif
#ifdef CO_ACT_PRO_ICLOCK
static	volatile	UCHAR	gIM_SEN_XCLK_Ctrl_Cnt = 0;
static	volatile	UCHAR	gIM_SRO_XCLK_Ctrl_Cnt[2] = { 0 };
static	volatile	UCHAR	gIM_B2B_XCLK_Ctrl_Cnt[2] = { 0 };
static	volatile	UCHAR	gIM_PAS_XCLK_Ctrl_Cnt = 0;
static	volatile	UCHAR	gIM_STAT_XCLK_Ctrl_Cnt = 0;
static	volatile	T_IM_PRO_CLK_REG_INFO gIM_Xclk_Info[ E_IM_PRO_BOTH_UNIT ][ E_IM_PRO_CLK_BLOCK_TYPE_MAX ] = {
	{
		{	D_IM_PRO_SEN_XCLK_REG_ADDR,		D_IM_PRO_SEN_XCLK_REG_BIT,		&gIM_SEN_XCLK_Ctrl_Cnt		},	// SEN
		{	D_IM_PRO_SRO1_XCLK_REG_ADDR,	D_IM_PRO_SRO1_XCLK_REG_BIT,		&gIM_SRO_XCLK_Ctrl_Cnt[0]	},	// SRO
		{	0,								0,								0							},	// SRO2
		{	D_IM_PRO_B2B1_XCLK_REG_ADDR,	D_IM_PRO_B2B1_XCLK_REG_BIT,		&gIM_B2B_XCLK_Ctrl_Cnt[0]	},	// B2B
		{	D_IM_PRO_STAT_XCLK_REG_ADDR,	D_IM_PRO_STAT_XCLK_REG_BIT,		&gIM_STAT_XCLK_Ctrl_Cnt		},	// STAT
		{	D_IM_PRO_STAT_XCLK_REG_ADDR,	D_IM_PRO_STAT_XCLK_REG_BIT,		&gIM_STAT_XCLK_Ctrl_Cnt		},	// PAS (shared /w STAT)
	},
	{
		{	0,								0,								0							},	// SEN
		{	D_IM_PRO_SRO2_XCLK_REG_ADDR,	D_IM_PRO_SRO2_XCLK_REG_BIT,		&gIM_SRO_XCLK_Ctrl_Cnt[1]	},	// SRO
		{	0,								0,								0							},	// SRO2
		{	D_IM_PRO_B2B2_XCLK_REG_ADDR,	D_IM_PRO_B2B2_XCLK_REG_BIT,		&gIM_B2B_XCLK_Ctrl_Cnt[1]	},	// B2B
		{	0,								0,								0							},	// STAT
		{	0,								0,								0							},	// PAS
	},
};
#endif

static const T_IM_PRO_CH_COMBI	gIM_SEN_OBD_Ch_Convert_Tbl[ E_IM_PRO_OBD_CH_3_1 + 1 ] = {	
	{ 0, 0 },
	{ 0, 1 },
	{ 1, 0 },
	{ 1, 1 },
	{ 2, 0 },
	{ 2, 1 },
	{ 3, 0 },
	{ 3, 1 },
};

static const T_IM_PRO_CH_COMBI	gIM_SEN_OBT_Ch_Convert_Tbl[ D_IM_PRO_SEN_OBT_CNT ] = {	
	{ 0, 0 },
	{ 0, 1 },
	{ 1, 0 },
	{ 1, 1 },
	{ 2, 0 },
	{ 2, 1 },
	{ 3, 0 },
	{ 3, 1 },
};

static const E_IM_PRO_OBD_CH	gIM_SEN_OBD_Ch_RevConvert_Tbl[ D_IM_PRO_SEN_SENCORE_NUM ][ D_IM_PRO_SEN_OBD_CH_NUM ] = {
	{ E_IM_PRO_OBD_CH_0_0,	E_IM_PRO_OBD_CH_0_1	},
	{ E_IM_PRO_OBD_CH_1_0,	E_IM_PRO_OBD_CH_1_1	},
	{ E_IM_PRO_OBD_CH_2_0,	E_IM_PRO_OBD_CH_2_1	},
	{ E_IM_PRO_OBD_CH_3_0,	E_IM_PRO_OBD_CH_3_1	},
};

static const E_IM_PRO_OBT_CH	gIM_SEN_OBT_Ch_RevConvert_Tbl[ D_IM_PRO_SEN_SENCORE_NUM ][ D_IM_PRO_SEN_OBT_CH_NUM ] = {
	{ E_IM_PRO_OBT_CH_0_0,	E_IM_PRO_OBT_CH_0_1	},
	{ E_IM_PRO_OBT_CH_1_0,	E_IM_PRO_OBT_CH_1_1	},
	{ E_IM_PRO_OBT_CH_2_0,	E_IM_PRO_OBT_CH_2_1	},
	{ E_IM_PRO_OBT_CH_3_0,	E_IM_PRO_OBT_CH_3_1	},
};

static const T_IM_PRO_COMMON_P2M_INFO	gIM_PRO_P2M_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][E_IM_PRO_P2M_MAX] = {
	// E_IM_PRO_UNIT_NUM_1
	{
		{	// SEN
			{ &IO_PRO.SEN.P2M[0],				&IO_PRO_TBL.SEN_TBL.P2M0KNTBL,	D_IM_PRO_COMMON_STATUS_SEN_P2M0,	{ D_IM_PRO_COMMON_STATUS_SEN_PWCH0,		D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.SEN.P2M[1],				&IO_PRO_TBL.SEN_TBL.P2M1KNTBL,	D_IM_PRO_COMMON_STATUS_SEN_P2M1,	{ D_IM_PRO_COMMON_STATUS_SEN_PWCH1,		D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.SEN.P2M[2],				&IO_PRO_TBL.SEN_TBL.P2M2KNTBL,	D_IM_PRO_COMMON_STATUS_SEN_P2M2,	{ D_IM_PRO_COMMON_STATUS_SEN_PWCH2,		D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.SEN.P2M[3],				&IO_PRO_TBL.SEN_TBL.P2M3KNTBL,	D_IM_PRO_COMMON_STATUS_SEN_P2M3,	{ D_IM_PRO_COMMON_STATUS_SEN_PWCH3,		D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.SEN.P2M[4],				&IO_PRO_TBL.SEN_TBL.P2M4KNTBL,	D_IM_PRO_COMMON_STATUS_SEN_P2M4,	{ D_IM_PRO_COMMON_STATUS_SEN_PWCH4,		D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.SEN.P2M[5],				&IO_PRO_TBL.SEN_TBL.P2M5KNTBL,	D_IM_PRO_COMMON_STATUS_SEN_P2M5,	{ D_IM_PRO_COMMON_STATUS_SEN_PWCH5,		D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.SEN.P2M[6],				&IO_PRO_TBL.SEN_TBL.P2M6KNTBL,	D_IM_PRO_COMMON_STATUS_SEN_P2M6,	{ D_IM_PRO_COMMON_STATUS_SEN_PWCH6,		D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.SEN.P2M[7],				&IO_PRO_TBL.SEN_TBL.P2M7KNTBL,	D_IM_PRO_COMMON_STATUS_SEN_P2M7,	{ D_IM_PRO_COMMON_STATUS_SEN_PWCH7,		D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[0].SRO.P2M[0],	&IO_PRO_TBL.SRO1_TBL.P2M0KNTBL,	D_IM_PRO_COMMON_STATUS_SRO1_P2M0,	{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH0,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.P2M[1],	&IO_PRO_TBL.SRO1_TBL.P2M1KNTBL,	D_IM_PRO_COMMON_STATUS_SRO1_P2M1,	{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH1,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.P2M[2],	&IO_PRO_TBL.SRO1_TBL.P2M2KNTBL,	D_IM_PRO_COMMON_STATUS_SRO1_P2M2,	{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH2,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.P2M[3],	&IO_PRO_TBL.SRO1_TBL.P2M3KNTBL,	D_IM_PRO_COMMON_STATUS_SRO1_P2M3,	{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH3,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.P2M[4],	&IO_PRO_TBL.SRO1_TBL.P2M4KNTBL,	D_IM_PRO_COMMON_STATUS_SRO1_P2M4,	{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH4,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.P2M[5],	&IO_PRO_TBL.SRO1_TBL.P2M5KNTBL,	D_IM_PRO_COMMON_STATUS_SRO1_P2M5,	{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH5,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[0].B2B.P2M[0],	&IO_PRO_TBL.B2B1_TBL.P2M0KNTBL,	D_IM_PRO_COMMON_STATUS_B2B1_P2M0,	{ D_IM_PRO_COMMON_STATUS_B2B1_PWCH0,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].B2B.P2M[1],	&IO_PRO_TBL.B2B1_TBL.P2M1KNTBL,	D_IM_PRO_COMMON_STATUS_B2B1_P2M1,	{ D_IM_PRO_COMMON_STATUS_B2B1_PWCH1,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// STAT
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// PAS
			{ &IO_PRO.PAS.P2M0,					&IO_PRO_TBL.PAS_TBL.P2M0KNTBL,	D_IM_PRO_COMMON_STATUS_PAS_P2M0,	{ D_IM_PRO_COMMON_STATUS_PAS_PWCH0,		D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},
	},
	// E_IM_PRO_UNIT_NUM_2
	{
		{	// SEN
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},                                                                          
                                                                           
		{	// SRO
			{ &IO_PRO.IMG_PIPE[1].SRO.P2M[0],	&IO_PRO_TBL.SRO2_TBL.P2M0KNTBL,	D_IM_PRO_COMMON_STATUS_SRO2_P2M0,	{ D_IM_PRO_COMMON_STATUS_SRO2_PWCH0,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.P2M[1],	&IO_PRO_TBL.SRO2_TBL.P2M1KNTBL,	D_IM_PRO_COMMON_STATUS_SRO2_P2M1,	{ D_IM_PRO_COMMON_STATUS_SRO2_PWCH1,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.P2M[2],	&IO_PRO_TBL.SRO2_TBL.P2M2KNTBL,	D_IM_PRO_COMMON_STATUS_SRO2_P2M2,	{ D_IM_PRO_COMMON_STATUS_SRO2_PWCH2,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.P2M[3],	&IO_PRO_TBL.SRO2_TBL.P2M3KNTBL,	D_IM_PRO_COMMON_STATUS_SRO2_P2M3,	{ D_IM_PRO_COMMON_STATUS_SRO2_PWCH3,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.P2M[4],	&IO_PRO_TBL.SRO2_TBL.P2M4KNTBL,	D_IM_PRO_COMMON_STATUS_SRO2_P2M4,	{ D_IM_PRO_COMMON_STATUS_SRO2_PWCH4,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.P2M[5],	&IO_PRO_TBL.SRO2_TBL.P2M5KNTBL,	D_IM_PRO_COMMON_STATUS_SRO2_P2M5,	{ D_IM_PRO_COMMON_STATUS_SRO2_PWCH5,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[1].B2B.P2M[0],	&IO_PRO_TBL.B2B2_TBL.P2M0KNTBL,	D_IM_PRO_COMMON_STATUS_B2B2_P2M0,	{ D_IM_PRO_COMMON_STATUS_B2B2_PWCH0,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].B2B.P2M[1],	&IO_PRO_TBL.B2B2_TBL.P2M1KNTBL,	D_IM_PRO_COMMON_STATUS_B2B2_P2M1,	{ D_IM_PRO_COMMON_STATUS_B2B2_PWCH1,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// STAT
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	//PAS
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
		},
	},
	//E_IM_PRO_BOTH_UNIT
	{
		{	//SEN
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE}	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[2].SRO.P2M[0],	&IO_PRO_TBL.SRO3_TBL.P2M0KNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH0,	D_IM_PRO_COMMON_STATUS_SRO2_PWCH0 }	},
			{ &IO_PRO.IMG_PIPE[2].SRO.P2M[1],	&IO_PRO_TBL.SRO3_TBL.P2M1KNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH1,	D_IM_PRO_COMMON_STATUS_SRO2_PWCH1 }	},
			{ &IO_PRO.IMG_PIPE[2].SRO.P2M[2],	&IO_PRO_TBL.SRO3_TBL.P2M2KNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH2,	D_IM_PRO_COMMON_STATUS_SRO2_PWCH2 }	},
			{ &IO_PRO.IMG_PIPE[2].SRO.P2M[3],	&IO_PRO_TBL.SRO3_TBL.P2M3KNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH3,	D_IM_PRO_COMMON_STATUS_SRO2_PWCH3 }	},
			{ &IO_PRO.IMG_PIPE[2].SRO.P2M[4],	&IO_PRO_TBL.SRO3_TBL.P2M4KNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH4,	D_IM_PRO_COMMON_STATUS_SRO2_PWCH4 }	},
			{ &IO_PRO.IMG_PIPE[2].SRO.P2M[5],	&IO_PRO_TBL.SRO3_TBL.P2M5KNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PWCH5,	D_IM_PRO_COMMON_STATUS_SRO2_PWCH5 }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE		  }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE		  }	},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[2].B2B.P2M[0],	&IO_PRO_TBL.B2B3_TBL.P2M0KNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_B2B1_PWCH0,	D_IM_PRO_COMMON_STATUS_B2B2_PWCH0 }	},
			{ &IO_PRO.IMG_PIPE[2].B2B.P2M[1],	&IO_PRO_TBL.B2B3_TBL.P2M1KNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_B2B1_PWCH1,	D_IM_PRO_COMMON_STATUS_B2B2_PWCH1 }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},                                      

		{	// STAT
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},                                                                      
                                                                           
		{	// PAS
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,							D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},
	},
};

static const T_IM_PRO_COMMON_PWCH_INFO	gIM_PRO_PWCH_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][E_IM_PRO_PWCH_MAX] = {
	// E_IM_PRO_UNIT_NUM_1
	{
		{	// SEN
			{ &IO_PRO.SEN.PWCH[0],				D_IM_PRO_COMMON_STATUS_SEN_PWCH0	},
			{ &IO_PRO.SEN.PWCH[1],				D_IM_PRO_COMMON_STATUS_SEN_PWCH1	},
			{ &IO_PRO.SEN.PWCH[2],				D_IM_PRO_COMMON_STATUS_SEN_PWCH2	},
			{ &IO_PRO.SEN.PWCH[3],				D_IM_PRO_COMMON_STATUS_SEN_PWCH3	},
			{ &IO_PRO.SEN.PWCH[4],				D_IM_PRO_COMMON_STATUS_SEN_PWCH4	},
			{ &IO_PRO.SEN.PWCH[5],				D_IM_PRO_COMMON_STATUS_SEN_PWCH5	},
			{ &IO_PRO.SEN.PWCH[6],				D_IM_PRO_COMMON_STATUS_SEN_PWCH6	},
			{ &IO_PRO.SEN.PWCH[7],				D_IM_PRO_COMMON_STATUS_SEN_PWCH7	},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[0].SRO.PWCH[0],	D_IM_PRO_COMMON_STATUS_SRO1_PWCH0	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PWCH[1],	D_IM_PRO_COMMON_STATUS_SRO1_PWCH1	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PWCH[2],	D_IM_PRO_COMMON_STATUS_SRO1_PWCH2	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PWCH[3],	D_IM_PRO_COMMON_STATUS_SRO1_PWCH3	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PWCH[4],	D_IM_PRO_COMMON_STATUS_SRO1_PWCH4	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PWCH[5],	D_IM_PRO_COMMON_STATUS_SRO1_PWCH5	},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[0].B2B.PWCH[0],	D_IM_PRO_COMMON_STATUS_B2B1_PWCH0	},
			{ &IO_PRO.IMG_PIPE[0].B2B.PWCH[1],	D_IM_PRO_COMMON_STATUS_B2B1_PWCH1	},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// STAT
			{ &IO_PRO.STAT.PWCH[0],				D_IM_PRO_COMMON_STATUS_STAT_PWCH0	},
			{ &IO_PRO.STAT.PWCH[1], 			D_IM_PRO_COMMON_STATUS_STAT_PWCH1	},
			{ &IO_PRO.STAT.PWCH[2], 			D_IM_PRO_COMMON_STATUS_STAT_PWCH2	},
			{ &IO_PRO.STAT.PWCH[3], 			D_IM_PRO_COMMON_STATUS_STAT_PWCH3	},
			{ &IO_PRO.STAT.PWCH[4], 			D_IM_PRO_COMMON_STATUS_STAT_PWCH4	},
			{ &IO_PRO.STAT.PWCH[5], 			D_IM_PRO_COMMON_STATUS_STAT_PWCH5	},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// PAS
			{ &IO_PRO.PAS.PWCH0,				D_IM_PRO_COMMON_STATUS_PAS_PWCH0	},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},
	},
	// E_IM_PRO_UNIT_NUM_2
	{
		{	// SEN
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[1].SRO.PWCH[0],	D_IM_PRO_COMMON_STATUS_SRO2_PWCH0	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PWCH[1],	D_IM_PRO_COMMON_STATUS_SRO2_PWCH1	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PWCH[2],	D_IM_PRO_COMMON_STATUS_SRO2_PWCH2	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PWCH[3],	D_IM_PRO_COMMON_STATUS_SRO2_PWCH3	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PWCH[4],	D_IM_PRO_COMMON_STATUS_SRO2_PWCH4	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PWCH[5],	D_IM_PRO_COMMON_STATUS_SRO2_PWCH5	},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[1].B2B.PWCH[0],	D_IM_PRO_COMMON_STATUS_B2B2_PWCH0	},
			{ &IO_PRO.IMG_PIPE[1].B2B.PWCH[1],	D_IM_PRO_COMMON_STATUS_B2B2_PWCH1	},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// STAT
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// PAS
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},
	},
	// E_IM_PRO_BOTH_UNIT
	{
		{	// SEN
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[2].SRO.PWCH[0],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PWCH[1],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PWCH[2],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PWCH[3],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PWCH[4],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PWCH[5],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[2].B2B.PWCH[0],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].B2B.PWCH[1],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// STAT
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// PAS
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL, 							D_IM_PRO_COMMON_STATUS_NONE			},
		},
	},
};

static const T_IM_PRO_COMMON_M2P_INFO	gIM_PRO_M2P_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][10] = {
	// E_IM_PRO_UNIT_NUM_1
	{
		{	// SEN
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[0].SRO.M2P[0],	&IO_PRO_TBL.SRO1_TBL.M2P0DKNTBL,	D_IM_PRO_COMMON_STATUS_SRO1_M2P0,	{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH0,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.M2P[1],	&IO_PRO_TBL.SRO1_TBL.M2P1DKNTBL,	D_IM_PRO_COMMON_STATUS_SRO1_M2P1,	{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH1,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.M2P[2],	NULL,								D_IM_PRO_COMMON_STATUS_SRO1_M2P2,	{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH2,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.M2P[3],	NULL,								D_IM_PRO_COMMON_STATUS_SRO1_M2P3,	{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH3,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.M2P[4],	NULL,								D_IM_PRO_COMMON_STATUS_SRO1_M2P6,	{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH6,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.M2P[5],	NULL,								D_IM_PRO_COMMON_STATUS_SRO1_M2P7,	{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH7,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.M2P[6],	&IO_PRO_TBL.SRO1_TBL.M2P6DKNTBL,	D_IM_PRO_COMMON_STATUS_SRO1_M2P8,	{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH8,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].SRO.M2P[7],	&IO_PRO_TBL.SRO1_TBL.M2P7DKNTBL,	D_IM_PRO_COMMON_STATUS_SRO1_M2P9,	{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH9,	D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[0].B2B.M2P[0],	&IO_PRO_TBL.B2B1_TBL.M2P0DKNTBL,	D_IM_PRO_COMMON_STATUS_B2B1_M2P0,	{ D_IM_PRO_COMMON_STATUS_B2B1_PRCH0,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].B2B.M2P[1],	&IO_PRO_TBL.B2B1_TBL.M2P1DKNTBL,	D_IM_PRO_COMMON_STATUS_B2B1_M2P1,	{ D_IM_PRO_COMMON_STATUS_B2B1_PRCH1,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].B2B.M2P[2],	NULL,								D_IM_PRO_COMMON_STATUS_B2B1_M2P2,	{ D_IM_PRO_COMMON_STATUS_B2B1_PRCH2,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[0].B2B.M2P[3],	NULL,								D_IM_PRO_COMMON_STATUS_B2B1_M2P3,	{ D_IM_PRO_COMMON_STATUS_B2B1_PRCH3,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// STAT
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// PAS
			{ &IO_PRO.PAS.M2P0,					NULL,								D_IM_PRO_COMMON_STATUS_PAS_M2P0,	{ D_IM_PRO_COMMON_STATUS_PAS_PRCH0,		D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},
	},
	// E_IM_PRO_UNIT_NUM_2
	{
		{	// SEN
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[1].SRO.M2P[0],	&IO_PRO_TBL.SRO2_TBL.M2P0DKNTBL,	D_IM_PRO_COMMON_STATUS_SRO2_M2P0,	{ D_IM_PRO_COMMON_STATUS_SRO2_PRCH0,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.M2P[1],	&IO_PRO_TBL.SRO2_TBL.M2P1DKNTBL,	D_IM_PRO_COMMON_STATUS_SRO2_M2P1,	{ D_IM_PRO_COMMON_STATUS_SRO2_PRCH1,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.M2P[2],	NULL,								D_IM_PRO_COMMON_STATUS_SRO2_M2P2,	{ D_IM_PRO_COMMON_STATUS_SRO2_PRCH2,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.M2P[3],	NULL,								D_IM_PRO_COMMON_STATUS_SRO2_M2P3,	{ D_IM_PRO_COMMON_STATUS_SRO2_PRCH3,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.M2P[4],	NULL,								D_IM_PRO_COMMON_STATUS_SRO2_M2P6,	{ D_IM_PRO_COMMON_STATUS_SRO2_PRCH6,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.M2P[5],	NULL,								D_IM_PRO_COMMON_STATUS_SRO2_M2P7,	{ D_IM_PRO_COMMON_STATUS_SRO2_PRCH7,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.M2P[6],	&IO_PRO_TBL.SRO2_TBL.M2P6DKNTBL,	D_IM_PRO_COMMON_STATUS_SRO2_M2P8,	{ D_IM_PRO_COMMON_STATUS_SRO2_PRCH8,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].SRO.M2P[7],	&IO_PRO_TBL.SRO2_TBL.M2P7DKNTBL,	D_IM_PRO_COMMON_STATUS_SRO2_M2P9,	{ D_IM_PRO_COMMON_STATUS_SRO2_PRCH9,	D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[1].B2B.M2P[0],	&IO_PRO_TBL.B2B2_TBL.M2P0DKNTBL,	D_IM_PRO_COMMON_STATUS_B2B2_M2P0,	{ D_IM_PRO_COMMON_STATUS_B2B2_PRCH0,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].B2B.M2P[1],	&IO_PRO_TBL.B2B2_TBL.M2P1DKNTBL,	D_IM_PRO_COMMON_STATUS_B2B2_M2P1,	{ D_IM_PRO_COMMON_STATUS_B2B2_PRCH1,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].B2B.M2P[2],	NULL,								D_IM_PRO_COMMON_STATUS_B2B2_M2P2,	{ D_IM_PRO_COMMON_STATUS_B2B2_PRCH2,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ &IO_PRO.IMG_PIPE[1].B2B.M2P[3],	NULL,								D_IM_PRO_COMMON_STATUS_B2B2_M2P3,	{ D_IM_PRO_COMMON_STATUS_B2B2_PRCH3,	D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// STAT
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},                                      

		{	// PAS
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},                                      
	},
	// E_IM_PRO_BOTH_UNIT
	{
		{	// SEN
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},                                      

		{	// SRO
			{ &IO_PRO.IMG_PIPE[2].SRO.M2P[0],	&IO_PRO_TBL.SRO3_TBL.M2P0DKNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH0,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH0}	},
			{ &IO_PRO.IMG_PIPE[2].SRO.M2P[1],	&IO_PRO_TBL.SRO3_TBL.M2P1DKNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH1,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH1}	},
			{ &IO_PRO.IMG_PIPE[2].SRO.M2P[2],	NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH2,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH2}	},
			{ &IO_PRO.IMG_PIPE[2].SRO.M2P[3],	NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH3,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH3}	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE		}	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE		}	},
			{ &IO_PRO.IMG_PIPE[2].SRO.M2P[4],	NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH6,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH6}	},
			{ &IO_PRO.IMG_PIPE[2].SRO.M2P[5],	NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH7,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH7}	},
			{ &IO_PRO.IMG_PIPE[2].SRO.M2P[6],	&IO_PRO_TBL.SRO3_TBL.M2P6DKNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH8,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH8}	},
			{ &IO_PRO.IMG_PIPE[2].SRO.M2P[7],	&IO_PRO_TBL.SRO3_TBL.M2P7DKNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_SRO1_PRCH9,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH9}	},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[2].B2B.M2P[0],	&IO_PRO_TBL.B2B3_TBL.M2P0DKNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_B2B1_PRCH0,	D_IM_PRO_COMMON_STATUS_B2B2_PRCH0}	},
			{ &IO_PRO.IMG_PIPE[2].B2B.M2P[1],	&IO_PRO_TBL.B2B3_TBL.M2P1DKNTBL,	D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_B2B1_PRCH1,	D_IM_PRO_COMMON_STATUS_B2B2_PRCH1}	},
			{ &IO_PRO.IMG_PIPE[2].B2B.M2P[2],	NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_B2B1_PRCH2,	D_IM_PRO_COMMON_STATUS_B2B2_PRCH2}	},
			{ &IO_PRO.IMG_PIPE[2].B2B.M2P[3],	NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_B2B1_PRCH3,	D_IM_PRO_COMMON_STATUS_B2B2_PRCH3}	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// STAT
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},

		{	// PAS
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
			{ NULL,								NULL,								D_IM_PRO_COMMON_STATUS_NONE,		{ D_IM_PRO_COMMON_STATUS_NONE,			D_IM_PRO_COMMON_STATUS_NONE }	},
		},
	},
};

static const T_IM_PRO_COMMON_PRCH_INFO	gIM_PRO_PRCH_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][10] = {
	// E_IM_PRO_UNIT_NUM_1
	{
		{	// SEN
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[0].SRO.PRCH[0],	D_IM_PRO_COMMON_STATUS_SRO1_PRCH0	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PRCH[1],	D_IM_PRO_COMMON_STATUS_SRO1_PRCH1	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PRCH[2],	D_IM_PRO_COMMON_STATUS_SRO1_PRCH2	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PRCH[3],	D_IM_PRO_COMMON_STATUS_SRO1_PRCH3	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PRCH[4],	D_IM_PRO_COMMON_STATUS_SRO1_PRCH4	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PRCH[5],	D_IM_PRO_COMMON_STATUS_SRO1_PRCH5	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PRCH[6],	D_IM_PRO_COMMON_STATUS_SRO1_PRCH6	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PRCH[7],	D_IM_PRO_COMMON_STATUS_SRO1_PRCH7	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PRCH[8],	D_IM_PRO_COMMON_STATUS_SRO1_PRCH8	},
			{ &IO_PRO.IMG_PIPE[0].SRO.PRCH[9],	D_IM_PRO_COMMON_STATUS_SRO1_PRCH9	},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[0].B2B.PRCH[0],	D_IM_PRO_COMMON_STATUS_B2B1_PRCH0	},
			{ &IO_PRO.IMG_PIPE[0].B2B.PRCH[1],	D_IM_PRO_COMMON_STATUS_B2B1_PRCH1	},
			{ &IO_PRO.IMG_PIPE[0].B2B.PRCH[2],	D_IM_PRO_COMMON_STATUS_B2B1_PRCH2	},
			{ &IO_PRO.IMG_PIPE[0].B2B.PRCH[3],	D_IM_PRO_COMMON_STATUS_B2B1_PRCH3	},
			{ &IO_PRO.IMG_PIPE[0].B2B.PRCH[4],	D_IM_PRO_COMMON_STATUS_B2B1_PRCH4	},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// STAT
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// PAS
			{ &IO_PRO.PAS.PRCH0,				D_IM_PRO_COMMON_STATUS_PAS_PRCH0	},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},
	},
	// E_IM_PRO_UNIT_NUM_2
	{
		{	// SEN
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[1].SRO.PRCH[0],	D_IM_PRO_COMMON_STATUS_SRO2_PRCH0	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PRCH[1],	D_IM_PRO_COMMON_STATUS_SRO2_PRCH1	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PRCH[2],	D_IM_PRO_COMMON_STATUS_SRO2_PRCH2	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PRCH[3],	D_IM_PRO_COMMON_STATUS_SRO2_PRCH3	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PRCH[4],	D_IM_PRO_COMMON_STATUS_SRO2_PRCH4	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PRCH[5],	D_IM_PRO_COMMON_STATUS_SRO2_PRCH5	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PRCH[6],	D_IM_PRO_COMMON_STATUS_SRO2_PRCH6	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PRCH[7],	D_IM_PRO_COMMON_STATUS_SRO2_PRCH7	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PRCH[8],	D_IM_PRO_COMMON_STATUS_SRO2_PRCH8	},
			{ &IO_PRO.IMG_PIPE[1].SRO.PRCH[9],	D_IM_PRO_COMMON_STATUS_SRO2_PRCH9	},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[1].B2B.PRCH[0],	D_IM_PRO_COMMON_STATUS_B2B2_PRCH0	},
			{ &IO_PRO.IMG_PIPE[1].B2B.PRCH[1],	D_IM_PRO_COMMON_STATUS_B2B2_PRCH1	},
			{ &IO_PRO.IMG_PIPE[1].B2B.PRCH[2],	D_IM_PRO_COMMON_STATUS_B2B2_PRCH2	},
			{ &IO_PRO.IMG_PIPE[1].B2B.PRCH[3],	D_IM_PRO_COMMON_STATUS_B2B2_PRCH3	},
			{ &IO_PRO.IMG_PIPE[1].B2B.PRCH[4],	D_IM_PRO_COMMON_STATUS_B2B2_PRCH4	},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// STAT
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// PAS
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},
	},
	// E_IM_PRO_BOTH_UNIT
	{
		{	// SEN
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[2].SRO.PRCH[0],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PRCH[1],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PRCH[2],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PRCH[3],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PRCH[4],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PRCH[5],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PRCH[6],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PRCH[7],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PRCH[8],	D_IM_PRO_COMMON_STATUS_NONE			},
			{ &IO_PRO.IMG_PIPE[2].SRO.PRCH[9],	D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// B2B
			{ &IO_PRO.IMG_PIPE[2].B2B.PRCH[0],	D_IM_PRO_COMMON_STATUS_B2B2_PRCH0	},
			{ &IO_PRO.IMG_PIPE[2].B2B.PRCH[1],	D_IM_PRO_COMMON_STATUS_B2B2_PRCH1	},
			{ &IO_PRO.IMG_PIPE[2].B2B.PRCH[2],	D_IM_PRO_COMMON_STATUS_B2B2_PRCH2	},
			{ &IO_PRO.IMG_PIPE[2].B2B.PRCH[3],	D_IM_PRO_COMMON_STATUS_B2B2_PRCH3	},
			{ &IO_PRO.IMG_PIPE[2].B2B.PRCH[4],	D_IM_PRO_COMMON_STATUS_B2B2_PRCH4	},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// STAT
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// PAS
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},
	},
};

static const T_IM_PRO_COMMON_LNR_INFO	gIM_PRO_LNR_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][D_IM_PRO_SEN_LNR_CH_NUM] = {
	// E_IM_PRO_UNIT_NUM_1
	{
		{	// SEN
			{ &IO_PRO.SEN.LNR[0],	D_IM_PRO_COMMON_STATUS_SEN_LNR0	},
			{ &IO_PRO.SEN.LNR[1],	D_IM_PRO_COMMON_STATUS_SEN_LNR1	},
			{ &IO_PRO.SEN.LNR[2],	D_IM_PRO_COMMON_STATUS_SEN_LNR2	},
			{ &IO_PRO.SEN.LNR[3],	D_IM_PRO_COMMON_STATUS_SEN_LNR3	},
		},

		{	// SRO
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// B2B
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// STAT
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// PAS
			{ &IO_PRO.PAS.LNR,	D_IM_PRO_COMMON_STATUS_PAS_LNR	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},
	},
	// E_IM_PRO_UNIT_NUM_2
	{
		{	// SEN
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// SRO
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// B2B
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// STAT
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// PAS
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},
	},
	// E_IM_PRO_BOTH_UNIT
	{
		{	// SEN
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// SRO
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// B2B
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// STAT
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},

		{	// PAS
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
			{ NULL,					D_IM_PRO_COMMON_STATUS_NONE	},
		},
	},
};

static const T_IM_PRO_COMMON_MONI_INFO	gIM_PRO_MONI_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][E_IM_PRO_MONI_CH_3 + 1] = {
	// E_IM_PRO_UNIT_NUM_1
	{
		{	// SEN
			{ &IO_PRO.SEN.MONI[0],				D_IM_PRO_COMMON_STATUS_SEN_MONI0	},
			{ &IO_PRO.SEN.MONI[1],				D_IM_PRO_COMMON_STATUS_SEN_MONI1	},
			{ &IO_PRO.SEN.MONI[2],				D_IM_PRO_COMMON_STATUS_SEN_MONI2	},
			{ &IO_PRO.SEN.MONI[3],				D_IM_PRO_COMMON_STATUS_SEN_MONI3	},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[0].SRO.MONI0,	D_IM_PRO_COMMON_STATUS_SRO1_MONI	},
// --- REMOVE_BUZ BEGIN
#ifdef CO_USE_BUZ
			{ &IO_PRO.IMG_PIPE[0].SRO.MONI1,	D_IM_PRO_COMMON_STATUS_SRO1_MONI1	},
#endif
// --- REMOVE_BUZ END
// --- REMOVE_BUZ BEGIN
#ifndef CO_USE_BUZ
// --- REMOVE_BUZ END
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
// --- REMOVE_BUZ BEGIN
#endif
// --- REMOVE_BUZ END
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// B2B
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// STAT
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// PAS
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},
	},
	// E_IM_PRO_UNIT_NUM_2
	{
		{	// SEN
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[1].SRO.MONI0,	D_IM_PRO_COMMON_STATUS_SRO2_MONI	},
// --- REMOVE_BUZ BEGIN
#ifdef CO_USE_BUZ
			{ &IO_PRO.IMG_PIPE[1].SRO.MONI1,	D_IM_PRO_COMMON_STATUS_SRO1_MONI1	},
#endif
// --- REMOVE_BUZ END
// --- REMOVE_BUZ BEGIN
#ifndef CO_USE_BUZ
// --- REMOVE_BUZ END
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
// --- REMOVE_BUZ BEGIN
#endif
// --- REMOVE_BUZ END
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// B2B
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// STAT
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// PAS
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},
	},
	// E_IM_PRO_BOTH_UNIT
	{
		{	// SEN
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[2].SRO.MONI0,	D_IM_PRO_COMMON_STATUS_NONE	},
// --- REMOVE_BUZ BEGIN
#ifdef CO_USE_BUZ
			{ &IO_PRO.IMG_PIPE[2].SRO.MONI1,	D_IM_PRO_COMMON_STATUS_SRO1_MONI1	},
#endif
// --- REMOVE_BUZ END
// --- REMOVE_BUZ BEGIN
#ifndef CO_USE_BUZ
// --- REMOVE_BUZ END
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
// --- REMOVE_BUZ BEGIN
#endif
// --- REMOVE_BUZ END
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// B2B
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// STAT
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},

		{	// PAS
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE			},
		},
	},
};

static const T_IM_PRO_COMMON_PG_INFO	gIM_PRO_PG_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX] = {
	// E_IM_PRO_UNIT_NUM_1
	{
		{ NULL,							D_IM_PRO_COMMON_STATUS_NONE,	{	D_IM_PRO_COMMON_STATUS_NONE }	},										// SEN
		{ &IO_PRO.IMG_PIPE[0].SRO.PG,	D_IM_PRO_COMMON_STATUS_SRO1_PG,	{	D_IM_PRO_COMMON_STATUS_SRO1_PRCH0,	D_IM_PRO_COMMON_STATUS_SRO1_PRCH1,
																			D_IM_PRO_COMMON_STATUS_SRO1_M2P0,	D_IM_PRO_COMMON_STATUS_SRO1_M2P1,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE }	},	// SRO
		{ &IO_PRO.IMG_PIPE[0].B2B.PG,	D_IM_PRO_COMMON_STATUS_B2B1_PG,	{	D_IM_PRO_COMMON_STATUS_SRO1_PRCH0,	D_IM_PRO_COMMON_STATUS_SRO1_PRCH1,
																			D_IM_PRO_COMMON_STATUS_B2B1_M2P0,	D_IM_PRO_COMMON_STATUS_B2B1_M2P1,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE }	},	// B2B
		{ NULL,							D_IM_PRO_COMMON_STATUS_NONE,	{	D_IM_PRO_COMMON_STATUS_NONE }	},										// STAT
		{ &IO_PRO.PAS.PG,				D_IM_PRO_COMMON_STATUS_PAS_PG,	{	D_IM_PRO_COMMON_STATUS_PAS_PRCH0,	D_IM_PRO_COMMON_STATUS_PAS_M2P0,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE }	},	// PAS
	},
	// E_IM_PRO_UNIT_NUM_2
	{
		{ NULL,							D_IM_PRO_COMMON_STATUS_NONE,	{	D_IM_PRO_COMMON_STATUS_NONE }	},										// SEN
		{ &IO_PRO.IMG_PIPE[1].SRO.PG,	D_IM_PRO_COMMON_STATUS_SRO2_PG,	{	D_IM_PRO_COMMON_STATUS_SRO2_PRCH0,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH1,
																			D_IM_PRO_COMMON_STATUS_SRO2_M2P0,	D_IM_PRO_COMMON_STATUS_SRO2_M2P1,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE }	},	// SRO
		{ &IO_PRO.IMG_PIPE[1].B2B.PG,	D_IM_PRO_COMMON_STATUS_B2B2_PG,	{	D_IM_PRO_COMMON_STATUS_SRO2_PRCH0,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH1,
																			D_IM_PRO_COMMON_STATUS_B2B2_M2P0,	D_IM_PRO_COMMON_STATUS_B2B2_M2P1,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE,
																			D_IM_PRO_COMMON_STATUS_NONE,		D_IM_PRO_COMMON_STATUS_NONE }	},	// B2B
		{ NULL,							D_IM_PRO_COMMON_STATUS_NONE,	{	D_IM_PRO_COMMON_STATUS_NONE }	},										// STAT
		{ NULL,							D_IM_PRO_COMMON_STATUS_NONE,	{	D_IM_PRO_COMMON_STATUS_NONE }	},										// PAS
	},
	// E_IM_PRO_BOTH_UNIT
	{
		{ NULL,							D_IM_PRO_COMMON_STATUS_NONE,	{	D_IM_PRO_COMMON_STATUS_NONE }	},										// SEN
		{ &IO_PRO.IMG_PIPE[2].SRO.PG,	D_IM_PRO_COMMON_STATUS_NONE,	{	D_IM_PRO_COMMON_STATUS_SRO1_PRCH0,	D_IM_PRO_COMMON_STATUS_SRO1_PRCH1,
																			D_IM_PRO_COMMON_STATUS_SRO1_M2P0,	D_IM_PRO_COMMON_STATUS_SRO1_M2P1,
																			D_IM_PRO_COMMON_STATUS_SRO2_PRCH0,	D_IM_PRO_COMMON_STATUS_SRO2_PRCH1,
																			D_IM_PRO_COMMON_STATUS_SRO2_M2P0,	D_IM_PRO_COMMON_STATUS_SRO2_M2P1}},	// SRO
		{ &IO_PRO.IMG_PIPE[2].B2B.PG,	D_IM_PRO_COMMON_STATUS_NONE,	{	D_IM_PRO_COMMON_STATUS_B2B1_PRCH0,	D_IM_PRO_COMMON_STATUS_B2B1_PRCH1,
																			D_IM_PRO_COMMON_STATUS_B2B1_M2P0,	D_IM_PRO_COMMON_STATUS_B2B1_M2P1,
																			D_IM_PRO_COMMON_STATUS_B2B2_PRCH0,	D_IM_PRO_COMMON_STATUS_B2B2_PRCH1,
																			D_IM_PRO_COMMON_STATUS_B2B2_M2P0,	D_IM_PRO_COMMON_STATUS_B2B2_M2P1}},	// B2B
		{ NULL,							D_IM_PRO_COMMON_STATUS_NONE,	{	D_IM_PRO_COMMON_STATUS_NONE }	},										// STAT
		{ NULL,							D_IM_PRO_COMMON_STATUS_NONE,	{	D_IM_PRO_COMMON_STATUS_NONE }	},										// PAS
	},
};

static const T_IM_PRO_COMMON_PGAIN_INFO	gIM_PRO_PGAIN_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][D_IM_PRO_PGAIN_CNT] = {
	// E_IM_PRO_UNIT_NUM_1
	{
		{	// SEN
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[0].SRO.PGAIN0,	D_IM_PRO_COMMON_STATUS_SRO1_PGAIN },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},

		{	// B2B
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ &IO_PRO.IMG_PIPE[0].B2B.PGAIN1,	D_IM_PRO_COMMON_STATUS_B2B1_PGAIN1 },
			{ &IO_PRO.IMG_PIPE[0].B2B.PGAIN2,	D_IM_PRO_COMMON_STATUS_B2B1_PGAIN2 },
		},

		{	// STAT
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},

		{	// PAS
			{ &IO_PRO.PAS.PGAIN,				D_IM_PRO_COMMON_STATUS_PAS_PGAIN },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},
	},
	// E_IM_PRO_UNIT_NUM_2
	{
		{	// SEN
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[1].SRO.PGAIN0,	D_IM_PRO_COMMON_STATUS_SRO2_PGAIN },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},

		{	// B2B
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ &IO_PRO.IMG_PIPE[1].B2B.PGAIN1,	D_IM_PRO_COMMON_STATUS_B2B2_PGAIN1 },
			{ &IO_PRO.IMG_PIPE[1].B2B.PGAIN2,	D_IM_PRO_COMMON_STATUS_B2B2_PGAIN2 },
		},

		{	// STAT
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},

		{	// PAS
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},
	},
	// E_IM_PRO_BOTH_UNIT
	{
		{	// SEN
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},

		{	// SRO
			{ &IO_PRO.IMG_PIPE[2].SRO.PGAIN0,	D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},

		{	// B2B
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ &IO_PRO.IMG_PIPE[2].B2B.PGAIN1,	D_IM_PRO_COMMON_STATUS_NONE },
			{ &IO_PRO.IMG_PIPE[2].B2B.PGAIN2,	D_IM_PRO_COMMON_STATUS_NONE },
		},

		{	// STAT
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},

		{	// PAS
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
			{ NULL,								D_IM_PRO_COMMON_STATUS_NONE },
		},
	},
};

static const T_IM_PRO_COMMON_PZSFT_INFO	gIM_PRO_PZSFT_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_PZSFT_CH_MAX] = {
	// E_IM_PRO_UNIT_NUM_1
	{
		{ &IO_PRO.IMG_PIPE[0].SRO.PZSFTB1,	D_IM_PRO_COMMON_STATUS_SRO1_PZSFTB1		},
		{ &IO_PRO.IMG_PIPE[0].SRO.PZSFTB2,	D_IM_PRO_COMMON_STATUS_SRO1_PZSFTB2		},
		{ &IO_PRO.IMG_PIPE[0].SRO.PZSFTC1,	D_IM_PRO_COMMON_STATUS_SRO1_PZSFTC1		},
		{ &IO_PRO.IMG_PIPE[0].SRO.PZSFTC2,	D_IM_PRO_COMMON_STATUS_SRO1_PZSFTC2		},
		{ &IO_PRO.IMG_PIPE[0].B2B.PZSFTA1,	D_IM_PRO_COMMON_STATUS_B2B1_PZSFTA1		},
		{ &IO_PRO.IMG_PIPE[0].B2B.PZSFTA2,	D_IM_PRO_COMMON_STATUS_B2B1_PZSFTA2		},
		{ &IO_PRO.IMG_PIPE[0].B2B.PZSFTA2A,	D_IM_PRO_COMMON_STATUS_B2B1_PZSFTA2A	},
	},
	// E_IM_PRO_UNIT_NUM_2
	{
		{ &IO_PRO.IMG_PIPE[1].SRO.PZSFTB1,	D_IM_PRO_COMMON_STATUS_SRO2_PZSFTB1		},
		{ &IO_PRO.IMG_PIPE[1].SRO.PZSFTB2,  D_IM_PRO_COMMON_STATUS_SRO2_PZSFTB2		},
		{ &IO_PRO.IMG_PIPE[1].SRO.PZSFTC1,  D_IM_PRO_COMMON_STATUS_SRO2_PZSFTC1		},
		{ &IO_PRO.IMG_PIPE[1].SRO.PZSFTC2,  D_IM_PRO_COMMON_STATUS_SRO2_PZSFTC2		},
		{ &IO_PRO.IMG_PIPE[1].B2B.PZSFTA1,	D_IM_PRO_COMMON_STATUS_B2B2_PZSFTA1		},
		{ &IO_PRO.IMG_PIPE[1].B2B.PZSFTA2,	D_IM_PRO_COMMON_STATUS_B2B2_PZSFTA2		},
		{ &IO_PRO.IMG_PIPE[1].B2B.PZSFTA2A,	D_IM_PRO_COMMON_STATUS_B2B2_PZSFTA2A	},
	},
	// E_IM_PRO_BOTH_UNIT
	{
		{ &IO_PRO.IMG_PIPE[2].SRO.PZSFTB1,	D_IM_PRO_COMMON_STATUS_NONE				},
		{ &IO_PRO.IMG_PIPE[2].SRO.PZSFTB2,	D_IM_PRO_COMMON_STATUS_NONE				},
		{ &IO_PRO.IMG_PIPE[2].SRO.PZSFTC1,	D_IM_PRO_COMMON_STATUS_NONE				},
		{ &IO_PRO.IMG_PIPE[2].SRO.PZSFTC2,	D_IM_PRO_COMMON_STATUS_NONE				},
		{ &IO_PRO.IMG_PIPE[2].B2B.PZSFTA1,	D_IM_PRO_COMMON_STATUS_NONE				},
		{ &IO_PRO.IMG_PIPE[2].B2B.PZSFTA2,	D_IM_PRO_COMMON_STATUS_NONE				},
		{ &IO_PRO.IMG_PIPE[2].B2B.PZSFTA2A,	D_IM_PRO_COMMON_STATUS_NONE				},
	},
};

static	volatile	ULONG	gIM_PRO_COMMON_START_Status[6] = {0x00000000};

// Buffer management
// PWCH
static	volatile	T_IM_PRO_STAT_PWCH_BUF_INFO	gIM_PRO_STAT_Buffer_Info[D_IM_PRO_STAT_AEAWB_CH_NUM + D_IM_PRO_STAT_FLCK_CH_NUM];
static	volatile	T_IM_PRO_ADDR_MNG			gIM_PRO_PWchAddrMng[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][E_IM_PRO_PWCH_MAX] = { { { { { 0 } } } } };

// PRch AXI Response
static	volatile	UCHAR	gIM_PRO_PRch_AXI_Response[D_IM_PRO_PIPE_NUM][E_IM_PRO_BLOCK_TYPE_MAX][E_IM_PRO_PWCH_MAX]	= {{{0}}};

// PWch AXI Response
static	volatile	UCHAR	gIM_PRO_PWch_AXI_Response[D_IM_PRO_PIPE_NUM][E_IM_PRO_BLOCK_TYPE_MAX][E_IM_PRO_PWCH_MAX]	= {{{0}}};

// OBT
static	volatile	T_IM_PRO_OBT_BUF_INFO	gIM_PRO_OBT_Buffer_Info[D_IM_PRO_SENTOP_BLOB_NUM][D_IM_PRO_SEN_OBT_CH_NUM] = {
	{
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
	},
	{
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
	},
	{
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
	},
	{
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
	},
};

// OBD
static	volatile	T_IM_PRO_OBD_BUF_INFO	gIM_PRO_OBD_Buffer_Info[D_IM_PRO_SENTOP_BLOB_NUM][D_IM_PRO_SEN_OBD_CH_NUM] = {
	{
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
	},
	{
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
	},
	{
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
	},
	{
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
		{	.addr_index.cur = 0,	.addr_index.max = D_IM_PRO_OB_BUFFER_MAX - 1,	},
	},
};

// AFPB
static	volatile	T_IM_PRO_AFPB_BUF_INFO	gIM_PRO_AFPB_Buffer_Info[D_IM_PRO_PIPE_NUM][D_IM_PRO_SROTOP_AFPB_CH_NUM];

// AF
static	volatile	T_IM_PRO_STAT_AF_BUF_INFO	gIM_PRO_AF_Buffer_Info[D_IM_PRO_STAT_AF_CH_NUM][ E_IM_PRO_AF_WINDOW_MAX ];

// HIST
static	volatile	T_IM_PRO_STAT_HIST_BUF_INFO	gIM_PRO_HIST_Buffer_Info[D_IM_PRO_STAT_HIST_CH_NUM];

// MONI
static	volatile	T_IM_PRO_MONI_RESULT	gIM_PRO_MONI_Buffer_Info[D_IM_PRO_PIPE_NUM][E_IM_PRO_BLOCK_TYPE_MAX][D_IM_PRO_SEN_MONI_CH_NUM];


// RDMA I/F
static const T_IM_PRO_RDMA_LNR_ADDR gIM_PRO_LNR_Addr[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][D_IM_PRO_SEN_LNR_CH_NUM] = {
	{
		// E_IM_PRO_BLOCK_TYPE_SEN
		{
			// E_IM_PRO_LNR_CH_0
			{
				0x2800AC10,0x2800AC14,0x2800AC18,0x2800AC1C,
				0x2800AC20,0x2800AC24,0x2800AC28,0x2800AC2C,
				0x2800AC30,0x2800AC34,0x2800AC38,0x2800AC3C,
				0x2800AC40,0x2800AC44,0x2800AC48,0x2800AC4C,
				0x2800AC50,0x2800AC54,0x2800AC58,0x2800AC5C,
				0x2800AC60,0x2800AC64,0x2800AC68,0x2800AC6C,
				0x2800AC70,0x2800AC74,0x2800AC78,0x2800AC7C,
				0x2800AC80,0x2800AC84,0x2800AC88,0x2800AC8C,
				0x2800AC90,0x2800AC94,0x2800AC98,0x2800AC9C,
				0x2800ACA0,0x2800ACA4,0x2800ACA8,0x2800ACAC,
				0x2800ACB0,0x2800ACB4,0x2800ACB8,0x2800ACBC,
				0x2800ACC0,0x2800ACC4,0x2800ACC8,0x2800ACCC,
			},
			{
				0x2800AD10,0x2800AD14,0x2800AD18,0x2800AD1C,
				0x2800AD20,0x2800AD24,0x2800AD28,0x2800AD2C,
				0x2800AD30,0x2800AD34,0x2800AD38,0x2800AD3C,
				0x2800AD40,0x2800AD44,0x2800AD48,0x2800AD4C,
				0x2800AD50,0x2800AD54,0x2800AD58,0x2800AD5C,
				0x2800AD60,0x2800AD64,0x2800AD68,0x2800AD6C,
				0x2800AD70,0x2800AD74,0x2800AD78,0x2800AD7C,
				0x2800AD80,0x2800AD84,0x2800AD88,0x2800AD8C,
				0x2800AD90,0x2800AD94,0x2800AD98,0x2800AD9C,
				0x2800ADA0,0x2800ADA4,0x2800ADA8,0x2800ADAC,
				0x2800ADB0,0x2800ADB4,0x2800ADB8,0x2800ADBC,
				0x2800ADC0,0x2800ADC4,0x2800ADC8,0x2800ADCC,
			},
			{
				0x2800AE10,0x2800AE14,0x2800AE18,0x2800AE1C,
				0x2800AE20,0x2800AE24,0x2800AE28,0x2800AE2C,
				0x2800AE30,0x2800AE34,0x2800AE38,0x2800AE3C,
				0x2800AE40,0x2800AE44,0x2800AE48,0x2800AE4C,
				0x2800AE50,0x2800AE54,0x2800AE58,0x2800AE5C,
				0x2800AE60,0x2800AE64,0x2800AE68,0x2800AE6C,
				0x2800AE70,0x2800AE74,0x2800AE78,0x2800AE7C,
				0x2800AE80,0x2800AE84,0x2800AE88,0x2800AE8C,
				0x2800AE90,0x2800AE94,0x2800AE98,0x2800AE9C,
				0x2800AEA0,0x2800AEA4,0x2800AEA8,0x2800AEAC,
				0x2800AEB0,0x2800AEB4,0x2800AEB8,0x2800AEBC,
				0x2800AEC0,0x2800AEC4,0x2800AEC8,0x2800AECC,
			},
			{
				0x2800AF10,0x2800AF14,0x2800AF18,0x2800AF1C,
				0x2800AF20,0x2800AF24,0x2800AF28,0x2800AF2C,
				0x2800AF30,0x2800AF34,0x2800AF38,0x2800AF3C,
				0x2800AF40,0x2800AF44,0x2800AF48,0x2800AF4C,
				0x2800AF50,0x2800AF54,0x2800AF58,0x2800AF5C,
				0x2800AF60,0x2800AF64,0x2800AF68,0x2800AF6C,
				0x2800AF70,0x2800AF74,0x2800AF78,0x2800AF7C,
				0x2800AF80,0x2800AF84,0x2800AF88,0x2800AF8C,
				0x2800AF90,0x2800AF94,0x2800AF98,0x2800AF9C,
				0x2800AFA0,0x2800AFA4,0x2800AFA8,0x2800AFAC,
				0x2800AFB0,0x2800AFB4,0x2800AFB8,0x2800AFBC,
				0x2800AFC0,0x2800AFC4,0x2800AFC8,0x2800AFCC,
			},
		},
		// E_IM_PRO_BLOCK_TYPE_SRO
		{{0}},
		// E_IM_PRO_BLOCK_TYPE_B2B
		{{0}},
		// E_IM_PRO_BLOCK_TYPE_STAT
		{{0}},
		// E_IM_PRO_BLOCK_TYPE_PAS
		{
			{
				0x28868210,0x28868214,0x28868218,0x2886821C,
				0x28868220,0x28868224,0x28868228,0x2886822C,
				0x28868230,0x28868234,0x28868238,0x2886823C,
				0x28868240,0x28868244,0x28868248,0x2886824C,
				0x28868250,0x28868254,0x28868258,0x2886825C,
				0x28868260,0x28868264,0x28868268,0x2886826C,
				0x28868270,0x28868274,0x28868278,0x2886827C,
				0x28868280,0x28868284,0x28868288,0x2886828C,
				0x28868290,0x28868294,0x28868298,0x2886829C,
				0x288682A0,0x288682A4,0x288682A8,0x288682AC,
				0x288682B0,0x288682B4,0x288682B8,0x288682BC,
				0x288682C0,0x288682C4,0x288682C8,0x288682CC,
			},
			{0},
			{0},
			{0},
		},
	},
	{{{0}}},
	{{{0}}},
};

static const T_IM_PRO_RDMA_PGAIN_ADDR gIM_PRO_PGAIN_Addr[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][D_IM_PRO_PGAIN_CNT] = {
	{
		// E_IM_PRO_BLOCK_TYPE_SEN
		{{0}},
		// E_IM_PRO_BLOCK_TYPE_SRO
		{
			{
				0x28408604,0x28408608,0x2840860C,0x28408610,
				0x28408614,0x28408618,0x2840861C,0x28408620,
				0x28408624,
			},
			{0},
			{0},
		},
		// E_IM_PRO_BLOCK_TYPE_B2B
		{
			{0},
			{
				0x28410204,0x28410208,0x2841020C,0x28410210,
				0x28410214,0x28410218,0x2841021C,0x28410220,
				0x28410224,
			},
			{
				0x28410B04,0x28410B08,0x28410B0C,0x28410B10,
				0x28410B14,0x28410B18,0x28410B1C,0x28410B20,
				0x28410B24,
			},
		},
		// E_IM_PRO_BLOCK_TYPE_STAT
		{{0}},
		// E_IM_PRO_BLOCK_TYPE_PAS
		{
			{
				0x28868304,0x28868308,0x2886830C,0x28868310,
				0x28868314,0x28868318,0x2886831C,0x28868320,
				0x28868324,
			},
			{0},
			{0},
		},
	},
	{
		// E_IM_PRO_BLOCK_TYPE_SEN
		{{0}},
		// E_IM_PRO_BLOCK_TYPE_SRO
		{
			{
				0x28508604,0x28508608,0x2850860C,0x28508610,
				0x28508614,0x28508618,0x2850861C,0x28508620,
				0x28508624,
			},
			{0},
			{0},
		},
		// E_IM_PRO_BLOCK_TYPE_B2B
		{
			{0},
			{
				0x28510204,0x28510208,0x2851020C,0x28510210,
				0x28510214,0x28510218,0x2851021C,0x28510220,
				0x28510224,
			},
			{
				0x28510B04,0x28510B08,0x28510B0C,0x28510B10,
				0x28510B14,0x28510B18,0x28510B1C,0x28510B20,
				0x28510B24,
			},
		},
		// E_IM_PRO_BLOCK_TYPE_STAT
		{{0}},
		// E_IM_PRO_BLOCK_TYPE_PAS
		{
			{0},
			{0},
			{0},
		},
	},
	{
		// E_IM_PRO_BLOCK_TYPE_SEN
		{{0}},
		// E_IM_PRO_BLOCK_TYPE_SRO
		{
			{
				0x28608604,0x28608608,0x2860860C,0x28608610,
				0x28608614,0x28608618,0x2860861C,0x28608620,
				0x28608624,
			},
			{0},
			{0},
		},
		// E_IM_PRO_BLOCK_TYPE_B2B
		{
			{0},
			{
				0x28610204,0x28610208,0x2861020C,0x28610210,
				0x28610214,0x28610218,0x2861021C,0x28610220,
				0x28610224,
			},
			{
				0x28610B04,0x28610B08,0x28610B0C,0x28610B10,
				0x28610B14,0x28610B18,0x28610B1C,0x28610B20,
				0x28610B24,
			},
		},
		// E_IM_PRO_BLOCK_TYPE_STAT
		{{0}},
		// E_IM_PRO_BLOCK_TYPE_PAS
		{
			{0},
			{0},
			{0},
		},
	},
};

static const T_IM_PRO_RDMA_PZSFT_ADDR gIM_PRO_PZSFT_Addr[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_PZSFT_CH_MAX] = {
	{
		{ 0x28409004 },
		{ 0x28409204 },
		{ 0x28409604 },
		{ 0x28409904 },
		{ 0x28410304 },
		{ 0x28410804 },
		{ 0x28410904 },
	},
	{
		{ 0x28509004 },
		{ 0x28509204 },
		{ 0x28509604 },
		{ 0x28509904 },
		{ 0x28510304 },
		{ 0x28510804 },
		{ 0x28510904 },
	},
	{
		{ 0x28609004 },
		{ 0x28609204 },
		{ 0x28609604 },
		{ 0x28609904 },
		{ 0x28610304 },
		{ 0x28610804 },
		{ 0x28610904 },
	},
};

static const T_IM_PRO_RDMA_P2M_KNEE_TBL_ADDR	gIM_PRO_P2M_Knee_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][E_IM_PRO_P2M_MAX] = {
	{
		{
			{ 0x29000000 },
			{ 0x29000400 },
			{ 0x29000800 },
			{ 0x29000C00 },
			{ 0x29001000 },
			{ 0x29001400 },
			{ 0x29001800 },
			{ 0x29001C00 },
		},
		{
			{ 0x29440400 },
			{ 0x29440800 },
			{ 0x29440C00 },
			{ 0x29441000 },
			{ 0x29441400 },
			{ 0x29441800 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29481000 },
			{ 0x29481400 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29814800 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
	},
	{
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29540400 },
			{ 0x29540800 },
			{ 0x29540C00 },
			{ 0x29541000 },
			{ 0x29541400 },
			{ 0x29541800 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29581000 },
			{ 0x29581400 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
	},
	{
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29640400 },
			{ 0x29640800 },
			{ 0x29640C00 },
			{ 0x29641000 },
			{ 0x29641400 },
			{ 0x29641800 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29681000 },
			{ 0x29681400 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
	},
};

static const T_IM_PRO_RDMA_M2P_DEKNEE_TBL_ADDR	gIM_PRO_M2P_Deknee_Reg_Ptr_Tbl[E_IM_PRO_UNIT_NUM_MAX][E_IM_PRO_BLOCK_TYPE_MAX][E_IM_PRO_M2P_MAX] = {
	{
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29441C00 },
			{ 0x29442000 },
			{ 0x29442400 },
			{ 0x29442800 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29481800 },
			{ 0x29481C00 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29814C00 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
	},
	{
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29541C00 },
			{ 0x29542000 },
			{ 0x29542400 },
			{ 0x29542800 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29581800 },
			{ 0x29581C00 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
	},
	{
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29641C00 },
			{ 0x29642000 },
			{ 0x29642400 },
			{ 0x29642800 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x29681800 },
			{ 0x29681C00 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
		{
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
			{ 0x00000000 },
		},
	},
};

// clock control status
static	volatile	ULONG	gIM_SEN_START_Status[3] = {0x00000000};

/*----------------------------------------------------------------------*/
/* Local Method Definition												*/
/*----------------------------------------------------------------------*/
// PRO Channel/Macro start/stop status
#define im_pro_common_set_start_status(st, ch) 		(gIM_PRO_COMMON_START_Status[((st) >> 28) & 0xf] |=  (((st) & 0x0fffffff) << (ch)))							/* Macro start status ON	*/
#define im_pro_common_set_stop_status(st, ch)		(gIM_PRO_COMMON_START_Status[((st) >> 28) & 0xf] &= ~(((st) & 0x0fffffff) << (ch)))							/* Macro start status OFF	*/
#define im_pro_common_get_start_status(st, ch)		(((gIM_PRO_COMMON_START_Status[((st) >> 28) & 0xf] & (((st) & 0x0fffffff) << (ch))) != 0) ? TRUE : FALSE)	/* started check	*/

#define im_pro_common_get_stop_all()				(((gIM_PRO_COMMON_START_Status[0] | gIM_PRO_COMMON_START_Status[1] | gIM_PRO_COMMON_START_Status[2] | gIM_PRO_COMMON_START_Status[3] | gIM_PRO_COMMON_START_Status[4] | gIM_PRO_COMMON_START_Status[5]) != 0) ? FALSE : TRUE)		/* started check	*/

/*----------------------------------------------------------------------*/
/* Local Function														*/
/*----------------------------------------------------------------------*/
/* Nothing Special */

/*----------------------------------------------------------------------*/
/* Global Function														*/
/*----------------------------------------------------------------------*/
VOID im_pro_memcpy(VOID *dst, VOID *src, UINT32 cp_size)
{
	UINT32	i;
	UCHAR*	dst_addr;
	UCHAR*	src_addr;

	dst_addr = dst;
	src_addr = src;

	for (i = 0; i < cp_size; i ++){
		*dst_addr ++ = *src_addr ++;
	}
}

VOID im_pro_sen_set_start_status(UINT32 status, UINT32 ch)
{
	(gIM_SEN_START_Status[((status) >> 28) & 0xf] |=  (((status) & 0x0fffffff) << (ch)));	/* SEN clock status ON	*/
}

VOID im_pro_sen_set_stop_status(UINT32 status, UINT32 ch)
{
	(gIM_SEN_START_Status[((status) >> 28) & 0xf] &= ~(((status) & 0x0fffffff) << (ch)));	/* SEN clock status OFF	*/
}

BOOL im_pro_sen_get_start_status(UINT32 status, UINT32 ch)
{
	return (((gIM_SEN_START_Status[((status) >> 28) & 0xf] & (((status) & 0x0fffffff) << (ch))) != 0) ? TRUE : FALSE);		/* started check	*/
}

BOOL im_pro_sen_get_stop_all(VOID)
{
	return (((gIM_SEN_START_Status[0] | gIM_SEN_START_Status[1] | gIM_SEN_START_Status[2]) != 0) ? FALSE : TRUE);	/* started check	*/
}

BOOL im_pro_comm_get_start_status( UINT32 status, UINT32 ch )
{
	return im_pro_common_get_start_status( status, ch );
}

VOID im_pro_comm_get_clk_loop_cnt( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type, E_IM_PRO_UNIT_NUM* loop_start, E_IM_PRO_UNIT_NUM* loop_end )
{
	switch( unit_no ) {
		case E_IM_PRO_UNIT_NUM_1:
			*loop_start	= unit_no;
			*loop_end	= E_IM_PRO_UNIT_NUM_2;
			break;

		case E_IM_PRO_UNIT_NUM_2:
			*loop_start	= unit_no;
			*loop_end	= E_IM_PRO_BOTH_UNIT;
			break;

		//case E_IM_PRO_BOTH_UNIT:
		default:
			if( (block_type == E_IM_PRO_CLK_BLOCK_TYPE_SEN)		||
				(block_type == E_IM_PRO_CLK_BLOCK_TYPE_STAT)	||
				(block_type == E_IM_PRO_CLK_BLOCK_TYPE_PAS) ) {
				*loop_start	= E_IM_PRO_UNIT_NUM_1;
				*loop_end	= E_IM_PRO_UNIT_NUM_2;
			}
			else {
				*loop_start	= E_IM_PRO_UNIT_NUM_1;
				*loop_end	= E_IM_PRO_BOTH_UNIT;
			}
			break;
	}
}

VOID im_pro_on_drive_clk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type )
{
#ifdef CO_ACT_PRO_CLOCK
	E_IM_PRO_UNIT_NUM loop_start = E_IM_PRO_UNIT_NUM_1;
	E_IM_PRO_UNIT_NUM loop_end = E_IM_PRO_UNIT_NUM_2;

	im_pro_comm_get_clk_loop_cnt( unit_no, block_type, &loop_start, &loop_end );
	for( ; loop_start < loop_end; loop_start++ ) {
		if( gIM_Drive_Clk_Info[loop_start][block_type].reg_addr == 0 ) {
			Ddim_Assertion(("I:im_pro_on_drive_clk error. unit_no:%u block_type=%u\n", loop_start, block_type));
			return;
		}
		im_pro_spin_lock_start( loop_start, block_type, gIM_PRO_Spin_Lock );
		Dd_Top_Start_Clock(	(UCHAR*)gIM_Drive_Clk_Info[loop_start][block_type].reg_ctrl_cnt,
							gIM_Drive_Clk_Info[loop_start][block_type].reg_addr,
							~gIM_Drive_Clk_Info[loop_start][block_type].reg_bit );
		im_pro_spin_lock_end( loop_start, block_type, gIM_PRO_Spin_Lock );
	}
#endif
}

VOID im_pro_on_pclk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type )
{
#ifdef CO_ACT_PRO_PCLOCK
	E_IM_PRO_UNIT_NUM loop_start = E_IM_PRO_UNIT_NUM_1;
	E_IM_PRO_UNIT_NUM loop_end = E_IM_PRO_UNIT_NUM_2;

	im_pro_comm_get_clk_loop_cnt( unit_no, block_type, &loop_start, &loop_end );

	for( ; loop_start < loop_end; loop_start++ ) {
		if( gIM_Pclk_Info[loop_start][block_type].reg_addr == 0 ) {
			Ddim_Assertion(("I:im_pro_on_pclk error. loop_start:%u block_type=%u\n", loop_start, block_type));
			return;
		}
		im_pro_spin_lock_start( loop_start, block_type, gIM_PRO_Spin_Lock );
		Dd_Top_Start_Clock(	(UCHAR*)gIM_Pclk_Info[loop_start][block_type].reg_ctrl_cnt,
							gIM_Pclk_Info[loop_start][block_type].reg_addr,
							~gIM_Pclk_Info[loop_start][block_type].reg_bit );
		im_pro_spin_lock_end( loop_start, block_type, gIM_PRO_Spin_Lock );
	}
#endif
}

VOID im_pro_on_hclk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type )
{
	if( ( block_type == E_IM_PRO_CLK_BLOCK_TYPE_STAT ) ||
		( block_type == E_IM_PRO_CLK_BLOCK_TYPE_PAS ) ) {
		DDIM_User_AhbReg_SpinLock();	// JPEG issue work around.
	}
#ifdef CO_ACT_PRO_HCLOCK
	E_IM_PRO_UNIT_NUM loop_start = E_IM_PRO_UNIT_NUM_1;
	E_IM_PRO_UNIT_NUM loop_end = E_IM_PRO_UNIT_NUM_2;

	im_pro_comm_get_clk_loop_cnt( unit_no, block_type, &loop_start, &loop_end );
	for( ; loop_start < loop_end; loop_start++ ) {
		if( gIM_Hclk_Info[loop_start][block_type].reg_addr == 0 ) {
			Ddim_Assertion(("I:im_pro_on_hclk error. unit_no:%u block_type=%u\n", loop_start, block_type));
			return;
		}
		im_pro_spin_lock_start( loop_start, block_type, gIM_PRO_Spin_Lock );
		Dd_Top_Start_Clock(	(UCHAR*)gIM_Hclk_Info[loop_start][block_type].reg_ctrl_cnt,
							gIM_Hclk_Info[loop_start][block_type].reg_addr,
							~gIM_Hclk_Info[loop_start][block_type].reg_bit );
		im_pro_spin_lock_end( loop_start, block_type, gIM_PRO_Spin_Lock );
	}
#endif
}

VOID im_pro_on_xclk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type )
{
#ifdef CO_ACT_PRO_ICLOCK
	E_IM_PRO_UNIT_NUM loop_start = E_IM_PRO_UNIT_NUM_1;
	E_IM_PRO_UNIT_NUM loop_end = E_IM_PRO_UNIT_NUM_2;

	im_pro_comm_get_clk_loop_cnt( unit_no, block_type, &loop_start, &loop_end );
	for( ; loop_start < loop_end; loop_start++ ) {
		if( gIM_Xclk_Info[loop_start][block_type].reg_addr == 0 ) {
			Ddim_Assertion(("I:im_pro_on_xclk error. unit_no:%u block_type=%u\n", loop_start, block_type));
			return;
		}
		im_pro_spin_lock_start( loop_start, block_type, gIM_PRO_Spin_Lock );
		Dd_Top_Start_Clock(	(UCHAR*)gIM_Xclk_Info[loop_start][block_type].reg_ctrl_cnt,
							gIM_Xclk_Info[loop_start][block_type].reg_addr,
							~gIM_Xclk_Info[loop_start][block_type].reg_bit );
		im_pro_spin_lock_end( loop_start, block_type, gIM_PRO_Spin_Lock );
	}
#endif
}

VOID im_pro_off_drive_clk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type )
{
#ifdef CO_ACT_PRO_CLOCK
	E_IM_PRO_UNIT_NUM loop_start = E_IM_PRO_UNIT_NUM_1;
	E_IM_PRO_UNIT_NUM loop_end = E_IM_PRO_UNIT_NUM_2;

	im_pro_comm_get_clk_loop_cnt( unit_no, block_type, &loop_start, &loop_end );
	for( ; loop_start < loop_end; loop_start++ ) {
		if( gIM_Drive_Clk_Info[loop_start][block_type].reg_addr == 0 ) {
			Ddim_Assertion(("I:im_pro_off_drive_clk error. unit_no:%u block_type=%u\n", loop_start, block_type));
			return;
		}
		im_pro_spin_lock_start( loop_start, block_type, gIM_PRO_Spin_Lock );
		Dd_Top_Stop_Clock(	(UCHAR*)gIM_Drive_Clk_Info[loop_start][block_type].reg_ctrl_cnt,
							gIM_Drive_Clk_Info[loop_start][block_type].reg_addr,
							gIM_Drive_Clk_Info[loop_start][block_type].reg_bit );
		im_pro_spin_lock_end( loop_start, block_type, gIM_PRO_Spin_Lock );
	}
#endif
}

VOID im_pro_off_pclk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type )
{
#ifdef CO_ACT_PRO_PCLOCK
	E_IM_PRO_UNIT_NUM loop_start = E_IM_PRO_UNIT_NUM_1;
	E_IM_PRO_UNIT_NUM loop_end = E_IM_PRO_UNIT_NUM_2;

	im_pro_comm_get_clk_loop_cnt( unit_no, block_type, &loop_start, &loop_end );
	for( ; loop_start < loop_end; loop_start++ ) {
		if( gIM_Pclk_Info[loop_start][block_type].reg_addr == 0 ) {
			Ddim_Assertion(("I:im_pro_off_pclk error. unit_no:%u block_type=%u\n", loop_start, block_type));
			return;
		}
		im_pro_spin_lock_start( loop_start, block_type, gIM_PRO_Spin_Lock );
		Dd_Top_Stop_Clock(	(UCHAR*)gIM_Pclk_Info[loop_start][block_type].reg_ctrl_cnt,
							gIM_Pclk_Info[loop_start][block_type].reg_addr,
							gIM_Pclk_Info[loop_start][block_type].reg_bit );
		im_pro_spin_lock_end( loop_start, block_type, gIM_PRO_Spin_Lock );
	}
#endif
}

VOID im_pro_off_hclk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type )
{
#ifdef CO_ACT_PRO_HCLOCK
	E_IM_PRO_UNIT_NUM loop_start = E_IM_PRO_UNIT_NUM_1;
	E_IM_PRO_UNIT_NUM loop_end = E_IM_PRO_UNIT_NUM_2;

	im_pro_comm_get_clk_loop_cnt( unit_no, block_type, &loop_start, &loop_end );
	for( ; loop_start < loop_end; loop_start++ ) {
		if( gIM_Hclk_Info[loop_start][block_type].reg_addr == 0 ) {
			Ddim_Assertion(("I:im_pro_off_hclk error. unit_no:%u block_type=%u\n", loop_start, block_type));
			return;
		}
		im_pro_spin_lock_start( loop_start, block_type, gIM_PRO_Spin_Lock );
		Dd_Top_Stop_Clock(	(UCHAR*)gIM_Hclk_Info[loop_start][block_type].reg_ctrl_cnt,
							gIM_Hclk_Info[loop_start][block_type].reg_addr,
							gIM_Hclk_Info[loop_start][block_type].reg_bit );
		im_pro_spin_lock_end( loop_start, block_type, gIM_PRO_Spin_Lock );
	}
#endif
	if( ( block_type == E_IM_PRO_CLK_BLOCK_TYPE_STAT ) ||
		( block_type == E_IM_PRO_CLK_BLOCK_TYPE_PAS ) ) {
		DDIM_User_AhbReg_SpinUnLock();	// JPEG issue work around.
	}

}

VOID im_pro_off_xclk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type )
{
#ifdef CO_ACT_PRO_ICLOCK
	E_IM_PRO_UNIT_NUM loop_start = E_IM_PRO_UNIT_NUM_1;
	E_IM_PRO_UNIT_NUM loop_end = E_IM_PRO_UNIT_NUM_2;

	im_pro_comm_get_clk_loop_cnt( unit_no, block_type, &loop_start, &loop_end );
	for( ; loop_start < loop_end; loop_start++ ) {
		if( gIM_Xclk_Info[loop_start][block_type].reg_addr == 0 ) {
			Ddim_Assertion(("I:im_pro_off_xclk error. unit_no:%u block_type=%u\n", loop_start, block_type));
			return;
		}
		im_pro_spin_lock_start( loop_start, block_type, gIM_PRO_Spin_Lock );
		Dd_Top_Stop_Clock(	(UCHAR*)gIM_Xclk_Info[loop_start][block_type].reg_ctrl_cnt,
							gIM_Xclk_Info[loop_start][block_type].reg_addr,
							gIM_Xclk_Info[loop_start][block_type].reg_bit );
		im_pro_spin_lock_end( loop_start, block_type, gIM_PRO_Spin_Lock );
	}
#endif
}

E_IM_PRO_CLK_BLOCK_TYPE im_pro_convert_clk_type( E_IM_PRO_BLOCK_TYPE block_type )
{
	E_IM_PRO_CLK_BLOCK_TYPE ret_type;

	switch( block_type ) {
		case E_IM_PRO_BLOCK_TYPE_SEN:
			ret_type = E_IM_PRO_CLK_BLOCK_TYPE_SEN;
			break;

		case E_IM_PRO_BLOCK_TYPE_SRO:
			ret_type = E_IM_PRO_CLK_BLOCK_TYPE_SRO;
			break;

		case E_IM_PRO_BLOCK_TYPE_B2B:
			ret_type = E_IM_PRO_CLK_BLOCK_TYPE_B2B;
			break;

		case E_IM_PRO_BLOCK_TYPE_STAT:
			ret_type = E_IM_PRO_CLK_BLOCK_TYPE_STAT;
			break;

		//case E_IM_PRO_BLOCK_TYPE_PAS:
		default:
			ret_type = E_IM_PRO_CLK_BLOCK_TYPE_PAS;
			break;
	}

	return ret_type;
}

UINT32 im_pro_get_sen_clk_hz( VOID )
{
	UINT32 macro_clk_sel = 0;
	UINT32 macro_clk_hz = 0;

	macro_clk_sel = Dd_Top_Get_CLKSEL3_SENCLK();
	if( macro_clk_sel == SENCLK_300MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_300MHZ;
	}
	else if( macro_clk_sel == SENCLK_200MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_200MHZ;
	}
	else if( macro_clk_sel == SENCLK_150MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_150MHZ;
	}
	else if( macro_clk_sel == SENCLK_100MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_100MHZ;
	}
	else if( macro_clk_sel == SENCLK_75MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_75MHZ;
	}
	else if( macro_clk_sel == SENCLK_60MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_60MHZ;
	}
	else if( macro_clk_sel == SENCLK_50MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_50MHZ;
	}

	return macro_clk_hz;
}

UINT32 im_pro_get_sro_clk_hz( E_IM_PRO_UNIT_NUM unit_no )
{
	UINT32 macro_clk_sel = 0;
	UINT32 macro_clk_hz = 0;

	macro_clk_sel = ( unit_no == E_IM_PRO_UNIT_NUM_1 ) ? Dd_Top_Get_CLKSEL5_SRO1CLK() : Dd_Top_Get_CLKSEL7_SRO2CLK();
	if( macro_clk_sel == SROCLK_300MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_300MHZ;
	}
	else if( macro_clk_sel == SROCLK_200MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_200MHZ;
	}
	else if( macro_clk_sel == SROCLK_150MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_150MHZ;
	}
	else if( macro_clk_sel == SROCLK_100MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_100MHZ;
	}
	else if( macro_clk_sel == SROCLK_75MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_75MHZ;
	}
	else if( macro_clk_sel == SROCLK_60MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_60MHZ;
	}
	else if( macro_clk_sel == SROCLK_50MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_50MHZ;
	}
	else {
	}

	return macro_clk_hz;
}

UINT32 im_pro_get_sro2_clk_hz( E_IM_PRO_UNIT_NUM unit_no )
{
	UINT32 macro_clk_sel = 0;
	UINT32 macro_clk_hz = 0;

	macro_clk_sel = ( unit_no == E_IM_PRO_UNIT_NUM_1 ) ? Dd_Top_Get_CLKSEL4_SRO1CLK_2() : Dd_Top_Get_CLKSEL6_SRO2CLK_2();
	if( macro_clk_sel == SRO2CLK_300MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_300MHZ;
	}
	else if( macro_clk_sel == SRO2CLK_200MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_200MHZ;
	}
	else if( macro_clk_sel == SRO2CLK_150MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_150MHZ;
	}
	else if( macro_clk_sel == SRO2CLK_100MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_100MHZ;
	}
	else if( macro_clk_sel == SRO2CLK_75MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_75MHZ;
	}
	else if( macro_clk_sel == SRO2CLK_60MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_60MHZ;
	}
	else if( macro_clk_sel == SRO2CLK_50MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_50MHZ;
	}
	else {
	}

	return macro_clk_hz;
}

UINT32 im_pro_get_b2b_clk_hz( E_IM_PRO_UNIT_NUM unit_no )
{
	UINT32 macro_clk_sel = 0;
	UINT32 macro_clk_hz = 0;

	macro_clk_sel = ( unit_no == E_IM_PRO_UNIT_NUM_1 ) ? Dd_Top_Get_CLKSEL5_B2B1CLK() : Dd_Top_Get_CLKSEL7_B2B2CLK();
	if( macro_clk_sel == B2BCLK_300MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_300MHZ;
	}
	else if( macro_clk_sel == B2BCLK_200MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_200MHZ;
	}
	else if( macro_clk_sel == B2BCLK_150MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_150MHZ;
	}
	else if( macro_clk_sel == B2BCLK_100MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_100MHZ;
	}
	else if( macro_clk_sel == B2BCLK_75MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_75MHZ;
	}
	else if( macro_clk_sel == B2BCLK_60MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_60MHZ;
	}
	else if( macro_clk_sel == B2BCLK_50MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_50MHZ;
	}
	else if( macro_clk_sel == B2BCLK_SRO1CLK ) {
		macro_clk_hz = im_pro_get_sro_clk_hz( unit_no );
	}
	else if( macro_clk_sel == B2BCLK_SRO1CLK_2 ) {
		macro_clk_hz = im_pro_get_sro2_clk_hz( unit_no );
	}

	return macro_clk_hz;
}

UINT32 im_pro_get_pas_clk_hz( VOID )
{
	UINT32 macro_clk_sel = 0;
	UINT32 macro_clk_hz = 0;

	macro_clk_sel = Dd_Top_Get_CLKSEL3_PASCLK();
	if( macro_clk_sel == PASCLK_300MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_300MHZ;
	}
	else if( macro_clk_sel == PASCLK_200MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_200MHZ;
	}
	else if( macro_clk_sel == PASCLK_150MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_150MHZ;
	}
	else if( macro_clk_sel == PASCLK_100MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_100MHZ;
	}
	else if( macro_clk_sel == PASCLK_75MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_75MHZ;
	}
	else if( macro_clk_sel == PASCLK_60MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_60MHZ;
	}
	else if( macro_clk_sel == PASCLK_50MHz ) {
		macro_clk_hz = D_IM_PRO_CLK_50MHZ;
	}
	else {
	}

	return macro_clk_hz;
}


VOID im_pro_get_current_clk_hz( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type, UINT32* cpu_clk_hz, UINT32* macro_clk_hz )
{
	switch( block_type ) {
		case E_IM_PRO_CLK_BLOCK_TYPE_SEN:
			*macro_clk_hz = im_pro_get_sen_clk_hz();
			break;

		case E_IM_PRO_CLK_BLOCK_TYPE_SRO:
			*macro_clk_hz = im_pro_get_sro_clk_hz( unit_no );
			break;

		case E_IM_PRO_CLK_BLOCK_TYPE_SRO2:
			*macro_clk_hz = im_pro_get_sro2_clk_hz( unit_no );
			break;

		case E_IM_PRO_CLK_BLOCK_TYPE_B2B:
			*macro_clk_hz = im_pro_get_b2b_clk_hz( unit_no );
			break;

		case E_IM_PRO_CLK_BLOCK_TYPE_STAT:
			// it calculated by most low clock working conditions 
			// because STAT block works on any connection blocks clock.
			*macro_clk_hz = D_IM_PRO_CLK_50MHZ;
			break;

		case E_IM_PRO_CLK_BLOCK_TYPE_PAS:
			*macro_clk_hz = im_pro_get_pas_clk_hz();
			break;

		default:
			*macro_clk_hz = 0;
			break;
	}

	*cpu_clk_hz	= D_IM_PRO_CA7_CLK_HZ;
}

static E_IM_PRO_BLOCK_TYPE im_pro_convert_pzsft_type( E_IM_PRO_PZSFT_CH ch )
{
	E_IM_PRO_CLK_BLOCK_TYPE type;

	switch( ch ) {
		case E_IM_PRO_PZSFT_CH_B1:
		case E_IM_PRO_PZSFT_CH_B2:
		case E_IM_PRO_PZSFT_CH_C1:
		case E_IM_PRO_PZSFT_CH_C2:
			type = E_IM_PRO_BLOCK_TYPE_SRO;
			break;

		//case E_IM_PRO_PZSFT_CH_A1,
		//case E_IM_PRO_PZSFT_CH_A2,
		//case E_IM_PRO_PZSFT_CH_A2A
		default:
			type = E_IM_PRO_BLOCK_TYPE_B2B;
			break;
	}

	return type;
}

VOID im_pro_comm_get_pwch_reg_info( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch, const T_IM_PRO_COMMON_PWCH_INFO** pwch_info )
{
	*pwch_info = &gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch];
}

VOID im_pro_comm_get_prch_reg_info( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PRCH ch, const T_IM_PRO_COMMON_PRCH_INFO** prch_info )
{
	*prch_info = &gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch];
}

VOID im_pro_comm_get_p2m_reg_info( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_P2M_CH ch, const T_IM_PRO_COMMON_P2M_INFO** p2m_info )
{
	*p2m_info = &gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch];
}

VOID im_pro_comm_get_m2p_reg_info( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_M2P_CH ch, const T_IM_PRO_COMMON_M2P_INFO** m2p_info )
{
	*m2p_info = &gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch];
}

VOID im_pro_comm_get_lnr_reg_info( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_LNR_CH ch, const T_IM_PRO_COMMON_LNR_INFO** lnr_info )
{
	*lnr_info = &gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch];
}

VOID im_pro_comm_get_pg_reg_info( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, const T_IM_PRO_COMMON_PG_INFO** pg_info )
{
	*pg_info = &gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type];
}

VOID im_pro_comm_get_pgain_reg_info( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PGAIN_SELECT ch, const T_IM_PRO_COMMON_PGAIN_INFO** pgain_info )
{
	*pgain_info = &gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][ch];
}

VOID im_pro_comm_get_pzsft_reg_info( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_PZSFT_CH ch, const T_IM_PRO_COMMON_PZSFT_INFO** pzsft_info )
{
	*pzsft_info = &gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][ch];
}

VOID im_pro_comm_set_pwch_axi_response( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch, UCHAR axi_resp )
{
	gIM_PRO_PWch_AXI_Response[unit_no][block_type][ch] = axi_resp;
}

VOID im_pro_comm_set_prch_axi_response( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch, UCHAR axi_resp )
{
	gIM_PRO_PRch_AXI_Response[unit_no][block_type][ch] = axi_resp;
}

VOID im_pro_comm_update_obd_result( UINT32 blob_num, UINT32 ch )
{
	gIM_PRO_OBD_Buffer_Info[blob_num][ch].data_addr = &gIM_PRO_OBD_Buffer_Info[blob_num][ch].data_table[ gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur ];

	im_pro_on_pclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_SEN );	// Dd_Top_Start_Clock
	gIM_PRO_OBD_Buffer_Info[blob_num][ch].data_table[ gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur ].R	= IO_PRO.SEN.OBD[blob_num][ch].OBDCORE.OBDDATAR.bit.OBDDATAR;
	gIM_PRO_OBD_Buffer_Info[blob_num][ch].data_table[ gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur ].Gr	= IO_PRO.SEN.OBD[blob_num][ch].OBDCORE.OBDDATAGR.bit.OBDDATAGR;
	gIM_PRO_OBD_Buffer_Info[blob_num][ch].data_table[ gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur ].Gb	= IO_PRO.SEN.OBD[blob_num][ch].OBDCORE.OBDDATAGB.bit.OBDDATAGB;
	gIM_PRO_OBD_Buffer_Info[blob_num][ch].data_table[ gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur ].B	= IO_PRO.SEN.OBD[blob_num][ch].OBDCORE.OBDDATAB.bit.OBDDATAB;

	gIM_PRO_OBD_Buffer_Info[blob_num][ch].cnt_addr = &gIM_PRO_OBD_Buffer_Info[blob_num][ch].cnt_table[ gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur ];

	gIM_PRO_OBD_Buffer_Info[blob_num][ch].cnt_table[ gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur ].R	= IO_PRO.SEN.OBD[blob_num][ch].OBDCORE.OBDCNTR.bit.OBDCNTR;
	gIM_PRO_OBD_Buffer_Info[blob_num][ch].cnt_table[ gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur ].Gr	= IO_PRO.SEN.OBD[blob_num][ch].OBDCORE.OBDCNTGR.bit.OBDCNTGR;
	gIM_PRO_OBD_Buffer_Info[blob_num][ch].cnt_table[ gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur ].Gb	= IO_PRO.SEN.OBD[blob_num][ch].OBDCORE.OBDCNTGB.bit.OBDCNTGB;
	gIM_PRO_OBD_Buffer_Info[blob_num][ch].cnt_table[ gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur ].B	= IO_PRO.SEN.OBD[blob_num][ch].OBDCORE.OBDCNTB.bit.OBDCNTB;
	im_pro_off_pclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_SEN );	// Dd_Top_Stop_Clock

	gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur++;
	if (gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur > gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.max){
		// Index Reset
		gIM_PRO_OBD_Buffer_Info[blob_num][ch].addr_index.cur = 0;
	}
}

VOID im_pro_comm_update_obt_result( UINT32 blob_num, UINT32 ch )
{
	gIM_PRO_OBT_Buffer_Info[blob_num][ch].data_addr = &gIM_PRO_OBT_Buffer_Info[blob_num][ch].data_table[ gIM_PRO_OBT_Buffer_Info[blob_num][ch].addr_index.cur ];

	im_pro_on_pclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_SEN );	// Dd_Top_Start_Clock
	gIM_PRO_OBT_Buffer_Info[blob_num][ch].data_table[ gIM_PRO_OBT_Buffer_Info[blob_num][ch].addr_index.cur ].R	= IO_PRO.SEN.OBT[blob_num][ch].OBTCORE.OBTDATAR.bit.OBTDATAR;
	gIM_PRO_OBT_Buffer_Info[blob_num][ch].data_table[ gIM_PRO_OBT_Buffer_Info[blob_num][ch].addr_index.cur ].Gr	= IO_PRO.SEN.OBT[blob_num][ch].OBTCORE.OBTDATAGR.bit.OBTDATAGR;
	gIM_PRO_OBT_Buffer_Info[blob_num][ch].data_table[ gIM_PRO_OBT_Buffer_Info[blob_num][ch].addr_index.cur ].Gb	= IO_PRO.SEN.OBT[blob_num][ch].OBTCORE.OBTDATAGB.bit.OBTDATAGB;
	gIM_PRO_OBT_Buffer_Info[blob_num][ch].data_table[ gIM_PRO_OBT_Buffer_Info[blob_num][ch].addr_index.cur ].B	= IO_PRO.SEN.OBT[blob_num][ch].OBTCORE.OBTDATAB.bit.OBTDATAB;
	im_pro_off_pclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_SEN );	// Dd_Top_Stop_Clock

	gIM_PRO_OBT_Buffer_Info[blob_num][ch].addr_index.cur++;
	if (gIM_PRO_OBT_Buffer_Info[blob_num][ch].addr_index.cur > gIM_PRO_OBT_Buffer_Info[blob_num][ch].addr_index.max){
		// Index Reset
		gIM_PRO_OBT_Buffer_Info[blob_num][ch].addr_index.cur = 0;
	}
}

VOID im_pro_comm_update_stat_pwch_index(UINT32 ch)
{
	gIM_PRO_STAT_Buffer_Info[ch].last_addr = gIM_PRO_STAT_Buffer_Info[ch].current_addr;
	gIM_PRO_STAT_Buffer_Info[ch].addr_index.cur++;

	if (gIM_PRO_STAT_Buffer_Info[ch].addr_index.cur > gIM_PRO_STAT_Buffer_Info[ch].addr_index.max){
		// Index Reset
		gIM_PRO_STAT_Buffer_Info[ch].addr_index.cur = 0;
	}
	im_pro_on_pclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_STAT );	// Dd_Top_Start_Clock
	IO_PRO.STAT.PWCH[ch].PWSA.bit.PWSA = gIM_PRO_STAT_Buffer_Info[ch].current_addr = gIM_PRO_STAT_Buffer_Info[ch].addr_table[gIM_PRO_STAT_Buffer_Info[ch].addr_index.cur];
	im_pro_off_pclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_STAT );	// Dd_Top_Stop_Clock
}

VOID im_pro_comm_update_afpb_pwch_index( E_IM_PRO_UNIT_NUM unit_no, UINT32 ch )
{
	gIM_PRO_AFPB_Buffer_Info[unit_no][ch].last_addr = gIM_PRO_AFPB_Buffer_Info[unit_no][ch].current_addr;
	gIM_PRO_AFPB_Buffer_Info[unit_no][ch].addr_index.cur++;

	if (gIM_PRO_AFPB_Buffer_Info[unit_no][ch].addr_index.cur > gIM_PRO_AFPB_Buffer_Info[unit_no][ch].addr_index.max){
		// Index Reset
		gIM_PRO_AFPB_Buffer_Info[unit_no][ch].addr_index.cur = 0;
	}
	im_pro_on_pclk( unit_no, E_IM_PRO_CLK_BLOCK_TYPE_SRO );
	IO_PRO.IMG_PIPE[unit_no].SRO.PWCH[ch].PWSA.bit.PWSA = gIM_PRO_AFPB_Buffer_Info[unit_no][ch].current_addr = gIM_PRO_AFPB_Buffer_Info[unit_no][ch].addr_table[gIM_PRO_AFPB_Buffer_Info[unit_no][ch].addr_index.cur];
	im_pro_off_pclk( unit_no, E_IM_PRO_CLK_BLOCK_TYPE_SRO );
}

VOID im_pro_comm_update_af_result( E_IM_PRO_AF_CH ch )
{
	UCHAR	i;

	im_pro_on_pclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_STAT );
	for (i = E_IM_PRO_AF_WINDOW_MAX; i > 0; i --){
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].last_data_index		= gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index	= gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].data_index.cur;

		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataS_Tbl    [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAS.word;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataGE_Tbl   [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAGE.word;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataL_Tbl    [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAL.word;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataH0_Tbl   [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAH0.word;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataH1_Tbl   [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAH1.word;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataH2_Tbl   [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAH2.word;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataV_Tbl    [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAV.word;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataMAX_Tbl  [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAMAX.bit.AFDATAMAX;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataMIN_Tbl  [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAMIN.bit.AFDATAMIN;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataMAXE_Tbl [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAMAX.bit.AFDATAMAXE;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataMINE_Tbl [gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAMIN.bit.AFDATAMINE;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataMAXH0_Tbl[gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAMH0.word;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataMAXH1_Tbl[gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAMH1.word;
		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].DataMAXH2_Tbl[gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].current_data_index]	= IO_PRO.STAT.AF[ch].AFWIN[ i - 1 ].AFDATAMH2.word;

		gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].data_index.cur++;
		if (gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].data_index.cur > gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].data_index.max){
			// Index Reset
			gIM_PRO_AF_Buffer_Info[ch][ i - 1 ].data_index.cur = 0;
		}
	}
	im_pro_off_pclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_STAT );
}

VOID im_pro_comm_update_hist_result( E_IM_PRO_HIST_CH ch )
{
	gIM_PRO_HIST_Buffer_Info[ch].last_data_index	= gIM_PRO_HIST_Buffer_Info[ch].current_data_index;
	gIM_PRO_HIST_Buffer_Info[ch].current_data_index	= gIM_PRO_HIST_Buffer_Info[ch].data_index.cur;

	im_pro_on_pclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_STAT );
	gIM_PRO_HIST_Buffer_Info[ch].most_frequent_value_r[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ]	= IO_PRO.STAT.HIST[ch].HISTRMODE.bit.HISTRMODE;
	gIM_PRO_HIST_Buffer_Info[ch].most_frequent_value_g[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ]	= IO_PRO.STAT.HIST[ch].HISTGMODE.bit.HISTGMODE;
	gIM_PRO_HIST_Buffer_Info[ch].most_frequent_value_b[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ]	= IO_PRO.STAT.HIST[ch].HISTBMODE.bit.HISTBMODE;
	gIM_PRO_HIST_Buffer_Info[ch].most_frequent_value_y[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ]	= IO_PRO.STAT.HIST[ch].HISTYMODE.bit.HISTYMODE;
	gIM_PRO_HIST_Buffer_Info[ch].sum_r[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ]					= IO_PRO.STAT.HIST[ch].HISTRSUM.bit.HISTRSUM;
	gIM_PRO_HIST_Buffer_Info[ch].sum_g[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ]					= IO_PRO.STAT.HIST[ch].HISTGSUM.bit.HISTGSUM;
	gIM_PRO_HIST_Buffer_Info[ch].sum_b[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ]					= IO_PRO.STAT.HIST[ch].HISTBSUM.bit.HISTBSUM;
	gIM_PRO_HIST_Buffer_Info[ch].sum_y[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ]					= IO_PRO.STAT.HIST[ch].HISTYSUM.bit.HISTYSUM;
	im_pro_off_pclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_STAT );

	im_pro_on_hclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_STAT );
	im_pro_memcpy( (void*)&gIM_PRO_HIST_Buffer_Info[ch].data_r[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ][0], (void*)&IO_PRO_TBL.STAT_TBL.HISTDATA[ch].HISTRDATA.word[0], sizeof( gIM_PRO_HIST_Buffer_Info[ch].data_r[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ] ) );
	im_pro_memcpy( (void*)&gIM_PRO_HIST_Buffer_Info[ch].data_g[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ][0], (void*)&IO_PRO_TBL.STAT_TBL.HISTDATA[ch].HISTGDATA.word[0], sizeof( gIM_PRO_HIST_Buffer_Info[ch].data_g[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ] ) );
	im_pro_memcpy( (void*)&gIM_PRO_HIST_Buffer_Info[ch].data_b[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ][0], (void*)&IO_PRO_TBL.STAT_TBL.HISTDATA[ch].HISTBDATA.word[0], sizeof( gIM_PRO_HIST_Buffer_Info[ch].data_b[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ] ) );
	im_pro_memcpy( (void*)&gIM_PRO_HIST_Buffer_Info[ch].data_y[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ][0], (void*)&IO_PRO_TBL.STAT_TBL.HISTDATA[ch].HISTYDATA.word[0], sizeof( gIM_PRO_HIST_Buffer_Info[ch].data_y[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ] ) );
	im_pro_off_hclk( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_CLK_BLOCK_TYPE_STAT );

	gIM_PRO_HIST_Buffer_Info[ch].data_index.cur++;
	if (gIM_PRO_HIST_Buffer_Info[ch].data_index.cur > gIM_PRO_HIST_Buffer_Info[ch].data_index.max){
		// Index Reset
		gIM_PRO_HIST_Buffer_Info[ch].data_index.cur = 0;
	}
}

VOID im_pro_comm_update_moni_result( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_MONI_CH ch )
{
	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].vd_cnt					= gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIVD.bit.MONIVD;
	gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].hd_cnt					= gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIHD.bit.MONIHD;
	gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].pixel_cnt_in_1frame		= gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIEPF.bit.MONIEPF;
	gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].min_val_h_valid_pixel_cnt	= gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIEPLMIN.bit.MONIEPLMIN;
	gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].max_val_h_valid_pixel_cnt	= gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIEPLMAX.bit.MONIEPLMAX;
	gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].intra_frame_blank_cycle	= gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIBLF.bit.MONIBLF;
	gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].min_val_h_blank_cycle		= gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIBLLMIN.bit.MONIBLLMIN;
	gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].max_val_h_blank_cycle		= gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIBLLMAX.bit.MONIBLLMAX;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
}

VOID im_pro_comm_get_obd_data( UINT32 blob_num, UINT32 ch, T_IM_PRO_RGB4* data )
{
#ifdef CO_PARAM_CHECK
	if( data == NULL ) {
		Ddim_Assertion(("I:im_pro_comm_get_obd_data error. ch:%d data=NULL\n", ch));
		return;
	}
#endif
	Ddim_Print(("I:im_pro_comm_get_obd_data data_addr=0x%08lx\n", (ULONG)gIM_PRO_OBD_Buffer_Info[blob_num][ch].data_addr));
	im_pro_memcpy(data, (void *)gIM_PRO_OBD_Buffer_Info[blob_num][ch].data_addr, sizeof(T_IM_PRO_RGB4));
}

VOID im_pro_comm_get_obd_cnt( UINT32 blob_num, UINT32 ch, T_IM_PRO_RGB4* cnt )
{
#ifdef CO_PARAM_CHECK
	if( cnt == NULL ) {
		Ddim_Assertion(("I:im_pro_comm_get_obd_cnt error. ch:%d cnt=NULL\n", ch));
		return;
	}
#endif
	im_pro_memcpy(cnt, (void *)gIM_PRO_OBD_Buffer_Info[blob_num][ch].cnt_addr, sizeof(T_IM_PRO_RGB4));
}

VOID im_pro_comm_get_obt_data( UINT32 blob_num, UINT32 ch, T_IM_PRO_RGB2* data )
{
#ifdef CO_PARAM_CHECK
	if( data == NULL ) {
		Ddim_Assertion(("I:im_pro_comm_get_obt_data error. ch:%d data=NULL\n", ch));
		return;
	}
#endif
	im_pro_memcpy(data, (void *)gIM_PRO_OBT_Buffer_Info[blob_num][ch].data_addr, sizeof(T_IM_PRO_RGB2));
}

VOID im_pro_comm_get_moni_reg_info( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_MONI_CH ch, const T_IM_PRO_COMMON_MONI_INFO** moni_info )
{
#ifdef CO_PARAM_CHECK
	if( moni_info == NULL ) {
		Ddim_Assertion(("I:im_pro_comm_get_moni_reg_info error. ch:%d moni_info=NULL\n", ch));
		return;
	}
#endif
	*moni_info = &gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch];
}

VOID im_pro_comm_get_obd_block_ch( E_IM_PRO_OBD_CH ch, UCHAR* block_num, UCHAR* ch_num )
{
#ifdef CO_PARAM_CHECK
	if( block_num == NULL ) {
		Ddim_Assertion(("I:im_pro_comm_get_obd_block_ch error. ch:%d block_num=NULL\n", ch));
		return;
	}
	if( ch_num == NULL ) {
		Ddim_Assertion(("I:im_pro_comm_get_obd_block_ch error. ch:%d ch_num=NULL\n", ch));
		return;
	}
#endif
	*block_num	= gIM_SEN_OBD_Ch_Convert_Tbl[ch].block_num;
	*ch_num		= gIM_SEN_OBD_Ch_Convert_Tbl[ch].ch_num;
}

VOID im_pro_comm_get_obt_block_ch( E_IM_PRO_OBT_CH ch, UCHAR* block_num, UCHAR* ch_num )
{
#ifdef CO_PARAM_CHECK
	if( block_num == NULL ) {
		Ddim_Assertion(("I:im_pro_comm_get_obt_block_ch error. ch:%d block_num=NULL\n", ch));
		return;
	}
	if( ch_num == NULL ) {
		Ddim_Assertion(("I:im_pro_comm_get_obt_block_ch error. ch:%d ch_num=NULL\n", ch));
		return;
	}
#endif
	*block_num	= gIM_SEN_OBT_Ch_Convert_Tbl[ch].block_num;
	*ch_num		= gIM_SEN_OBT_Ch_Convert_Tbl[ch].ch_num;
}

VOID im_pro_comm_get_obd_ch( UCHAR block_num, UCHAR ch_num, E_IM_PRO_OBD_CH* ch )
{
#ifdef CO_PARAM_CHECK
	if( block_num >= D_IM_PRO_SEN_SENCORE_NUM ) {
		Ddim_Assertion(("I:im_pro_comm_get_obd_ch error. block_num(%u) > D_IM_PRO_SEN_SENCORE_NUM(%u)\n", block_num, D_IM_PRO_SEN_SENCORE_NUM));
		return ;
	}
	if( ch_num >= D_IM_PRO_SEN_OBD_CH_NUM ) {
		Ddim_Assertion(("I:im_pro_comm_get_obd_ch error. ch_num(%u) > D_IM_PRO_SEN_OBD_CH_NUM(%u)\n", ch_num, D_IM_PRO_SEN_OBD_CH_NUM));
		return;
	}
#endif
	*ch	= gIM_SEN_OBD_Ch_RevConvert_Tbl[block_num][ch_num];
}

VOID im_pro_comm_get_obt_ch( UCHAR block_num, UCHAR ch_num, E_IM_PRO_OBT_CH* ch )
{
#ifdef CO_PARAM_CHECK
	if( block_num >= D_IM_PRO_SEN_SENCORE_NUM ) {
		Ddim_Assertion(("I:im_pro_comm_get_obt_ch error. block_num(%u) > D_IM_PRO_SEN_SENCORE_NUM(%u)\n", block_num, D_IM_PRO_SEN_SENCORE_NUM));
		return;
	}
	if( ch_num >= D_IM_PRO_SEN_OBT_CH_NUM ) {
		Ddim_Assertion(("I:im_pro_comm_get_obt_ch error. ch_num(%u) > D_IM_PRO_SEN_SENCORE_NUM(%u)\n", ch_num, D_IM_PRO_SEN_OBT_CH_NUM));
		return;
	}
#endif
	*ch	= gIM_SEN_OBT_Ch_RevConvert_Tbl[block_num][ch_num];
}

ULONG im_pro_comm_get_stat_cur_data_addr( UINT32 ch )
{
	return gIM_PRO_STAT_Buffer_Info[ch].current_addr;
}

ULONG im_pro_comm_get_stat_last_data_addr( UINT32 ch )
{
	return gIM_PRO_STAT_Buffer_Info[ch].last_addr;
}

ULONG im_pro_comm_get_af_data( E_IM_PRO_AF_CH ch, E_IM_PRO_AF_WINDOW_NO win_no, E_IM_PRO_AF_RESULT_TYPE type, E_IM_PRO_AF_RESULT_DATA_TYPE data_type )
{
	UCHAR index = 0;
	ULONG rer_data = 0;
	if( data_type == E_IM_PRO_AF_RESULT_DATA_TYPE_CURRENT ) {
		index = gIM_PRO_AF_Buffer_Info[ch][win_no].current_data_index;
	}
	else {
		index = gIM_PRO_AF_Buffer_Info[ch][win_no].last_data_index;
	}

	switch( type) {
		case E_IM_PRO_AF_RESULT_TYPE_EVAL_CALC:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataS_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_EVAL_BRIGHT:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataGE_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_EVAL_DARK:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataL_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_HORIZONTAL0:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataH0_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_HORIZONTAL1:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataH1_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_HORIZONTAL2:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataH2_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_VERTICAL:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataV_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_EVALUATED_VALUE_MAX:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataMAX_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_EVALUATED_VALUE_MIN:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataMIN_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_EVALUATION_VALUE_MAX:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataMAXE_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_EVALUATION_VALUE_MIN:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataMINE_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_HORIZONTAL_0_EACH_LINE_MAX:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataMAXH0_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_HORIZONTAL_1_EACH_LINE_MAX:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataMAXH1_Tbl[index];
			break;
		case E_IM_PRO_AF_RESULT_TYPE_HORIZONTAL_2_EACH_LINE_MAX:
			rer_data = gIM_PRO_AF_Buffer_Info[ch][win_no].DataMAXH2_Tbl[index];
			break;
		default:
			break;
	}

	return rer_data;
}

VOID im_pro_comm_get_hist_result( E_IM_PRO_HIST_CH ch, T_IM_PRO_HIST_DATA* hist_data )
{
#ifdef CO_PARAM_CHECK
	if( hist_data == NULL ) {
		Ddim_Assertion(("I:im_pro_comm_get_hist_result error. ch:%d hist_data=NULL\n", ch));
		return;
	}
#endif
	hist_data->most_frequent_value[0]	= gIM_PRO_HIST_Buffer_Info[ch].most_frequent_value_r[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ];
	hist_data->most_frequent_value[1]	= gIM_PRO_HIST_Buffer_Info[ch].most_frequent_value_g[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ];
	hist_data->most_frequent_value[2]	= gIM_PRO_HIST_Buffer_Info[ch].most_frequent_value_b[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ];
	hist_data->most_frequent_value[3]	= gIM_PRO_HIST_Buffer_Info[ch].most_frequent_value_y[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ];
	hist_data->accumulation_value[0]	= gIM_PRO_HIST_Buffer_Info[ch].sum_r[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ];
	hist_data->accumulation_value[1]	= gIM_PRO_HIST_Buffer_Info[ch].sum_g[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ];
	hist_data->accumulation_value[2]	= gIM_PRO_HIST_Buffer_Info[ch].sum_b[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ];
	hist_data->accumulation_value[3]	= gIM_PRO_HIST_Buffer_Info[ch].sum_y[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ];
}

VOID im_pro_comm_get_hist_ram( E_IM_PRO_HIST_CH ch, T_IM_PRO_HIST_RAM_DATA* hist_ram_data )
{
#ifdef CO_PARAM_CHECK
	if( hist_ram_data == NULL ) {
		Ddim_Assertion(("I:im_pro_comm_get_hist_ram error. ch:%d hist_ram_data=NULL\n", ch));
		return;
	}
#endif
	im_pro_memcpy( hist_ram_data->r, (void*)&gIM_PRO_HIST_Buffer_Info[ch].data_r[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ][0], sizeof( hist_ram_data->r ) );
	im_pro_memcpy( hist_ram_data->g, (void*)&gIM_PRO_HIST_Buffer_Info[ch].data_g[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ][0], sizeof( hist_ram_data->g ) );
	im_pro_memcpy( hist_ram_data->b, (void*)&gIM_PRO_HIST_Buffer_Info[ch].data_b[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ][0], sizeof( hist_ram_data->b ) );
	im_pro_memcpy( hist_ram_data->y, (void*)&gIM_PRO_HIST_Buffer_Info[ch].data_y[ gIM_PRO_HIST_Buffer_Info[ch].current_data_index ][0], sizeof( hist_ram_data->y ) );
}

BOOL im_pro_check_val_range(ULONG min, ULONG max, ULONG val, char* func_name )
{
	if( ( val < min ) || ( val > max )) {
		Ddim_Assertion(("I:%s. value range error!! limit value:%lu-%lu (%lu)\n",func_name, min, max ,val ));
		return FALSE;
	}
	else {
		return TRUE;
	}
}

/**
Start P2M
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.<br>
				 value range:[0 - 5]<br>
@retval		D_DDIM_OK					: Processing OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Processing NG
@retval		D_IM_PRO_MACRO_BUSY_NG		: PWCH not running NG
*/
INT32 Im_PRO_P2M_Start( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_P2M_CH ch )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Start. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	for( UCHAR loopcnt = 0; loopcnt < D_IM_PRO_COMMON_P2M_PRE_STARTED_STATUS_MAX; loopcnt++ ) {
		if(gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].pre_started_status[loopcnt] != D_IM_PRO_COMMON_STATUS_NONE) {
			if (im_pro_common_get_start_status(gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].pre_started_status[loopcnt], 0) == FALSE){
				Ddim_Print(("I:Im_PRO_P2M_Start. macro not stopped error. Pre-Stopped Macro status:(%u) \n", gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].pre_started_status[loopcnt]));
				return D_IM_PRO_MACRO_BUSY_NG;
			}
		}
	}

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MTRG.bit.P2MTRG = D_IM_PRO_TRG_START;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_start_status( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}

/**
Stop P2M
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.<br>
				 value range:[0 - 5]<br>
@param[in]	force : force stop option
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
@retval		D_IM_PRO_MACRO_BUSY_NG		: PWCH not stopped NG
*/
INT32 Im_PRO_P2M_Stop( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_P2M_CH ch, UCHAR force )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Stop. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	if (force == 0){
		gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MTRG.bit.P2MTRG = D_IM_PRO_TRG_FRAME_STOP;	// frame stop
	}
	else{
		for( UCHAR loopcnt = 0; loopcnt < D_IM_PRO_COMMON_P2M_PRE_STARTED_STATUS_MAX; loopcnt++ ) {
			if(gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].pre_started_status[loopcnt] != D_IM_PRO_COMMON_STATUS_NONE) {
				if (im_pro_common_get_start_status(gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].pre_started_status[loopcnt], 0) == TRUE){
					Ddim_Print(("I:Im_PRO_P2M_Stop. macro not stopped error. Pre-Stopped Macro status:(%u) \n", gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].pre_started_status[loopcnt]));
					return D_IM_PRO_MACRO_BUSY_NG;
				}
			}
		}
		gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MTRG.bit.P2MTRG = D_IM_PRO_TRG_FORCE_STOP;	// force stop
	}
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_stop_status( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}

/**
The control parameter of P2M compensation is set.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.<br>
				 value range:[0 - 5]<br>
@param[in]	p2m_ctrl	:	P2M Control information
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_P2M_Ctrl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_P2M_CH ch, T_IM_PRO_P2M_CTRL* p2m_ctrl )
{
#ifdef CO_PARAM_CHECK
	if( p2m_ctrl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Ctrl error. p2m_ctrl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Ctrl. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( im_pro_check_val_range( D_IM_PRO_P2M_PBSFT_MIN, D_IM_PRO_P2M_PBSFT_MAX, p2m_ctrl->shift_bit, "Im_PRO_P2M_Ctrl : shift_bit" ) == FALSE ) {
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( im_pro_check_val_range( D_IM_PRO_P2M_PTRMV_MIN, D_IM_PRO_P2M_PTRMV_MAX, p2m_ctrl->start_y, "Im_PRO_P2M_Ctrl : start_y" ) == FALSE ) {
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( im_pro_check_val_range( D_IM_PRO_P2M_PTRMH_MIN, D_IM_PRO_P2M_PTRMH_MAX, p2m_ctrl->start_x, "Im_PRO_P2M_Ctrl : start_x" ) == FALSE ) {
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MCTL.bit.PKNEMD			= p2m_ctrl->knee_enable;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MCTL.bit.PLPF			= p2m_ctrl->lpf_mode;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MCTL.bit.P2MTYP			= p2m_ctrl->rec_mode;
	im_pro_set_reg_signed( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MOFS, union io_p2mofs, P2MOFS, p2m_ctrl->shift_value );
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PBSFT.bit.PBSFT			= p2m_ctrl->shift_bit;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PCLPH.bit.PCLPH			= p2m_ctrl->clip_value;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PTRMV.bit.PTRMV			= p2m_ctrl->start_y;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PTRMH.bit.PTRMH			= p2m_ctrl->start_x;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PTRMVW.bit.PTRMVW			= p2m_ctrl->height;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PTRMHW.bit.PTRMHW			= p2m_ctrl->width;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PTRMXVCYC.bit.PTRMXVCYC	= p2m_ctrl->vertical_thin;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PTRMXHCYC.bit.PTRMXHCYC	= p2m_ctrl->horizon_thin;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PTRMXVEN.bit.PTRMXVEN		= p2m_ctrl->sample_line;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PTRMXHEN.bit.PTRMXHEN		= p2m_ctrl->sample_width;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MMIR.bit.P2MMIR			= p2m_ctrl->enable_mirror;
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2M2PMD.bit.P2M2PMD		= p2m_ctrl->input_mode;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
A setup of enable access to the built-in RAM of P2N.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.<br>
				 value range:[0 - 5]<br>
@param[in]	paen_trg : RAM access control<br>
				 value range :[0:Access inhibit  1:Permissions]<br>
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_P2M_Set_PAEN( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_P2M_CH ch, UCHAR paen_trg )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Set_PAEN. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( ( paen_trg == 0 ) && ( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MTRG.bit.P2MTRG != D_IM_PRO_TRG_STATUS_STOPPED ) ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Set_PAEN. macro has not stopped error.\n"));
		return D_IM_PRO_MACRO_BUSY_NG;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MPAEN.bit.PAEN = paen_trg;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
The LUT Table parameter of P2M compensation is set.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.<br>
				 value range:[0 - 5]<br>
@param[in]	p2m_tbl	:	P2M LUT Table information
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_P2M_Set_Table( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_P2M_CH ch, T_IM_PRO_P2M_TABLE* p2m_tbl )
{
#ifdef CO_PARAM_CHECK
	if( p2m_tbl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Set_Table. error. m2p_tbl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Set_PAEN. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].kntbl_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Set_Table. error. unit:%d block:%d ch:%d kntbl_ptr=NULL\n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MPAEN.bit.PAEN != 1 ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Set_Table. built-in RAM access disabled error. P2MPAEN == 0.\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->P2MTRG.bit.P2MTRG != D_IM_PRO_TRG_STATUS_STOPPED ) {
		Ddim_Assertion(("I:Im_PRO_P2M_Set_Table. macro has not stopped error.\n"));
		return D_IM_PRO_MACRO_BUSY_NG;
	}
#endif
	im_pro_on_hclk( unit_no, im_pro_convert_clk_type( block_type ) );
	im_pro_memcpy( (void*)gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].kntbl_ptr->hword, p2m_tbl->pp2m_tbl, ( p2m_tbl->size * sizeof(USHORT) ) );
	im_pro_off_hclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
Get the top address of the address array of P2M knee table.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.
@param[out]	addr					: Top address of the address array of P2M knee table.
@retval		D_DDIM_OK				: success.
@retval		D_IM_B2R_PARAM_ERROR	: parameter error.
*/
INT32 Im_PRO_Get_RdmaAddr_P2M_Knee_Tbl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_P2M_CH ch, const T_IM_PRO_RDMA_P2M_KNEE_TBL_ADDR** addr )
{
#ifdef CO_PARAM_CHECK
	if( addr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_Get_RdmaAddr_P2M_Knee_Tbl. error. addr=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	*addr = &gIM_PRO_P2M_Knee_Reg_Ptr_Tbl[unit_no][block_type][ch];

	return D_DDIM_OK;
}

/**
PWch macro start
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	pwch		: PWch channel
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PWch_Start( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Start. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWCHTRG.bit.PWCHTRG	= D_IM_PRO_TRG_START;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_start_status( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}

/**
PWch macro stop
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	pwch		: PWch channel
@param[in]	force : force stop option
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PWch_Stop( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch, UCHAR force )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Stop. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	if (force == 0){
		gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWCHTRG.bit.PWCHTRG = D_IM_PRO_TRG_FRAME_STOP;	// stop
	}
	else{
		gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWCHTRG.bit.PWCHTRG = D_IM_PRO_TRG_FORCE_STOP;	// force stop
	}
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_stop_status( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}

/**
PWch Control information
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	pwch	   : PWch channel
@param[in]	pw_ctrl : PWch macro control information See @ref T_IM_PRO_PWCH_CTRL
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PWch_Ctrl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch, T_IM_PRO_PWCH_CTRL* pw_ctrl )
{
#ifdef CO_PARAM_CHECK
	if( pw_ctrl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Ctrl. error. pw_ctrl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Ctrl. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWS.bit.PWS			= pw_ctrl->trans_to;
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWCHCTL.bit.PWBMD	= E_IM_PRO_PWCH_BURST_512BYTE;
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWCHCTL.bit.PWLV		= pw_ctrl->req_threshold;
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWCHCTL.bit.PWMW		= pw_ctrl->write_mask;
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWDW.bit.PWDW		= pw_ctrl->burst_align_size;
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWVFM.bit.PWVFM		= pw_ctrl->output_format;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
PWch Control information set AXI bus I/F Control
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	pwch	   : PWch channel
@param[in]	axi_ctrl : AXI control setting.
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PWch_Ctrl_Axi( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch, T_IM_PRO_AXI_CTRL* axi_ctrl )
{
#ifdef CO_PARAM_CHECK
	if( axi_ctrl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Ctrl_Axi. error. axi_ctrl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Ctrl_Axi. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if ( axi_ctrl->cache_type > D_IM_PRO_PWCH_AWCACHE_MAX ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Ctrl_Axi. error. PWch cache type value over (%d)\n", axi_ctrl->cache_type));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if ( axi_ctrl->protect_type > D_IM_PRO_PWCH_AWPROT_MAX ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Ctrl_Axi. error. PWch protect type value over (%d)\n", axi_ctrl->protect_type));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWAXCTL.bit.AWCACHE	= axi_ctrl->cache_type;
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWAXCTL.bit.AWPROT	= axi_ctrl->protect_type;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
Bayer data storing place address setup
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	pwch_info	:	PWch Bayer storing management information
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PWch_Set_Buf_Addr( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch, T_IM_PRO_PWCH_INFO* pwch_info )
{
	UINT32 buff;

#ifdef CO_PARAM_CHECK
	if( pwch_info == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Set_Buf_Addr. error. pwch_info=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Set_Buf_Addr. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if ( (pwch_info->buffer_num < D_IM_PRO_PWCH_BUFFER_MIN) ||
	    	  (pwch_info->buffer_num > D_IM_PRO_PWCH_BUFFER_MAX)){
		Ddim_Assertion(("I:Im_PRO_PWch_Set_Buf_Addr. buffer over\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	if( block_type == E_IM_PRO_BLOCK_TYPE_STAT ) {
		gIM_PRO_STAT_Buffer_Info[ch].addr_index.max = (UCHAR)pwch_info->buffer_num - 1;
		gIM_PRO_STAT_Buffer_Info[ch].addr_index.cur = 0;
		for (buff = 0; buff < D_IM_PRO_PWCH_BUFFER_MAX; buff ++){
			/* copy to bayer top address */
			if (buff < pwch_info->buffer_num){
				gIM_PRO_STAT_Buffer_Info[ch].addr_table[buff] = pwch_info->buff_addr[buff];
			}
			else{
				gIM_PRO_STAT_Buffer_Info[ch].addr_table[buff] = 0;
			}
		}
		gIM_PRO_STAT_Buffer_Info[ch].current_addr = pwch_info->buff_addr[0];
	}
	else {
		gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_index.max = (UCHAR)pwch_info->buffer_num - 1;
		gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_index.cur = 0;
		for (buff = 0; buff < D_IM_PRO_PWCH_BUFFER_MAX; buff ++){
			/* copy to bayer top address */
			if (buff < pwch_info->buffer_num){
				gIM_PRO_PWchAddrMng[unit_no][block_type][ch].top_addr[buff] = pwch_info->buff_addr[buff];
			}
			else{
				gIM_PRO_PWchAddrMng[unit_no][block_type][ch].top_addr[buff] = 0;
			}
		}

		// AFPB buffer
		if( ( (block_type == E_IM_PRO_BLOCK_TYPE_SRO) && ( ( ch >= E_IM_PRO_PWCH_2 ) && ( ch <= E_IM_PRO_PWCH_5 ) ) ) ) {
			gIM_PRO_AFPB_Buffer_Info[unit_no][ch].current_addr = pwch_info->buff_addr[0];
		}
	}

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWSA.bit.PWSA = pwch_info->buff_addr[0];
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
Get Bayer Data
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch				PWch channel<br>
				 			value range:[0 - 7]<br>
@retval		ULONG Bayer Data Storing Area Address
*/
ULONG Im_PRO_PWch_Get_Buf_Data( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Get_Buf_Data. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif
	return gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_last_addr;
}

/**
PRO PWch Bayer Buffer Index Update
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	pwch		PWch channel
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
//#pragma inline Im_PRO_PWch_Update_Bayer_Index
INT32 Im_PRO_PWch_Update_Buf_Index( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Update_Buf_Index. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	// SDRAM 1Frame Set Completion Address
	gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_last_addr = gIM_PRO_PWchAddrMng[unit_no][block_type][ch].top_addr[gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_index.cur];

	// RAM Area Index Check
	if (gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_index.max > 0){
		if (gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_index.cur < gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_index.max){
			// Bayer Address Table Index Update
			gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_index.cur++;
		}
		else{
			gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_index.cur = 0;
		}
	}
	else{
		return D_DDIM_OK;
	}

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	// Next Field Storing Address Set
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWSA.bit.PWSA	= gIM_PRO_PWchAddrMng[unit_no][block_type][ch].top_addr[gIM_PRO_PWchAddrMng[unit_no][block_type][ch].buff_index.cur];
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
Bayer data storing place address setup
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	pwch		:	PWch channel
@param[in]	line_feed	:	Line feed information. 8byte boundary,<br>
													but as the alignment processing is performed in 32byte unit, it is recommended to set this value to a multiple of 32byte.<br>
													To perform the alignment processing properly when this value is set to a value which is not a multiple of 32byte,<br>
													write with mask must be enabled.(@ref Im_PRO_PWch_Ctrl() argument of @ref E_IM_PRO_PWCH_WRITE_MASK.)
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PWch_Set_LineFeed( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch, ULONG line_feed )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Set_LineFeed. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PWLSIZE.bit.PWLSIZE = line_feed;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
Gets AXI response data
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	pwch			: PWch number
@param[out]	axi_response	: AXI response data
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PWch_Get_AXI_Response( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PWCH ch, UCHAR* axi_response )
{
#ifdef CO_PARAM_CHECK
	if( axi_response == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PWch_Get_AXI_Response. error. axi_response=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	*axi_response = gIM_PRO_PWch_AXI_Response[unit_no][block_type][ch];
	return D_DDIM_OK;
}

/**
Start LNR information
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_LNR_Start( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_LNR_CH ch )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_LNR_Start. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif
	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRTRG.bit.LNRTRG = D_IM_PRO_TRG_START;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_start_status( gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}

/**
Stop LNR information
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.
@param[in]	force : force stop option
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_LNR_Stop( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_LNR_CH ch, UCHAR force )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_LNR_Stop. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	if (force == 0){
		gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRTRG.bit.LNRTRG = D_IM_PRO_TRG_FRAME_STOP;		// stop
	}
	else{
		gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRTRG.bit.LNRTRG = D_IM_PRO_TRG_FORCE_STOP;		// force stop
	}
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_stop_status( gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}

/**
Set LNR information
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.
@param[in]	lnr_ctrl	: LNR Information.
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_LNR_Ctrl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_LNR_CH ch, T_IM_PRO_LNR_CTRL* lnr_ctrl )
{
#ifdef CO_PARAM_CHECK
	if( lnr_ctrl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_LNR_Ctrl. error. lnr_ctrl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_LNR_Stop. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBR.LNRBR1.bit.LNRBR_1			= lnr_ctrl->lnr_br[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBR.LNRBR1.bit.LNRBR_2			= lnr_ctrl->lnr_br[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBR.LNRBR2.bit.LNRBR_3			= lnr_ctrl->lnr_br[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBR.LNRBR2.bit.LNRBR_4			= lnr_ctrl->lnr_br[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBR.LNRBR3.bit.LNRBR_5			= lnr_ctrl->lnr_br[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBR.LNRBR3.bit.LNRBR_6			= lnr_ctrl->lnr_br[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBR.LNRBR4.bit.LNRBR_7			= lnr_ctrl->lnr_br[6];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCR.LNRINCR1.bit.LNRINCR_0	= lnr_ctrl->lnr_incr[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCR.LNRINCR1.bit.LNRINCR_1	= lnr_ctrl->lnr_incr[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCR.LNRINCR2.bit.LNRINCR_2	= lnr_ctrl->lnr_incr[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCR.LNRINCR2.bit.LNRINCR_3	= lnr_ctrl->lnr_incr[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCR.LNRINCR3.bit.LNRINCR_4	= lnr_ctrl->lnr_incr[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCR.LNRINCR3.bit.LNRINCR_5	= lnr_ctrl->lnr_incr[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCR.LNRINCR4.bit.LNRINCR_6	= lnr_ctrl->lnr_incr[6];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCR.LNRINCR4.bit.LNRINCR_7	= lnr_ctrl->lnr_incr[7];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSR.LNROFSR1.bit.LNROFSR_0	= lnr_ctrl->lnr_ofsr[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSR.LNROFSR1.bit.LNROFSR_1	= lnr_ctrl->lnr_ofsr[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSR.LNROFSR2.bit.LNROFSR_2	= lnr_ctrl->lnr_ofsr[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSR.LNROFSR2.bit.LNROFSR_3	= lnr_ctrl->lnr_ofsr[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSR.LNROFSR3.bit.LNROFSR_4	= lnr_ctrl->lnr_ofsr[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSR.LNROFSR3.bit.LNROFSR_5	= lnr_ctrl->lnr_ofsr[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSR.LNROFSR4.bit.LNROFSR_6	= lnr_ctrl->lnr_ofsr[6];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSR.LNROFSR4.bit.LNROFSR_7	= lnr_ctrl->lnr_ofsr[7];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGR.LNRBGR1.bit.LNRBGR_1		= lnr_ctrl->lnr_bgr[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGR.LNRBGR1.bit.LNRBGR_2		= lnr_ctrl->lnr_bgr[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGR.LNRBGR2.bit.LNRBGR_3		= lnr_ctrl->lnr_bgr[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGR.LNRBGR2.bit.LNRBGR_4		= lnr_ctrl->lnr_bgr[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGR.LNRBGR3.bit.LNRBGR_5		= lnr_ctrl->lnr_bgr[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGR.LNRBGR3.bit.LNRBGR_6		= lnr_ctrl->lnr_bgr[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGR.LNRBGR4.bit.LNRBGR_7		= lnr_ctrl->lnr_bgr[6];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGR.LNRINCGR1.bit.LNRINCGR_0	= lnr_ctrl->lnr_incgr[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGR.LNRINCGR1.bit.LNRINCGR_1	= lnr_ctrl->lnr_incgr[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGR.LNRINCGR2.bit.LNRINCGR_2	= lnr_ctrl->lnr_incgr[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGR.LNRINCGR2.bit.LNRINCGR_3	= lnr_ctrl->lnr_incgr[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGR.LNRINCGR3.bit.LNRINCGR_4	= lnr_ctrl->lnr_incgr[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGR.LNRINCGR3.bit.LNRINCGR_5	= lnr_ctrl->lnr_incgr[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGR.LNRINCGR4.bit.LNRINCGR_6	= lnr_ctrl->lnr_incgr[6];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGR.LNRINCGR4.bit.LNRINCGR_7	= lnr_ctrl->lnr_incgr[7];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGR.LNROFSGR1.bit.LNROFSGR_0	= lnr_ctrl->lnr_ofsgr[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGR.LNROFSGR1.bit.LNROFSGR_1	= lnr_ctrl->lnr_ofsgr[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGR.LNROFSGR2.bit.LNROFSGR_2	= lnr_ctrl->lnr_ofsgr[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGR.LNROFSGR2.bit.LNROFSGR_3	= lnr_ctrl->lnr_ofsgr[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGR.LNROFSGR3.bit.LNROFSGR_4	= lnr_ctrl->lnr_ofsgr[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGR.LNROFSGR3.bit.LNROFSGR_5	= lnr_ctrl->lnr_ofsgr[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGR.LNROFSGR4.bit.LNROFSGR_6	= lnr_ctrl->lnr_ofsgr[6];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGR.LNROFSGR4.bit.LNROFSGR_7	= lnr_ctrl->lnr_ofsgr[7];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGB.LNRBGB1.bit.LNRBGB_1		= lnr_ctrl->lnr_bgb[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGB.LNRBGB1.bit.LNRBGB_2		= lnr_ctrl->lnr_bgb[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGB.LNRBGB2.bit.LNRBGB_3		= lnr_ctrl->lnr_bgb[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGB.LNRBGB2.bit.LNRBGB_4		= lnr_ctrl->lnr_bgb[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGB.LNRBGB3.bit.LNRBGB_5		= lnr_ctrl->lnr_bgb[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGB.LNRBGB3.bit.LNRBGB_6		= lnr_ctrl->lnr_bgb[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBGB.LNRBGB4.bit.LNRBGB_7		= lnr_ctrl->lnr_bgb[6];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGB.LNRINCGB1.bit.LNRINCGB_0	= lnr_ctrl->lnr_incgb[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGB.LNRINCGB1.bit.LNRINCGB_1	= lnr_ctrl->lnr_incgb[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGB.LNRINCGB2.bit.LNRINCGB_2	= lnr_ctrl->lnr_incgb[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGB.LNRINCGB2.bit.LNRINCGB_3	= lnr_ctrl->lnr_incgb[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGB.LNRINCGB3.bit.LNRINCGB_4	= lnr_ctrl->lnr_incgb[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGB.LNRINCGB3.bit.LNRINCGB_5	= lnr_ctrl->lnr_incgb[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGB.LNRINCGB4.bit.LNRINCGB_6	= lnr_ctrl->lnr_incgb[6];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCGB.LNRINCGB4.bit.LNRINCGB_7	= lnr_ctrl->lnr_incgb[7];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGB.LNROFSGB1.bit.LNROFSGB_0	= lnr_ctrl->lnr_ofsgb[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGB.LNROFSGB1.bit.LNROFSGB_1	= lnr_ctrl->lnr_ofsgb[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGB.LNROFSGB2.bit.LNROFSGB_2	= lnr_ctrl->lnr_ofsgb[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGB.LNROFSGB2.bit.LNROFSGB_3	= lnr_ctrl->lnr_ofsgb[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGB.LNROFSGB3.bit.LNROFSGB_4	= lnr_ctrl->lnr_ofsgb[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGB.LNROFSGB3.bit.LNROFSGB_5	= lnr_ctrl->lnr_ofsgb[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGB.LNROFSGB4.bit.LNROFSGB_6	= lnr_ctrl->lnr_ofsgb[6];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSGB.LNROFSGB4.bit.LNROFSGB_7	= lnr_ctrl->lnr_ofsgb[7];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBB.LNRBB1.bit.LNRBB_1			= lnr_ctrl->lnr_bb[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBB.LNRBB1.bit.LNRBB_2			= lnr_ctrl->lnr_bb[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBB.LNRBB2.bit.LNRBB_3			= lnr_ctrl->lnr_bb[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBB.LNRBB2.bit.LNRBB_4			= lnr_ctrl->lnr_bb[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBB.LNRBB3.bit.LNRBB_5			= lnr_ctrl->lnr_bb[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBB.LNRBB3.bit.LNRBB_6			= lnr_ctrl->lnr_bb[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRBB.LNRBB4.bit.LNRBB_7			= lnr_ctrl->lnr_bb[6];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCB.LNRINCB1.bit.LNRINCB_0	= lnr_ctrl->lnr_incb[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCB.LNRINCB1.bit.LNRINCB_1	= lnr_ctrl->lnr_incb[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCB.LNRINCB2.bit.LNRINCB_2	= lnr_ctrl->lnr_incb[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCB.LNRINCB2.bit.LNRINCB_3	= lnr_ctrl->lnr_incb[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCB.LNRINCB3.bit.LNRINCB_4	= lnr_ctrl->lnr_incb[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCB.LNRINCB3.bit.LNRINCB_5	= lnr_ctrl->lnr_incb[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCB.LNRINCB4.bit.LNRINCB_6	= lnr_ctrl->lnr_incb[6];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNRINCB.LNRINCB4.bit.LNRINCB_7	= lnr_ctrl->lnr_incb[7];

	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSB.LNROFSB1.bit.LNROFSB_0	= lnr_ctrl->lnr_ofsb[0];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSB.LNROFSB1.bit.LNROFSB_1	= lnr_ctrl->lnr_ofsb[1];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSB.LNROFSB2.bit.LNROFSB_2	= lnr_ctrl->lnr_ofsb[2];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSB.LNROFSB2.bit.LNROFSB_3	= lnr_ctrl->lnr_ofsb[3];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSB.LNROFSB3.bit.LNROFSB_4	= lnr_ctrl->lnr_ofsb[4];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSB.LNROFSB3.bit.LNROFSB_5	= lnr_ctrl->lnr_ofsb[5];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSB.LNROFSB4.bit.LNROFSB_6	= lnr_ctrl->lnr_ofsb[6];
	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->LNROFSB.LNROFSB4.bit.LNROFSB_7	= lnr_ctrl->lnr_ofsb[7];
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
Get the top address of the address array of LNR control.
@param[in]		unit_no : Unit number.
@param[in]		block_type	 : PRO block type
@param[out]		addr					: Top address of the address array of LNR control.
@retval			D_DDIM_OK				: success.
@retval			D_IM_B2R_PARAM_ERROR	: parameter error.
*/
INT32 Im_PRO_Get_RdmaAddr_LNR_Cntl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_LNR_CH ch, const T_IM_PRO_RDMA_LNR_ADDR** addr )
{
#ifdef CO_PARAM_CHECK
	if( addr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_Get_RdmaAddr_LNR_Cntl. error. addr=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	*addr = &(gIM_PRO_LNR_Addr[unit_no][block_type][ch]);

	return D_DDIM_OK;
}

/**
Start PGain
@param[in]	unit_no : Unit number.
@param[in]	select		: select PGAIN 0/1/2.
@retval		D_DDIM_OK					: Macro Start OK
@retval		D_IM_PRO_MACRO_BUSY_NG		: MAcro has not stopped NG
*/
INT32 Im_PRO_PGAIN_Start( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PGAIN_SELECT select )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PGAIN_Start. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, select));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->PGAINTRG.bit.PGAINTRG = D_IM_PRO_TRG_START;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_start_status( gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].status, 0 );

	return D_DDIM_OK;
}

/**
Stop PGain
@param[in]	unit_no : Unit number.
@param[in]	select		: select PGAIN 0/1/2.
@param[in]	force : force stop option
@retval		D_DDIM_OK					: Macro Stop OK
@retval		D_IM_PRO_NG					: Macro Stop NG
*/
INT32 Im_PRO_PGAIN_Stop( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PGAIN_SELECT select, UCHAR force )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PGAIN_Stop. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, select));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	if (force == 0){
		gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->PGAINTRG.bit.PGAINTRG = D_IM_PRO_TRG_FRAME_STOP;	// frame stop
	}
	else{
		gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->PGAINTRG.bit.PGAINTRG = D_IM_PRO_TRG_FORCE_STOP;	// force stop
	}
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_stop_status( gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].status, 0 );

	return D_DDIM_OK;
}

/**
Set PGain
@param[in]	unit_no : Unit number.
@param[in]	select		: select PGAIN 0/1/2.
@param[in]	pgain_ctrl : Pgain param<br>
						value range :R[0 - 8191(5-bit integer part,8-bit fractional part)]<br>
						target registor :@@PGAINR<br>
						value range :Gr[0 - 8191(5-bit integer part,8-bit fractional part)]<br>
						target registor :@@PGAINGR<br>
						value range :Gb[0 - 8191(5-bit integer part,8-bit fractional part)]<br>
						target registor :@@PGAINGB<br>
						value range :B[0 - 8191(5-bit integer part,8-bit fractional part)]<br>
						target registor :@@PGAINB
						value range :R_offset[-4096 - +4095(12-bit signed)]<br>
						target registor :@@POFSR<br>
						value range :Gr_offset[-4096 - +4095(12-bit signed)]<br>
						target registor :@@POFSGR<br>
						value range :Gb_offset[-4096 - +4095(12-bit signed)]<br>
						target registor :@@POFSGB<br>
						value range :B_offset[-4096 - +4095(12-bit signed)]<br>
						target registor :@@POFSB
						
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PGAIN_Ctrl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PGAIN_SELECT select, T_IM_PRO_PGAIN_CTRL* pgain_ctrl )
{
#ifdef CO_PARAM_CHECK
	if( pgain_ctrl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PGAIN_Ctrl. error. pgain_ctrl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PGAIN_Ctrl. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, select));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->PGAINR.bit.PGAINR	= pgain_ctrl->R;
	gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->PGAINGR.bit.PGAINGR	= pgain_ctrl->Gr;
	gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->PGAINGB.bit.PGAINGB	= pgain_ctrl->Gb;
	gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->PGAINB.bit.PGAINB	= pgain_ctrl->B;
	im_pro_set_reg_signed( gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->POFSR, union io_pofsr, POFSR, pgain_ctrl->R_offset );
	im_pro_set_reg_signed( gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->POFSGR, union io_pofsgr, POFSGR, pgain_ctrl->Gr_offset );
	im_pro_set_reg_signed( gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->POFSGB, union io_pofsgb, POFSGB, pgain_ctrl->Gb_offset );
	im_pro_set_reg_signed( gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->POFSB, union io_pofsb, POFSB, pgain_ctrl->B_offset );
	gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][select].reg_ptr->PGAINDP.bit.PGAINDP	= pgain_ctrl->decimal_point_position;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
Get the top address of the address array of PGAIN control.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	select		: select PGAIN 0/1/2.
@param[out]		addr					: Top address of the address array of PGAIN control.
@retval			D_DDIM_OK				: success.
@retval			D_IM_B2R_PARAM_ERROR	: parameter error.
*/
INT32 Im_PRO_Get_RdmaAddr_PGAIN_Cntl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PGAIN_SELECT select, const T_IM_PRO_RDMA_PGAIN_ADDR** addr )
{
#ifdef CO_PARAM_CHECK
	if( addr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_Get_RdmaAddr_PGAIN_Cntl. error. addr=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	*addr = &(gIM_PRO_PGAIN_Addr[unit_no][block_type][select]);

	return D_DDIM_OK;
}

/**
Start optical zero level shift.
@param[in]	unit_no : Unit number.
@param[in]	ch : Channel No.
@retval		D_DDIM_OK					: Macro Start OK
@retval		D_IM_PRO_MACRO_BUSY_NG		: MAcro has not stopped NG
*/
INT32 Im_PRO_PZSFT_Start( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_PZSFT_CH ch )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PZSFT_Start. invalid ch parameters. unit:%d ch:%d \n", unit_no, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no,  im_pro_convert_clk_type(im_pro_convert_pzsft_type( ch )) );
	gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][ch].reg_ptr->PZSFTTRG.bit.PZSFTTRG = D_IM_PRO_TRG_START;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type(im_pro_convert_pzsft_type( ch )) );

	im_pro_common_set_start_status( gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][ch].status, 0 );

	return D_DDIM_OK;
}

/**
Stop optical zero level shift.
@param[in]	unit_no : Unit number.
@param[in]	ch : Channel No.
@param[in]	force : force stop option
@retval		D_DDIM_OK					: Macro Stop OK
@retval		D_IM_PRO_NG					: Macro Stop NG
*/
INT32 Im_PRO_PZSFT_Stop( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_PZSFT_CH ch, UCHAR force )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PZSFT_Stop. invalid ch parameters. unit:%d ch:%d \n", unit_no, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type(im_pro_convert_pzsft_type( ch )) );
	if (force == 0){
		gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][ch].reg_ptr->PZSFTTRG.bit.PZSFTTRG = D_IM_PRO_TRG_FRAME_STOP;	// frame stop
	}
	else{
		gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][ch].reg_ptr->PZSFTTRG.bit.PZSFTTRG = D_IM_PRO_TRG_FORCE_STOP;	// force stop
	}
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type(im_pro_convert_pzsft_type( ch )) );

	im_pro_common_set_stop_status( gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][ch].status, 0 );

	return D_DDIM_OK;
}

/**
Set optical zero level shift
@param[in]	unit_no : Unit number.
@param[in]	ch : Channel No.
@param[in]	pzsft_ctrl : Level Shift offset value
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PZSFT_Ctrl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_PZSFT_CH ch, T_IM_PRO_PZSFT_CTRL* pzsft_ctrl )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PZSFT_Ctrl. invalid ch parameters. unit:%d ch:%d \n", unit_no, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type(im_pro_convert_pzsft_type( ch )) );
	im_pro_set_reg_signed( gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][ch].reg_ptr->PZOFST, union io_pzofst, PZOFST, pzsft_ctrl->offset_shift );
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type(im_pro_convert_pzsft_type( ch )) );

	return D_DDIM_OK;
}

/**
Get the top address of the address array of PZSFT control.
@param[in]		unit_no : Unit number.
@param[in]		ch : Channel No
@param[out]		addr					: Top address of the address array of PZSFT control.
@retval			D_DDIM_OK				: success.
@retval			D_IM_B2R_PARAM_ERROR	: parameter error.
*/
INT32 Im_PRO_Get_RdmaAddr_PZSFT_Cntl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_PZSFT_CH ch, const T_IM_PRO_RDMA_PZSFT_ADDR** addr )
{
#ifdef CO_PARAM_CHECK
	if( addr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_Get_RdmaAddr_PZSFT_Cntl. error. addr=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	*addr = &(gIM_PRO_PZSFT_Addr[unit_no][ch]);

	return D_DDIM_OK;
}

/**
PG macro start.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@retval		D_DDIM_OK				: Setting OK
@retval		D_IM_PRO_MACRO_BUSY_NG	: PRCH/M2P not running NG
*/
INT32 Im_PRO_PG_Start( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PG_Start. invalid ch parameters. unit:%d block:%d \n", unit_no, block_type));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	for( UCHAR loopcnt = 0; loopcnt < D_IM_PRO_COMMON_PG_PRE_STARTED_STATUS_MAX; loopcnt++ ) {
		if(gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].pre_started_status[loopcnt] != D_IM_PRO_COMMON_STATUS_NONE) {
			if (im_pro_common_get_start_status(gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].pre_started_status[loopcnt], 0) == FALSE){
				Ddim_Print(("I:Im_PRO_PG_Start. macro not running error. Pre-Started Macro status:(%u) \n", gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].pre_started_status[loopcnt]));
				return D_IM_PRO_MACRO_BUSY_NG;
			}
		}
	}

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr->PGTRG.bit.PGTRG = D_IM_PRO_TRG_START;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_start_status( gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].status, 0 );

	return D_DDIM_OK;
}

/**
PG macro stop.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@retval		D_DDIM_OK				: Setting OK
@retval		D_IM_PRO_MACRO_BUSY_NG	: PRCH/M2P not stopped NG
*/
INT32 Im_PRO_PG_Stop( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PG_Stop. invalid ch parameters. unit:%d block:%d \n", unit_no, block_type));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	for( UCHAR loopcnt = 0; loopcnt < D_IM_PRO_COMMON_PG_PRE_STARTED_STATUS_MAX; loopcnt++ ) {
		if(gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].pre_started_status[loopcnt] != D_IM_PRO_COMMON_STATUS_NONE) {
			if (im_pro_common_get_start_status(gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].pre_started_status[loopcnt], 0) != FALSE){
				Ddim_Print(("I:Im_PRO_PG_Stop. macro not stopped error. Pre-Stopped Macro status:(%u) \n", gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].pre_started_status[loopcnt]));
				return D_IM_PRO_MACRO_BUSY_NG;
			}
		}
	}

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr->PGTRG.bit.PGTRG = D_IM_PRO_TRG_FRAME_STOP;	// frame stop
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_stop_status( gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].status, 0 );

	return D_DDIM_OK;
}

/**
PG macro control parameter is set. 
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	pg_ctrl : PG control information
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PG_Ctrl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, T_IM_PRO_PG_CTRL* pg_ctrl)
{
#ifdef CO_PARAM_CHECK
	if( pg_ctrl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PG_Ctrl. error. pg_ctrl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PG_Ctrl. invalid ch parameters. unit:%d block:%d \n", unit_no, block_type));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( im_pro_check_val_range( D_IM_PRO_PG_PGHW_MIN, D_IM_PRO_PG_PGHW_MAX, pg_ctrl->input_img_width, "Im_PRO_PG_Ctrl : input_img_width" ) == FALSE ) {
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( im_pro_check_val_range( D_IM_PRO_PG_PGVW_MIN, D_IM_PRO_PG_PGVW_MAX, pg_ctrl->input_img_lines, "Im_PRO_PG_Ctrl : input_img_lines" ) == FALSE ) {
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( im_pro_check_val_range( D_IM_PRO_PG_PGVBLNK_MIN, D_IM_PRO_PG_PGVBLNK_MAX, pg_ctrl->vertical_blanking, "Im_PRO_PG_Ctrl : vertical_blanking" ) == FALSE ) {
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( im_pro_check_val_range( D_IM_PRO_PG_PGHBLNK_MIN, D_IM_PRO_PG_PGHBLNK_MAX, pg_ctrl->horizontal_blanking, "Im_PRO_PG_Ctrl : horizontal_blanking" ) == FALSE ) {
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( im_pro_check_val_range( D_IM_PRO_PG_PGVHBLNK_MIN, D_IM_PRO_PG_PGVHBLNK_MAX, pg_ctrl->start_blanking, "Im_PRO_PG_Ctrl : start_blanking" ) == FALSE ) {
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr->PGCTL.bit.PGMD				= pg_ctrl->mode;
	gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr->PGVW.bit.PGVW				= pg_ctrl->input_img_lines;
	gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr->PGHW.bit.PGHW				= pg_ctrl->input_img_width;
	gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr->PGVBLNK.bit.PGVBLNK		= pg_ctrl->vertical_blanking;
	gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr->PGHBLNK.bit.PGHBLNK		= pg_ctrl->horizontal_blanking;
	gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr->PGVDHDBLNK.bit.PGVHBLNK	= pg_ctrl->start_blanking;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
MONI macro start.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.
*/
INT32 Im_PRO_MONI_Start( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_MONI_CH ch )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_MONI_Start. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONITRG.bit.MONITRG	= D_IM_PRO_TRG_START;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_start_status( gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}

/**
Stop MONI information
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.
@param[in]	force : force stop option
*/
INT32 Im_PRO_MONI_Stop( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_MONI_CH ch, UCHAR force )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_MONI_Stop. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	if (force == 0){
		gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONITRG.bit.MONITRG = D_IM_PRO_TRG_FRAME_STOP;	// frame stop
	}
	else{
		gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONITRG.bit.MONITRG = D_IM_PRO_TRG_FORCE_STOP;	// force stop
	}
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_stop_status( gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}

/**
MONI macro control parameter is set. 
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.
@param[in]	moni_ctrl : MONI control information
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_MONI_Ctrl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_MONI_CH ch, T_IM_PRO_MONI_CTRL* moni_ctrl )
{
#ifdef CO_PARAM_CHECK
	if( moni_ctrl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_MONI_Ctrl. error. moni_ctrl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_MONI_Ctrl. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONICTL.bit.MONIMD				= moni_ctrl->monitor_mode;
	gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIHDEXP.bit.MONIHDEXP			= moni_ctrl->hd_cnt_expect_val;
	gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIEPFEXP.bit.MONIEPFEXP		= moni_ctrl->valid_pixel_expect_cnt_in_1frame;
	gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIBLLMINEXP.bit.MONIBLLMINEXP	= moni_ctrl->lower_limit_except_h_blank;
	gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIBLLMAXEXP.bit.MONIBLLMAXEXP	= moni_ctrl->upper_limit_except_h_blank;
	gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIADHD.bit.MONIADHD			= moni_ctrl->additional_hd_cnt;
	gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->MONIADHW.bit.MONIADHW			= moni_ctrl->additional_hd_gap_cnt;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
Get monitoring result of MONI macro.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.
@param[out]	moni_result : Monitoring result of MONI macro.
@retval		D_DDIM_OK					: Getting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Getting NG
*/
INT32 Im_PRO_MONI_Get_Monitor_Count( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_MONI_CH ch, T_IM_PRO_MONI_RESULT* moni_result )
{
#ifdef CO_PARAM_CHECK
	if( moni_result == NULL ) {
		Ddim_Assertion(("I:Im_PRO_MONI_Get_Monitor_Count. error. moni_result=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_MONI_Get_Monitor_Count. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	moni_result->vd_cnt						= gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].vd_cnt;
	moni_result->hd_cnt						= gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].hd_cnt;
	moni_result->pixel_cnt_in_1frame		= gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].pixel_cnt_in_1frame;
	moni_result->min_val_h_valid_pixel_cnt	= gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].min_val_h_valid_pixel_cnt;
	moni_result->max_val_h_valid_pixel_cnt	= gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].max_val_h_valid_pixel_cnt;
	moni_result->intra_frame_blank_cycle	= gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].intra_frame_blank_cycle;
	moni_result->min_val_h_blank_cycle		= gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].min_val_h_blank_cycle;
	moni_result->max_val_h_blank_cycle		= gIM_PRO_MONI_Buffer_Info[unit_no][block_type][ch].max_val_h_blank_cycle;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
M2P macro start.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : M2P channel<br>
	 			 value range:[0 - 4]<br>
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
@retval		D_IM_PRO_MACRO_BUSY_NG		: PRCH not running NG
*/
INT32 Im_PRO_M2P_Start( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_M2P_CH ch )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_M2P_Start. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	for( UCHAR loopcnt = 0; loopcnt < D_IM_PRO_COMMON_M2P_PRE_STARTED_STATUS_MAX; loopcnt++ ) {
		if(gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].pre_started_status[loopcnt] != D_IM_PRO_COMMON_STATUS_NONE) {
			if (im_pro_common_get_start_status(gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].pre_started_status[loopcnt], 0) == FALSE){
				Ddim_Print(("I:Im_PRO_M2P_Start. macro not stopped error. Pre-Stopped Macro status:(%u) \n", gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].pre_started_status[loopcnt]));
				return D_IM_PRO_MACRO_BUSY_NG;
			}
		}
	}

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PTRG.bit.M2PTRG = D_IM_PRO_TRG_START;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_start_status( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}

/**
M2P macro stop.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : M2P channel<br>
	 			 value range:[0 - 4]<br>
@param[in]	force : force stop option
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
@retval		D_IM_PRO_MACRO_BUSY_NG		: PRCH not stopped NG
*/
INT32 Im_PRO_M2P_Stop( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_M2P_CH ch, UCHAR force )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_M2P_Start. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	if (force == 0){
		gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PTRG.bit.M2PTRG	= D_IM_PRO_TRG_FRAME_STOP;		// stop
	}
	else{
		gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PTRG.bit.M2PTRG	= D_IM_PRO_TRG_FORCE_STOP;		// force stop
	}
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_stop_status( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}

/**
The control parameter of M2P is set.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : M2P channel<br>
	 			 value range:[0 - 4]<br>
@param[in]	m2p_ctrl : M2P control information
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_M2P_Ctrl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_M2P_CH ch, T_IM_PRO_M2P_CTRL* m2p_ctrl )
{
#ifdef CO_PARAM_CHECK
	if( m2p_ctrl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_M2P_Ctrl. error. m2p_ctrl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_M2P_Start. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( im_pro_check_val_range( D_IM_PRO_M2P_M2PBT_MIN, D_IM_PRO_M2P_M2PBT_MAX, m2p_ctrl->valid_bit_count, "Im_PRO_M2P_Ctrl : valid_bit_count" ) == FALSE ) {
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	else if( im_pro_check_val_range( E_IM_PRO_M2P_DEKNEE_DIS, ( E_IM_PRO_M2P_DEKNEE_MAX - 1 ), m2p_ctrl->deknee_enable, "Im_PRO_M2P_Ctrl : deknee_enable" ) == FALSE ) {
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PCTL.bit.M2PTYP		= m2p_ctrl->data_type;
	if( ( ( block_type == E_IM_PRO_BLOCK_TYPE_SRO ) && ( ( ch == E_IM_PRO_M2P_2 ) || ( ch == E_IM_PRO_M2P_3 ) || ( ch == E_IM_PRO_M2P_8 ) || ( ch == E_IM_PRO_M2P_9 ) ) ) ||
		( ( block_type == E_IM_PRO_BLOCK_TYPE_B2B ) && ( ( ch == E_IM_PRO_M2P_2 ) || ( ch == E_IM_PRO_M2P_3 ) ) ) ) {
		// In the M2P Light macro configuration case, always disable deknee.
		gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PCTL.bit.MDKNMD		= E_IM_PRO_M2P_DEKNEE_DIS;
	}
	else {
		gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PCTL.bit.MDKNMD		= m2p_ctrl->deknee_enable;
	}
	gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PBSFT.bit.M2PBSFT	= m2p_ctrl->shift_bit;
	gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PBSFT.bit.M2PBMD	= m2p_ctrl->shift_sat;
	gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PBSFT.bit.M2PBLR	= m2p_ctrl->bit_shift;
	gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PBSFT.bit.M2PBT		= m2p_ctrl->valid_bit_count;
	im_pro_set_reg_signed( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2POFS, union io_m2pofs, M2POFS, m2p_ctrl->shift_value );
	im_pro_set_reg_signed( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PCLIP, union io_m2pclip, M2PCLIPLW, m2p_ctrl->lower_limit_clip_value );
	gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PCLIP.bit.M2PCLIPHI	= m2p_ctrl->upper_limit_clip_value;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
A setup of enable access to the built-in RAM of M2P.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.<br>
	 			 value range:[0 - 4]<br>
@param[in]	paen_trg : RAM access control<br>
				 value range :[0:Access inhibit  1:Permissions]<br>
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_M2P_Set_PAEN( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_M2P_CH ch, UCHAR paen_trg )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_M2P_Start. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( ( paen_trg == 0 ) && ( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PTRG.bit.M2PTRG != D_IM_PRO_TRG_STATUS_STOPPED ) ) {
		Ddim_Assertion(("I:Im_PRO_M2P_Start. macro has not stopped error.\n"));
		return D_IM_PRO_MACRO_BUSY_NG;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PPAEN.bit.MPPAEN = paen_trg;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
The DEKNEE Table parameter of M2P compensation is set.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.<br>
	 			 value range:[0 - 4]<br>
@param[in]	m2p_tbl	:	M2P DEKNEE Table information
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_M2P_Set_Table( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_M2P_CH ch, T_IM_PRO_M2P_TABLE* m2p_tbl )
{
#ifdef CO_PARAM_CHECK
	if( m2p_tbl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_M2P_Set_Table. error. m2p_tbl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].dkntbl_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_M2P_Set_Table. error. unit:%d block:%d ch:%d dkntbl_ptr=NULL\n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PPAEN.bit.MPPAEN != 1 ) {
		Ddim_Assertion(("I:Im_PRO_M2P_Set_Table. built-in RAM access disabled error. MPPAEN == 0.\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->M2PTRG.bit.M2PTRG != D_IM_PRO_TRG_STATUS_STOPPED ) {
		Ddim_Assertion(("I:Im_PRO_M2P_Set_Table. macro has not stopped error.\n"));
		return D_IM_PRO_MACRO_BUSY_NG;
	}
#endif

	im_pro_on_hclk( unit_no, im_pro_convert_clk_type( block_type ) );
	im_pro_memcpy( (void*)gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].dkntbl_ptr->hword, m2p_tbl->pm2p_tbl, ( m2p_tbl->size * sizeof(SHORT) ) );
	im_pro_off_hclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
Get the top address of the address array of P2M knee table.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	ch : Channel No.
@param[out]	addr					: Top address of the address array of M2P deknee table.
@retval		D_DDIM_OK				: success.
@retval		D_IM_B2R_PARAM_ERROR	: parameter error.
*/
INT32 Im_PRO_Get_RdmaAddr_M2P_Deknee_Tbl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_P2M_CH ch, const T_IM_PRO_RDMA_M2P_DEKNEE_TBL_ADDR** addr )
{
#ifdef CO_PARAM_CHECK
	if( addr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_Get_RdmaAddr_M2P_Deknee_Tbl. error. addr=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	*addr = &gIM_PRO_M2P_Deknee_Reg_Ptr_Tbl[unit_no][block_type][ch];

	return D_DDIM_OK;
}

/**
PRch macro start.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	prch : PRch channel
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PRch_Start( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PRCH ch )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Start. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRCHTRG.bit.PRCHTRG = D_IM_PRO_TRG_START;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_start_status( gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}


/**
PRch macro stop.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	prch : PRch channel
@param[in]	force : force stop option
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PRch_Stop( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PRCH ch, UCHAR force )
{
#ifdef CO_PARAM_CHECK
	if( gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Stop. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	if (force == 0){
		gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRCHTRG.bit.PRCHTRG = D_IM_PRO_TRG_FRAME_STOP;	// stop
	}
	else{
		gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRCHTRG.bit.PRCHTRG = D_IM_PRO_TRG_FORCE_STOP;	// force stop
	}
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	im_pro_common_set_stop_status( gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].status, 0 );

	return D_DDIM_OK;
}


/**
PRch macro  set AXI bus I/F Control
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	prch : PRch channel
@param[in]	pr_ctrl : PRch control information
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PRch_Ctrl( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PRCH ch, T_IM_PRO_PRCH_CTRL* pr_ctrl )
{
#ifdef CO_PARAM_CHECK
	if( pr_ctrl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Ctrl. error. pr_ctrl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Ctrl. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRCHCTL.bit.PRBMD	= pr_ctrl->trans_mode;
	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRCHCTL.bit.PRLV		= pr_ctrl->req_threshold;
	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRCHRS.bit.PRS		= pr_ctrl->trans_to;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}


/**
The control parameter of PRch is set.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	prch : PRch channel
@param[in]	axi_ctrl : AXI control setting.
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PRch_Ctrl_Axi( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PRCH ch, T_IM_PRO_AXI_CTRL* axi_ctrl )
{
#ifdef CO_PARAM_CHECK
	if( axi_ctrl == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Ctrl_Axi. error. axi_ctrl=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Ctrl_Axi. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if ( axi_ctrl->cache_type > D_IM_PRO_PRCH_ARCACHE_MAX ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Ctrl_Axi. error. PWch cache type value over (%d)\n", axi_ctrl->cache_type));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if ( axi_ctrl->protect_type > D_IM_PRO_PRCH_ARPROT_MAX ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Ctrl_Axi. error. PWch protect type value over (%d)\n", axi_ctrl->protect_type));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRAXCTL.bit.ARCACHE	= axi_ctrl->cache_type;
	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRAXCTL.bit.ARPROT	= axi_ctrl->protect_type;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}



/**
The transmission start address of PRch is set up.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	prch : PRch channel
@param[in]	pr_addr : PRch trans addr
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PRch_Set_Addr( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PRCH ch, ULONG pr_addr )
{
#ifdef CO_PARAM_CHECK
	if( pr_addr == 0 ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Set_Addr. error. pr_addr=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Set_Addr. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRSA.bit.PRSA	= pr_addr;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}


/**
The pixel size inputted into PRch is set up.
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	prch : PRch channel
@param[in]	pr_area : PRch Area information
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PRch_Set_Area( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PRCH ch, T_IM_PRO_PRCH_AREA* pr_area )
{
#ifdef CO_PARAM_CHECK
	if( pr_area == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Set_Area. error. pr_area=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Set_Area. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRLSIZE.bit.PRLSIZE	= pr_area->global_width;
	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRHSIZE.bit.PRHSIZE	= pr_area->width;
	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr->PRVSIZE.bit.PRVSIZE	= pr_area->height;
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );

	return D_DDIM_OK;
}

/**
Get AXI response for PRch
@param[in]	unit_no : Unit number.
@param[in]	block_type	 : PRO block type
@param[in]	prch : PRch channel
@param[in]	axi_response : AXI response value
@retval		D_DDIM_OK					: Setting OK
@retval		D_IM_PRO_INPUT_PARAM_ERROR	: Setting NG
*/
INT32 Im_PRO_PRch_Get_AXI_Response( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type, E_IM_PRO_PRCH ch, UCHAR* axi_response )
{
#ifdef CO_PARAM_CHECK
	if( axi_response == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Get_AXI_Response. error. axi_response=NULL\n"));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
	if( gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == NULL ) {
		Ddim_Assertion(("I:Im_PRO_PRch_Get_AXI_Response. invalid ch parameters. unit:%d block:%d ch:%d \n", unit_no, block_type, ch));
		return D_IM_PRO_INPUT_PARAM_ERROR;
	}
#endif

	*axi_response = gIM_PRO_PRch_AXI_Response[unit_no][block_type][ch];

	return D_DDIM_OK;
}

VOID Im_PRO_On_Pclk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type )
{
	im_pro_on_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
}

VOID Im_PRO_On_Hclk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type )
{
	im_pro_on_hclk( unit_no, im_pro_convert_clk_type( block_type ) );
}

VOID Im_PRO_Off_Pclk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type )
{
	im_pro_off_pclk( unit_no, im_pro_convert_clk_type( block_type ) );
}

VOID Im_PRO_Off_Hclk( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type )
{
	im_pro_off_hclk( unit_no, im_pro_convert_clk_type( block_type ) );
}

VOID Im_PRO_Get_Current_Clk_Hz( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_CLK_BLOCK_TYPE block_type, UINT32* macro_clk_hz )
{
	UINT32 cpu_clk_hz = 0;	// dummy

	im_pro_get_current_clk_hz( unit_no, block_type, &cpu_clk_hz, macro_clk_hz );
}

#ifdef CO_PRO_DEBUG_PRINT_FUNC
VOID Im_PRO_Print_ClockStatus( VOID )
{
#ifdef CO_ACT_PRO_CLOCK
	Ddim_Print(( ">>>>PRO CoreClock Unit1 Status\n" ));
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr != NULL ){
		Ddim_Print(( "SEN :reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_ctrl_cnt ));
	}
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr != NULL ){
		Ddim_Print(( "SRO :reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_ctrl_cnt ));
	}
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr != NULL ){
		Ddim_Print(( "SRO2:reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_ctrl_cnt ));
	}
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr != NULL ){
		Ddim_Print(( "B2B :reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_ctrl_cnt ));
	}
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr != NULL ){
		Ddim_Print(( "STAT:reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_ctrl_cnt ));
	}
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr != NULL ){
		Ddim_Print(( "PAS :reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_ctrl_cnt ));
	}
	Ddim_Print(( ">>>>PRO CoreClock Unit2 Status\n" ));
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr != NULL ){
		Ddim_Print(( "SEN :reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_ctrl_cnt ));
	}
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr != NULL ){
		Ddim_Print(( "SRO :reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_ctrl_cnt ));
	}
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr != NULL ){
		Ddim_Print(( "SRO2:reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_ctrl_cnt ));
	}
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr != NULL ){
		Ddim_Print(( "B2B :reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_ctrl_cnt ));
	}
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr != NULL ){
		Ddim_Print(( "STAT:reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_ctrl_cnt ));
	}
	if( gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr != NULL ){
		Ddim_Print(( "PAS :reg %lu status %u\n",	(*(ULONG*)gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr & gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_bit),
													*gIM_Drive_Clk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_ctrl_cnt ));
	}
#endif	// CO_ACT_PRO_CLOCK

#ifdef CO_ACT_PRO_PCLOCK
	Ddim_Print(( ">>>>PRO APB BusClock Unit1 Status\n" ));
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr != NULL ){
		Ddim_Print(( "SEN :reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_ctrl_cnt ));
	}
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr != NULL ){
		Ddim_Print(( "SRO :reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_ctrl_cnt ));
	}
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr != NULL ){
		Ddim_Print(( "SRO2:reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_ctrl_cnt ));
	}
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr != NULL ){
		Ddim_Print(( "B2B :reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_ctrl_cnt ));
	}
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr != NULL ){
		Ddim_Print(( "STAT:reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_ctrl_cnt ));
	}
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr != NULL ){
		Ddim_Print(( "PAS :reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_ctrl_cnt ));
	}
	Ddim_Print(( ">>>>PRO APB BusClock Unit2 Status\n" ));
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr != NULL ){
		Ddim_Print(( "SEN :reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_ctrl_cnt ));
	}
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr != NULL ){
		Ddim_Print(( "SRO :reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_ctrl_cnt ));
	}
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr != NULL ){
		Ddim_Print(( "SRO2:reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_ctrl_cnt ));
	}
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr != NULL ){
		Ddim_Print(( "B2B :reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_ctrl_cnt ));
	}
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr != NULL ){
		Ddim_Print(( "STAT:reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_ctrl_cnt ));
	}
	if( gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr != NULL ){
		Ddim_Print(( "PAS :reg %lu status %u\n",	(*(ULONG*)gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr & gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_bit),
													*gIM_Pclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_ctrl_cnt ));
	}
#endif	// CO_ACT_PRO_PCLOCK

#ifdef CO_ACT_PRO_HCLOCK
	Ddim_Print(( ">>>>PRO AHB BusClock Unit1 Status\n" ));
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr != NULL ){
		Ddim_Print(( "SEN :reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_ctrl_cnt ));
	}
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr != NULL ){
		Ddim_Print(( "SRO :reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_ctrl_cnt ));
	}
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr != NULL ){
		Ddim_Print(( "SRO2:reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_ctrl_cnt ));
	}
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr != NULL ){
		Ddim_Print(( "B2B :reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_ctrl_cnt ));
	}
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr != NULL ){
		Ddim_Print(( "STAT:reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_ctrl_cnt ));
	}
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr != NULL ){
		Ddim_Print(( "PAS :reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_ctrl_cnt ));
	}
	Ddim_Print(( ">>>>PRO AHB BusClock Unit2 Status\n" ));
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr != NULL ){
		Ddim_Print(( "SEN :reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_ctrl_cnt ));
	}
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr != NULL ){
		Ddim_Print(( "SRO :reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_ctrl_cnt ));
	}
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr != NULL ){
		Ddim_Print(( "SRO2:reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_ctrl_cnt ));
	}
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr != NULL ){
		Ddim_Print(( "B2B :reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_ctrl_cnt ));
	}
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr != NULL ){
		Ddim_Print(( "STAT:reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_ctrl_cnt ));
	}
	if( gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr != NULL ){
		Ddim_Print(( "PAS :reg %lu status %u\n",	(*(ULONG*)gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr & gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_bit),
													*gIM_Hclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_ctrl_cnt ));
	}
#endif	// CO_ACT_PRO_HCLOCK

#ifdef CO_ACT_PRO_ICLOCK
	Ddim_Print(( ">>>>PRO AXI BusClock Unit1 Status\n" ));
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr != NULL ){
		Ddim_Print(( "SEN :reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_ctrl_cnt ));
	}
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr != NULL ){
		Ddim_Print(( "SRO :reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_ctrl_cnt ));
	}
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr != NULL ){
		Ddim_Print(( "SRO2:reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_ctrl_cnt ));
	}
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr != NULL ){
		Ddim_Print(( "B2B :reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_ctrl_cnt ));
	}
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr != NULL ){
		Ddim_Print(( "STAT:reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_ctrl_cnt ));
	}
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr != NULL ){
		Ddim_Print(( "PAS :reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_1][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_ctrl_cnt ));
	}
	Ddim_Print(( ">>>>PRO AXI BusClock Unit2 Status\n" ));
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr != NULL ){
		Ddim_Print(( "SEN :reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SEN].reg_ctrl_cnt ));
	}
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr != NULL ){
		Ddim_Print(( "SRO :reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO].reg_ctrl_cnt ));
	}
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr != NULL ){
		Ddim_Print(( "SRO2:reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_SRO2].reg_ctrl_cnt ));
	}
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr != NULL ){
		Ddim_Print(( "B2B :reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_B2B].reg_ctrl_cnt ));
	}
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr != NULL ){
		Ddim_Print(( "STAT:reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_STAT].reg_ctrl_cnt ));
	}
	if( gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr != NULL ){
		Ddim_Print(( "PAS :reg %lu status %u\n",	(*(ULONG*)gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_addr & gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_bit),
													*gIM_Xclk_Info[E_IM_PRO_UNIT_NUM_2][E_IM_PRO_CLK_BLOCK_TYPE_PAS].reg_ctrl_cnt ));
	}
#endif	// CO_ACT_PRO_ICLOCK
}

UINT32 im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM unit_no, E_IM_PRO_BLOCK_TYPE block_type )
{
	UINT32 abs_block_top_reg_addr = 0;

	switch( block_type ) {
		case E_IM_PRO_BLOCK_TYPE_SEN:
			abs_block_top_reg_addr = (UINT32)&IO_PRO.SEN;
			break;

		case E_IM_PRO_BLOCK_TYPE_SRO:
			abs_block_top_reg_addr = (UINT32)&IO_PRO.IMG_PIPE[unit_no].SRO;
			break;

		case E_IM_PRO_BLOCK_TYPE_B2B:
			abs_block_top_reg_addr = (UINT32)&IO_PRO.IMG_PIPE[unit_no].B2B;
			break;

		case E_IM_PRO_BLOCK_TYPE_STAT:
			abs_block_top_reg_addr = (UINT32)&IO_PRO.STAT;
			break;

		case E_IM_PRO_BLOCK_TYPE_PAS:
			abs_block_top_reg_addr = (UINT32)&IO_PRO.PAS;
			break;

		default:
			abs_block_top_reg_addr = 0;
			break;
	}

	return abs_block_top_reg_addr;
}

VOID im_pro_management_info_print( VOID )
{
	E_IM_PRO_UNIT_NUM unit_no;
	E_IM_PRO_BLOCK_TYPE block_type;
	UCHAR ch = 0;
	ULONG reg_addr = 0;

	Ddim_Print(( ">>>>PRO driver Clock Management Information\n"));
#ifdef CO_ACT_PRO_CLOCK
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT; unit_no++ ) {
		for( ch = E_IM_PRO_CLK_BLOCK_TYPE_SEN; ch < E_IM_PRO_CLK_BLOCK_TYPE_MAX; ch++ ) {
			Ddim_Print(( "gIM_Drive_Clk_Info unit_no:%u clk_block_type:%u reg_addr(0x%08lx) reg_bit(%u) reg_ctrl_cnt(0x%08lx)\n",
																																unit_no,
																																ch,
																																(ULONG)gIM_Drive_Clk_Info[unit_no][ch].reg_addr,
																																gIM_Drive_Clk_Info[unit_no][ch].reg_bit,
																																(ULONG)gIM_Drive_Clk_Info[unit_no][ch].reg_ctrl_cnt
			));
		}
	}
#endif	// CO_ACT_PRO_CLOCK

#ifdef CO_ACT_PRO_PCLOCK
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT; unit_no++ ) {
		for( ch = E_IM_PRO_CLK_BLOCK_TYPE_SEN; ch < E_IM_PRO_CLK_BLOCK_TYPE_MAX; ch++ ) {
			Ddim_Print(( "gIM_Pclk_Info unit_no:%u clk_block_type:%u reg_addr(0x%08lx) reg_bit(%u) reg_ctrl_cnt(0x%08lx)\n",
																																unit_no,
																																ch,
																																(ULONG)gIM_Pclk_Info[unit_no][ch].reg_addr,
																																gIM_Pclk_Info[unit_no][ch].reg_bit,
																																(ULONG)gIM_Pclk_Info[unit_no][ch].reg_ctrl_cnt
			));
		}
	}
#endif	// CO_ACT_PRO_PCLOCK

#ifdef CO_ACT_PRO_HCLOCK
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT; unit_no++ ) {
		for( ch = E_IM_PRO_CLK_BLOCK_TYPE_SEN; ch < E_IM_PRO_CLK_BLOCK_TYPE_MAX; ch++ ) {
			Ddim_Print(( "gIM_Hclk_Info unit_no:%u clk_block_type:%u reg_addr(0x%08lx) reg_bit(%u) reg_ctrl_cnt(0x%08lx)\n",
																																unit_no,
																																ch,
																																(ULONG)gIM_Hclk_Info[unit_no][ch].reg_addr,
																																gIM_Hclk_Info[unit_no][ch].reg_bit,
																																(ULONG)gIM_Hclk_Info[unit_no][ch].reg_ctrl_cnt
			));
		}
	}
#endif	// CO_ACT_PRO_HCLOCK

#ifdef CO_ACT_PRO_ICLOCK
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT; unit_no++ ) {
		for( ch = E_IM_PRO_CLK_BLOCK_TYPE_SEN; ch < E_IM_PRO_CLK_BLOCK_TYPE_MAX; ch++ ) {
			Ddim_Print(( "gIM_Xclk_Info unit_no:%u clk_block_type:%u reg_addr(0x%08lx) reg_bit(%u) reg_ctrl_cnt(0x%08lx)\n",
																																unit_no,
																																ch,
																																(ULONG)gIM_Xclk_Info[unit_no][ch].reg_addr,
																																gIM_Xclk_Info[unit_no][ch].reg_bit,
																																(ULONG)gIM_Xclk_Info[unit_no][ch].reg_ctrl_cnt
			));
		}
	}
#endif	// CO_ACT_PRO_ICLOCK

	Ddim_Print(( ">>>>PRO driver each block Register TOP address Information\n"));
	Ddim_Print(( "SEN  unit_no:%u REL_reg_addr(0x%08x) ABS_reg_addr(0x%08x) \n",	E_IM_PRO_UNIT_NUM_1,
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_BLOCK_TYPE_SEN ) - (UINT32)&IO_PRO,
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_BLOCK_TYPE_SEN )));

	Ddim_Print(( "SRO  unit_no:%u REL_reg_addr(0x%08x) ABS_reg_addr(0x%08x) \n",	E_IM_PRO_UNIT_NUM_1,
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_BLOCK_TYPE_SRO ) - (UINT32)&IO_PRO.IMG_PIPE[E_IM_PRO_UNIT_NUM_1],
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_BLOCK_TYPE_SRO )));

	Ddim_Print(( "B2B  unit_no:%u REL_reg_addr(0x%08x) ABS_reg_addr(0x%08x) \n",	E_IM_PRO_UNIT_NUM_1,
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_BLOCK_TYPE_B2B ) - (UINT32)&IO_PRO.IMG_PIPE[E_IM_PRO_UNIT_NUM_1],
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_BLOCK_TYPE_B2B )));

	Ddim_Print(( "SRO  unit_no:%u REL_reg_addr(0x%08x) ABS_reg_addr(0x%08x) \n",	E_IM_PRO_UNIT_NUM_2,
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_2, E_IM_PRO_BLOCK_TYPE_SRO ) - (UINT32)&IO_PRO.IMG_PIPE[E_IM_PRO_UNIT_NUM_2],
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_2, E_IM_PRO_BLOCK_TYPE_SRO )));

	Ddim_Print(( "B2B  unit_no:%u REL_reg_addr(0x%08x) ABS_reg_addr(0x%08x) \n",	E_IM_PRO_UNIT_NUM_2,
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_2, E_IM_PRO_BLOCK_TYPE_B2B ) - (UINT32)&IO_PRO.IMG_PIPE[E_IM_PRO_UNIT_NUM_2],
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_2, E_IM_PRO_BLOCK_TYPE_B2B )));

	Ddim_Print(( "SRO  unit_no:%u REL_reg_addr(0x%08x) ABS_reg_addr(0x%08x) \n",	E_IM_PRO_BOTH_UNIT,
																				im_pro_get_block_top_addr( E_IM_PRO_BOTH_UNIT, E_IM_PRO_BLOCK_TYPE_SRO ) - (UINT32)&IO_PRO.IMG_PIPE[E_IM_PRO_BOTH_UNIT],
																				im_pro_get_block_top_addr( E_IM_PRO_BOTH_UNIT, E_IM_PRO_BLOCK_TYPE_SRO )));

	Ddim_Print(( "B2B  unit_no:%u REL_reg_addr(0x%08x) ABS_reg_addr(0x%08x) \n",	E_IM_PRO_BOTH_UNIT,
																				im_pro_get_block_top_addr( E_IM_PRO_BOTH_UNIT, E_IM_PRO_BLOCK_TYPE_B2B ) - (UINT32)&IO_PRO.IMG_PIPE[E_IM_PRO_BOTH_UNIT],
																				im_pro_get_block_top_addr( E_IM_PRO_BOTH_UNIT, E_IM_PRO_BLOCK_TYPE_B2B )));

	Ddim_Print(( "STAT unit_no:%u REL_reg_addr(0x%08x) ABS_reg_addr(0x%08x) \n",	E_IM_PRO_UNIT_NUM_1,
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_BLOCK_TYPE_STAT ) - (UINT32)IO_PRO.dmy_28800000_2885FFFF,
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_BLOCK_TYPE_STAT )));

	Ddim_Print(( "PAS  unit_no:%u REL_reg_addr(0x%08x) ABS_reg_addr(0x%08x) \n",	E_IM_PRO_UNIT_NUM_1,
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_BLOCK_TYPE_PAS ) - (UINT32)IO_PRO.dmy_28800000_2885FFFF,
																				im_pro_get_block_top_addr( E_IM_PRO_UNIT_NUM_1, E_IM_PRO_BLOCK_TYPE_PAS )));

	Ddim_Print(( ">>>>PRO driver P2M Register address Management Information\n"));
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT + 1; unit_no++ ) {
		for( block_type = E_IM_PRO_BLOCK_TYPE_SEN; block_type < E_IM_PRO_BLOCK_TYPE_MAX; block_type++ ) {
			for( ch = 0; ch < E_IM_PRO_P2M_MAX; ch++ ) {
				if( gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == 0 ) {
				}
				else {
					reg_addr = (ULONG)gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr - im_pro_get_block_top_addr( unit_no, block_type );
					Ddim_Print(( "gIM_PRO_P2M_Reg_Ptr_Tbl unit_no:%u block_type:%u ch:%u REL_reg_addr(0x%08lx) ABS_reg_addr(0x%08lx) kntbl_ptr(0x%08lx) status(%u)\n",
																																	unit_no,
																																	block_type,
																																	ch,
																																	(ULONG)reg_addr,
																																	(ULONG)gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr,
																																	(ULONG)gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].kntbl_ptr,
																																	gIM_PRO_P2M_Reg_Ptr_Tbl[unit_no][block_type][ch].status
					));
				}
			}
		}
	}

	Ddim_Print(( ">>>>PRO driver PWCH Register address Management Information\n"));
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT + 1; unit_no++ ) {
		for( block_type = E_IM_PRO_BLOCK_TYPE_SEN; block_type < E_IM_PRO_BLOCK_TYPE_MAX; block_type++ ) {
			for( ch = 0; ch < E_IM_PRO_PWCH_MAX; ch++ ) {
				if( gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == 0 ) {
				}
				else {
					reg_addr = (ULONG)gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr - im_pro_get_block_top_addr( unit_no, block_type );
					Ddim_Print(( "gIM_PRO_PWCH_Reg_Ptr_Tbl unit_no:%u block_type:%u ch:%u REL_reg_addr(0x%08lx) ABS_reg_addr(0x%08lx) status(%u)\n",
																																	unit_no,
																																	block_type,
																																	ch,
																																	reg_addr,
																																	(ULONG)gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr,
																																	gIM_PRO_PWCH_Reg_Ptr_Tbl[unit_no][block_type][ch].status
					));
				}
			}
		}
	}

	Ddim_Print(( ">>>>PRO driver M2P Register address Management Information\n"));
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT + 1; unit_no++ ) {
		for( block_type = E_IM_PRO_BLOCK_TYPE_SEN; block_type < E_IM_PRO_BLOCK_TYPE_MAX; block_type++ ) {
			for( ch = 0; ch < 10; ch++ ) {
				if( gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == 0 ) {
				}
				else {
					reg_addr = (ULONG)gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr - im_pro_get_block_top_addr( unit_no, block_type );
					Ddim_Print(( "gIM_PRO_M2P_Reg_Ptr_Tbl unit_no:%u block_type:%u ch:%u REL_reg_addr(0x%08lx) ABS_reg_addr(0x%08lx) dkntbl_ptr(0x%08lx) status(%u)\n",
																																	unit_no,
																																	block_type,
																																	ch,
																																	(ULONG)reg_addr,
																																	(ULONG)gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr,
																																	(ULONG)gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].dkntbl_ptr,
																																	gIM_PRO_M2P_Reg_Ptr_Tbl[unit_no][block_type][ch].status
					));
				}
			}
		}
	}

	Ddim_Print(( ">>>>PRO driver PRCH Register address Management Information\n"));
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT + 1; unit_no++ ) {
		for( block_type = E_IM_PRO_BLOCK_TYPE_SEN; block_type < E_IM_PRO_BLOCK_TYPE_MAX; block_type++ ) {
			for( ch = 0; ch < 10; ch++ ) {
				if( gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == 0 ) {
				}
				else {
					reg_addr = (ULONG)gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr - im_pro_get_block_top_addr( unit_no, block_type );
					Ddim_Print(( "gIM_PRO_PRCH_Reg_Ptr_Tbl unit_no:%u block_type:%u ch:%u REL_reg_addr(0x%08lx) ABS_reg_addr(0x%08lx) status(%u)\n",
																																	unit_no,
																																	block_type,
																																	ch,
																																	(ULONG)reg_addr,
																																	(ULONG)gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr,
																																	gIM_PRO_PRCH_Reg_Ptr_Tbl[unit_no][block_type][ch].status
					));
				}
			}
		}
	}

	Ddim_Print(( ">>>>PRO driver LNR Register address Management Information\n"));
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT + 1; unit_no++ ) {
		for( block_type = E_IM_PRO_BLOCK_TYPE_SEN; block_type < E_IM_PRO_BLOCK_TYPE_MAX; block_type++ ) {
			for( ch = 0; ch < D_IM_PRO_SEN_LNR_CH_NUM; ch++ ) {
				if( gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == 0 ) {
					reg_addr = 0;
				}
				else {
					reg_addr = (ULONG)gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr - im_pro_get_block_top_addr( unit_no, block_type );
					Ddim_Print(( "gIM_PRO_LNR_Reg_Ptr_Tbl unit_no:%u block_type:%u ch:%u REL_reg_addr(0x%08lx) ABS_reg_addr(0x%08lx) status(%u)\n",
																																	unit_no,
																																	block_type,
																																	ch,
																																	(ULONG)reg_addr,
																																	(ULONG)gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr,
																																	gIM_PRO_LNR_Reg_Ptr_Tbl[unit_no][block_type][ch].status
					));
				}
			}
		}
	}

	Ddim_Print(( ">>>>PRO driver MONI Register address Management Information\n"));
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT + 1; unit_no++ ) {
		for( block_type = E_IM_PRO_BLOCK_TYPE_SEN; block_type < E_IM_PRO_BLOCK_TYPE_MAX; block_type++ ) {
			for( ch = 0; ch < D_IM_PRO_SEN_MONI_CH_NUM; ch++ ) {
				if( gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == 0 ) {
				}
				else {
					reg_addr = (ULONG)gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr - im_pro_get_block_top_addr( unit_no, block_type );
					Ddim_Print(( "gIM_PRO_MONI_Reg_Ptr_Tbl unit_no:%u block_type:%u ch:%u REL_reg_addr(0x%08lx) ABS_reg_addr(0x%08lx) status(%u)\n",
																																	unit_no,
																																	block_type,
																																	ch,
																																	(ULONG)reg_addr,
																																	(ULONG)gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr,
																																	gIM_PRO_MONI_Reg_Ptr_Tbl[unit_no][block_type][ch].status
					));
				}
			}
		}
	}

	Ddim_Print(( ">>>>PRO driver PG Register address Management Information\n"));
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT + 1; unit_no++ ) {
		for( block_type = E_IM_PRO_BLOCK_TYPE_SEN; block_type < E_IM_PRO_BLOCK_TYPE_MAX; block_type++ ) {
			for( ch = 0; ch < D_IM_PRO_SEN_MONI_CH_NUM; ch++ ) {
				if( gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr == 0 ) {
				}
				else {
					reg_addr = (ULONG)gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr - im_pro_get_block_top_addr( unit_no, block_type );
					Ddim_Print(( "gIM_PRO_PG_Reg_Ptr_Tbl unit_no:%u block_type:%u REL_reg_addr(0x%08lx) ABS_reg_addr(0x%08lx) status(%u)\n",
																																	unit_no,
																																	block_type,
																																	(ULONG)reg_addr,
																																	(ULONG)gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr,
																																	gIM_PRO_PG_Reg_Ptr_Tbl[unit_no][block_type].status
					));
				}
			}
		}
	}

	Ddim_Print(( ">>>>PRO driver PGAIN Register address Management Information\n"));
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT + 1; unit_no++ ) {
		for( block_type = E_IM_PRO_BLOCK_TYPE_SEN; block_type < E_IM_PRO_BLOCK_TYPE_MAX; block_type++ ) {
			for( ch = 0; ch < D_IM_PRO_PGAIN_CNT; ch++ ) {
				if( gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr == 0 ) {
				}
				else {
					reg_addr = (ULONG)gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr - im_pro_get_block_top_addr( unit_no, block_type );
					Ddim_Print(( "gIM_PRO_PGAIN_Reg_Ptr_Tbl unit_no:%u block_type:%u ch:%u REL_reg_addr(0x%08lx) ABS_reg_addr(0x%08lx) status(%u)\n",
																																	unit_no,
																																	block_type,
																																	ch,
																																	(ULONG)reg_addr,
																																	(ULONG)gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][ch].reg_ptr,
																																	gIM_PRO_PGAIN_Reg_Ptr_Tbl[unit_no][block_type][ch].status
					));
				}
			}
		}
	}

	Ddim_Print(( ">>>>PRO driver PZSFT Register address Management Information\n"));
	for( unit_no = E_IM_PRO_UNIT_NUM_1; unit_no < E_IM_PRO_BOTH_UNIT + 1; unit_no++ ) {
		for( block_type = E_IM_PRO_BLOCK_TYPE_SEN; block_type < E_IM_PRO_BLOCK_TYPE_MAX; block_type++ ) {
			for( ch = 0; ch < D_IM_PRO_SEN_MONI_CH_NUM; ch++ ) {
				if( gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr == 0 ) {
				}
				else {
					reg_addr = (ULONG)gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr - im_pro_get_block_top_addr( unit_no, block_type );
					Ddim_Print(( "gIM_PRO_PZSFT_Reg_Ptr_Tbl unit_no:%u block_type:%u REL_reg_addr(0x%08lx) ABS_reg_addr(0x%08lx) status(%u)\n",
																																	unit_no,
																																	block_type,
																																	(ULONG)reg_addr,
																																	(ULONG)gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][block_type].reg_ptr,
																																	gIM_PRO_PZSFT_Reg_Ptr_Tbl[unit_no][block_type].status
					));
				}
			}
		}
	}
}

#endif	// CO_PRO_DEBUG_PRINT_FUNC
