Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri May 10 22:21:22 2019
| Host         : parallels-vm running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7a12ticsg325-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-11  | Warning  | DSP output not registered     | 3          |
| TIMING-18 | Warning  | Missing input or output delay | 29         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-11#1 Warning
DSP output not registered  
DSP instance u3/div0/FMul1/multOp is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance u3/mult0/multOp is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance u3/mult1/multOp is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clkin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on ready relative to clock(s) clkin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on saida[0] relative to clock(s) clkin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on saida[10] relative to clock(s) clkin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on saida[11] relative to clock(s) clkin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on saida[12] relative to clock(s) clkin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on saida[13] relative to clock(s) clkin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on saida[14] relative to clock(s) clkin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on saida[15] relative to clock(s) clkin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on saida[16] relative to clock(s) clkin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on saida[17] relative to clock(s) clkin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on saida[18] relative to clock(s) clkin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on saida[19] relative to clock(s) clkin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on saida[1] relative to clock(s) clkin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on saida[20] relative to clock(s) clkin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on saida[21] relative to clock(s) clkin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on saida[22] relative to clock(s) clkin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on saida[23] relative to clock(s) clkin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on saida[24] relative to clock(s) clkin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on saida[25] relative to clock(s) clkin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on saida[26] relative to clock(s) clkin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on saida[2] relative to clock(s) clkin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on saida[3] relative to clock(s) clkin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on saida[4] relative to clock(s) clkin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on saida[5] relative to clock(s) clkin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on saida[6] relative to clock(s) clkin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on saida[7] relative to clock(s) clkin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on saida[8] relative to clock(s) clkin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on saida[9] relative to clock(s) clkin
Related violations: <none>


