// Seed: 2058338697
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    output tri0 id_6,
    output wire id_7,
    input wor id_8,
    output tri id_9,
    input tri0 id_10,
    input tri id_11,
    output wor id_12,
    input tri0 id_13,
    inout tri0 id_14
    , id_25,
    input tri0 id_15,
    output wand id_16
    , id_26,
    output tri1 id_17,
    output wor id_18,
    input wire id_19,
    input tri1 id_20,
    output supply0 id_21,
    output wand id_22,
    input wand id_23
);
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wire id_7,
    output tri id_8,
    input supply1 id_9,
    input wand id_10,
    input tri0 id_11
    , id_18,
    input tri1 id_12,
    output tri1 id_13,
    output tri0 id_14,
    output tri id_15,
    output tri id_16
);
  assign id_18 = 1;
  wire id_19, id_20;
  supply1 id_21, id_22, id_23;
  module_0(
      id_2,
      id_0,
      id_2,
      id_8,
      id_11,
      id_0,
      id_13,
      id_0,
      id_2,
      id_20,
      id_11,
      id_1,
      id_19,
      id_20,
      id_20,
      id_10,
      id_13,
      id_19,
      id_20,
      id_1,
      id_7,
      id_20,
      id_19,
      id_1
  );
  always $display;
  assign id_14 = id_20;
  if (id_22 | id_3 ? id_6 : id_5)
    `define pp_24 0
  else
    always_comb
      if (1'b0 - 1)
        if (id_11 - id_4);
        else id_19 = 1;
endmodule
