<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>mlp</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_axi_transfer_fu_4076</InstName>
<ModuleName>axi_transfer</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>4076</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>axi_transfer</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>0.000</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>11</Best-caseLatency>
<Average-caseLatency>11</Average-caseLatency>
<Worst-caseLatency>11</Worst-caseLatency>
<Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>10</PipelineInitiationInterval>
<PipelineDepth>12</PipelineDepth>
<PipelineType>yes</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>121</FF>
<AVAIL_FF>141120</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>248</LUT>
<AVAIL_LUT>70560</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>432</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>360</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>axi_transfer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>axi_transfer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>axi_transfer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>axi_transfer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>axi_transfer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>axi_transfer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ce</name>
<Object>axi_transfer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>axi_transfer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_r_TDATA_blk_n</name>
<Object>axi_transfer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_TDATA_blk_n</name>
<Object>axi_transfer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_TREADY</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_TDATA</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_TVALID</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_r_TVALID</name>
<Object>in_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_r_TDATA</name>
<Object>in_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_r_TREADY</name>
<Object>in_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>value_r</name>
<Object>value_r</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>loop_r</name>
<Object>loop_r</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>mlp</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.101</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>undef</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_35_1>
<Name>VITIS_LOOP_35_1</Name>
<TripCount>inf</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>27</min>
<max>809292</max>
</range>
</IterationLatency>
<PipelineDepth>27 ~ 809292</PipelineDepth>
<VITIS_LOOP_45_2>
<Name>VITIS_LOOP_45_2</Name>
<TripCount>2</TripCount>
<Latency>22</Latency>
<AbsoluteTimeLatency>0.220 us</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>13</PipelineDepth>
</VITIS_LOOP_45_2>
<VITIS_LOOP_54_3_VITIS_LOOP_55_4>
<Name>VITIS_LOOP_54_3_VITIS_LOOP_55_4</Name>
<TripCount>44096</TripCount>
<Latency>440966</Latency>
<AbsoluteTimeLatency>4.410 ms</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>17</PipelineDepth>
</VITIS_LOOP_54_3_VITIS_LOOP_55_4>
<VITIS_LOOP_60_5_VITIS_LOOP_61_6>
<Name>VITIS_LOOP_60_5_VITIS_LOOP_61_6</Name>
<TripCount>384</TripCount>
<Latency>3846</Latency>
<AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>17</PipelineDepth>
</VITIS_LOOP_60_5_VITIS_LOOP_61_6>
<VITIS_LOOP_66_7>
<Name>VITIS_LOOP_66_7</Name>
<TripCount>198</TripCount>
<Latency>1986</Latency>
<AbsoluteTimeLatency>19.860 us</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>17</PipelineDepth>
</VITIS_LOOP_66_7>
<layer1_loop>
<Name>layer1_loop</Name>
<TripCount>64</TripCount>
<Latency>360576</Latency>
<AbsoluteTimeLatency>3.606 ms</AbsoluteTimeLatency>
<IterationLatency>5634</IterationLatency>
<PipelineDepth>5634</PipelineDepth>
<VITIS_LOOP_74_8>
<Name>VITIS_LOOP_74_8</Name>
<TripCount>561</TripCount>
<Latency>5630</Latency>
<AbsoluteTimeLatency>56.300 us</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>26</PipelineDepth>
</VITIS_LOOP_74_8>
</layer1_loop>
<layer1_bias>
<Name>layer1_bias</Name>
<TripCount>64</TripCount>
<Latency>70</Latency>
<AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</layer1_bias>
<layer2_loop>
<Name>layer2_loop</Name>
<TripCount>64</TripCount>
<Latency>577</Latency>
<AbsoluteTimeLatency>5.770 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>326</PipelineDepth>
</layer2_loop>
<layer2_bias>
<Name>layer2_bias</Name>
<TripCount>64</TripCount>
<Latency>70</Latency>
<AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</layer2_bias>
<layer3_loop>
<Name>layer3_loop</Name>
<TripCount>64</TripCount>
<Latency>577</Latency>
<AbsoluteTimeLatency>5.770 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>326</PipelineDepth>
</layer3_loop>
<layer3_bias>
<Name>layer3_bias</Name>
<TripCount>64</TripCount>
<Latency>70</Latency>
<AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</layer3_bias>
<layer4_loop>
<Name>layer4_loop</Name>
<TripCount>6</TripCount>
<Latency>344</Latency>
<AbsoluteTimeLatency>3.440 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>325</PipelineDepth>
</layer4_loop>
<layer4_bias>
<Name>layer4_bias</Name>
<TripCount>6</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.680 us</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>19</PipelineDepth>
</layer4_bias>
</VITIS_LOOP_35_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1237</BRAM_18K>
<AVAIL_BRAM>432</AVAIL_BRAM>
<UTIL_BRAM>286</UTIL_BRAM>
<DSP>80</DSP>
<AVAIL_DSP>360</AVAIL_DSP>
<UTIL_DSP>22</UTIL_DSP>
<FF>22062</FF>
<AVAIL_FF>141120</AVAIL_FF>
<UTIL_FF>15</UTIL_FF>
<LUT>18272</LUT>
<AVAIL_LUT>70560</AVAIL_LUT>
<UTIL_LUT>25</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>mlp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>mlp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_r_TDATA</name>
<Object>in_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_r_TVALID</name>
<Object>in_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_r_TREADY</name>
<Object>in_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_TDATA</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_TVALID</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_TREADY</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
