#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe4e0c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe4e250 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe3f2d0 .functor NOT 1, L_0xead5e0, C4<0>, C4<0>, C4<0>;
L_0xead3c0 .functor XOR 2, L_0xead280, L_0xead320, C4<00>, C4<00>;
L_0xead4d0 .functor XOR 2, L_0xead3c0, L_0xead430, C4<00>, C4<00>;
v0xea43d0_0 .net *"_ivl_10", 1 0, L_0xead430;  1 drivers
v0xea44d0_0 .net *"_ivl_12", 1 0, L_0xead4d0;  1 drivers
v0xea45b0_0 .net *"_ivl_2", 1 0, L_0xea7790;  1 drivers
v0xea4670_0 .net *"_ivl_4", 1 0, L_0xead280;  1 drivers
v0xea4750_0 .net *"_ivl_6", 1 0, L_0xead320;  1 drivers
v0xea4880_0 .net *"_ivl_8", 1 0, L_0xead3c0;  1 drivers
v0xea4960_0 .net "a", 0 0, v0xe9eb50_0;  1 drivers
v0xea4a00_0 .net "b", 0 0, v0xe9ebf0_0;  1 drivers
v0xea4aa0_0 .net "c", 0 0, v0xe9ec90_0;  1 drivers
v0xea4b40_0 .var "clk", 0 0;
v0xea4be0_0 .net "d", 0 0, v0xe9edd0_0;  1 drivers
v0xea4c80_0 .net "out_pos_dut", 0 0, L_0xeacec0;  1 drivers
v0xea4d20_0 .net "out_pos_ref", 0 0, L_0xea6250;  1 drivers
v0xea4dc0_0 .net "out_sop_dut", 0 0, L_0xea71b0;  1 drivers
v0xea4e60_0 .net "out_sop_ref", 0 0, L_0xe79300;  1 drivers
v0xea4f00_0 .var/2u "stats1", 223 0;
v0xea4fa0_0 .var/2u "strobe", 0 0;
v0xea5040_0 .net "tb_match", 0 0, L_0xead5e0;  1 drivers
v0xea5110_0 .net "tb_mismatch", 0 0, L_0xe3f2d0;  1 drivers
v0xea51b0_0 .net "wavedrom_enable", 0 0, v0xe9f0a0_0;  1 drivers
v0xea5280_0 .net "wavedrom_title", 511 0, v0xe9f140_0;  1 drivers
L_0xea7790 .concat [ 1 1 0 0], L_0xea6250, L_0xe79300;
L_0xead280 .concat [ 1 1 0 0], L_0xea6250, L_0xe79300;
L_0xead320 .concat [ 1 1 0 0], L_0xeacec0, L_0xea71b0;
L_0xead430 .concat [ 1 1 0 0], L_0xea6250, L_0xe79300;
L_0xead5e0 .cmp/eeq 2, L_0xea7790, L_0xead4d0;
S_0xe4e3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe4e250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe3f6b0 .functor AND 1, v0xe9ec90_0, v0xe9edd0_0, C4<1>, C4<1>;
L_0xe3fa90 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xe3fe70 .functor NOT 1, v0xe9ebf0_0, C4<0>, C4<0>, C4<0>;
L_0xe400f0 .functor AND 1, L_0xe3fa90, L_0xe3fe70, C4<1>, C4<1>;
L_0xe58cd0 .functor AND 1, L_0xe400f0, v0xe9ec90_0, C4<1>, C4<1>;
L_0xe79300 .functor OR 1, L_0xe3f6b0, L_0xe58cd0, C4<0>, C4<0>;
L_0xea56d0 .functor NOT 1, v0xe9ebf0_0, C4<0>, C4<0>, C4<0>;
L_0xea5740 .functor OR 1, L_0xea56d0, v0xe9edd0_0, C4<0>, C4<0>;
L_0xea5850 .functor AND 1, v0xe9ec90_0, L_0xea5740, C4<1>, C4<1>;
L_0xea5910 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xea59e0 .functor OR 1, L_0xea5910, v0xe9ebf0_0, C4<0>, C4<0>;
L_0xea5a50 .functor AND 1, L_0xea5850, L_0xea59e0, C4<1>, C4<1>;
L_0xea5bd0 .functor NOT 1, v0xe9ebf0_0, C4<0>, C4<0>, C4<0>;
L_0xea5c40 .functor OR 1, L_0xea5bd0, v0xe9edd0_0, C4<0>, C4<0>;
L_0xea5b60 .functor AND 1, v0xe9ec90_0, L_0xea5c40, C4<1>, C4<1>;
L_0xea5dd0 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xea5ed0 .functor OR 1, L_0xea5dd0, v0xe9edd0_0, C4<0>, C4<0>;
L_0xea5f90 .functor AND 1, L_0xea5b60, L_0xea5ed0, C4<1>, C4<1>;
L_0xea6140 .functor XNOR 1, L_0xea5a50, L_0xea5f90, C4<0>, C4<0>;
v0xe3ec00_0 .net *"_ivl_0", 0 0, L_0xe3f6b0;  1 drivers
v0xe3f000_0 .net *"_ivl_12", 0 0, L_0xea56d0;  1 drivers
v0xe3f3e0_0 .net *"_ivl_14", 0 0, L_0xea5740;  1 drivers
v0xe3f7c0_0 .net *"_ivl_16", 0 0, L_0xea5850;  1 drivers
v0xe3fba0_0 .net *"_ivl_18", 0 0, L_0xea5910;  1 drivers
v0xe3ff80_0 .net *"_ivl_2", 0 0, L_0xe3fa90;  1 drivers
v0xe40200_0 .net *"_ivl_20", 0 0, L_0xea59e0;  1 drivers
v0xe9d0c0_0 .net *"_ivl_24", 0 0, L_0xea5bd0;  1 drivers
v0xe9d1a0_0 .net *"_ivl_26", 0 0, L_0xea5c40;  1 drivers
v0xe9d280_0 .net *"_ivl_28", 0 0, L_0xea5b60;  1 drivers
v0xe9d360_0 .net *"_ivl_30", 0 0, L_0xea5dd0;  1 drivers
v0xe9d440_0 .net *"_ivl_32", 0 0, L_0xea5ed0;  1 drivers
v0xe9d520_0 .net *"_ivl_36", 0 0, L_0xea6140;  1 drivers
L_0x7f8b2e815018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe9d5e0_0 .net *"_ivl_38", 0 0, L_0x7f8b2e815018;  1 drivers
v0xe9d6c0_0 .net *"_ivl_4", 0 0, L_0xe3fe70;  1 drivers
v0xe9d7a0_0 .net *"_ivl_6", 0 0, L_0xe400f0;  1 drivers
v0xe9d880_0 .net *"_ivl_8", 0 0, L_0xe58cd0;  1 drivers
v0xe9d960_0 .net "a", 0 0, v0xe9eb50_0;  alias, 1 drivers
v0xe9da20_0 .net "b", 0 0, v0xe9ebf0_0;  alias, 1 drivers
v0xe9dae0_0 .net "c", 0 0, v0xe9ec90_0;  alias, 1 drivers
v0xe9dba0_0 .net "d", 0 0, v0xe9edd0_0;  alias, 1 drivers
v0xe9dc60_0 .net "out_pos", 0 0, L_0xea6250;  alias, 1 drivers
v0xe9dd20_0 .net "out_sop", 0 0, L_0xe79300;  alias, 1 drivers
v0xe9dde0_0 .net "pos0", 0 0, L_0xea5a50;  1 drivers
v0xe9dea0_0 .net "pos1", 0 0, L_0xea5f90;  1 drivers
L_0xea6250 .functor MUXZ 1, L_0x7f8b2e815018, L_0xea5a50, L_0xea6140, C4<>;
S_0xe9e020 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe4e250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe9eb50_0 .var "a", 0 0;
v0xe9ebf0_0 .var "b", 0 0;
v0xe9ec90_0 .var "c", 0 0;
v0xe9ed30_0 .net "clk", 0 0, v0xea4b40_0;  1 drivers
v0xe9edd0_0 .var "d", 0 0;
v0xe9eec0_0 .var/2u "fail", 0 0;
v0xe9ef60_0 .var/2u "fail1", 0 0;
v0xe9f000_0 .net "tb_match", 0 0, L_0xead5e0;  alias, 1 drivers
v0xe9f0a0_0 .var "wavedrom_enable", 0 0;
v0xe9f140_0 .var "wavedrom_title", 511 0;
E_0xe4ca30/0 .event negedge, v0xe9ed30_0;
E_0xe4ca30/1 .event posedge, v0xe9ed30_0;
E_0xe4ca30 .event/or E_0xe4ca30/0, E_0xe4ca30/1;
S_0xe9e350 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe9e020;
 .timescale -12 -12;
v0xe9e590_0 .var/2s "i", 31 0;
E_0xe4c8d0 .event posedge, v0xe9ed30_0;
S_0xe9e690 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe9e020;
 .timescale -12 -12;
v0xe9e890_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe9e970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe9e020;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe9f320 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe4e250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xea6400 .functor NOT 1, v0xe9ebf0_0, C4<0>, C4<0>, C4<0>;
L_0xea65a0 .functor AND 1, v0xe9eb50_0, L_0xea6400, C4<1>, C4<1>;
L_0xea6680 .functor NOT 1, v0xe9ec90_0, C4<0>, C4<0>, C4<0>;
L_0xea6800 .functor AND 1, L_0xea65a0, L_0xea6680, C4<1>, C4<1>;
L_0xea6940 .functor NOT 1, v0xe9edd0_0, C4<0>, C4<0>, C4<0>;
L_0xea6ac0 .functor AND 1, L_0xea6800, L_0xea6940, C4<1>, C4<1>;
L_0xea6c10 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xea6d90 .functor AND 1, L_0xea6c10, v0xe9ebf0_0, C4<1>, C4<1>;
L_0xea6ea0 .functor AND 1, L_0xea6d90, v0xe9ec90_0, C4<1>, C4<1>;
L_0xea6f60 .functor AND 1, L_0xea6ea0, v0xe9edd0_0, C4<1>, C4<1>;
L_0xea7080 .functor OR 1, L_0xea6ac0, L_0xea6f60, C4<0>, C4<0>;
L_0xea7140 .functor AND 1, v0xe9eb50_0, v0xe9ebf0_0, C4<1>, C4<1>;
L_0xea7220 .functor AND 1, L_0xea7140, v0xe9ec90_0, C4<1>, C4<1>;
L_0xea72e0 .functor AND 1, L_0xea7220, v0xe9edd0_0, C4<1>, C4<1>;
L_0xea71b0 .functor OR 1, L_0xea7080, L_0xea72e0, C4<0>, C4<0>;
L_0xea7510 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xea7610 .functor NOT 1, v0xe9ebf0_0, C4<0>, C4<0>, C4<0>;
L_0xea7680 .functor OR 1, L_0xea7510, L_0xea7610, C4<0>, C4<0>;
L_0xea7830 .functor NOT 1, v0xe9ec90_0, C4<0>, C4<0>, C4<0>;
L_0xea78a0 .functor OR 1, L_0xea7680, L_0xea7830, C4<0>, C4<0>;
L_0xea7a60 .functor NOT 1, v0xe9edd0_0, C4<0>, C4<0>, C4<0>;
L_0xea7ad0 .functor OR 1, L_0xea78a0, L_0xea7a60, C4<0>, C4<0>;
L_0xea7ca0 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xea7d10 .functor NOT 1, v0xe9ebf0_0, C4<0>, C4<0>, C4<0>;
L_0xea7e50 .functor OR 1, L_0xea7ca0, L_0xea7d10, C4<0>, C4<0>;
L_0xea7f60 .functor NOT 1, v0xe9ec90_0, C4<0>, C4<0>, C4<0>;
L_0xea80b0 .functor OR 1, L_0xea7e50, L_0xea7f60, C4<0>, C4<0>;
L_0xea81c0 .functor OR 1, L_0xea80b0, v0xe9edd0_0, C4<0>, C4<0>;
L_0xea8370 .functor AND 1, L_0xea7ad0, L_0xea81c0, C4<1>, C4<1>;
L_0xea8480 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xea85f0 .functor NOT 1, v0xe9ebf0_0, C4<0>, C4<0>, C4<0>;
L_0xea8660 .functor OR 1, L_0xea8480, L_0xea85f0, C4<0>, C4<0>;
L_0xea8880 .functor OR 1, L_0xea8660, v0xe9ec90_0, C4<0>, C4<0>;
L_0xea8940 .functor NOT 1, v0xe9edd0_0, C4<0>, C4<0>, C4<0>;
L_0xea8ad0 .functor OR 1, L_0xea8880, L_0xea8940, C4<0>, C4<0>;
L_0xea8be0 .functor AND 1, L_0xea8370, L_0xea8ad0, C4<1>, C4<1>;
L_0xea8e20 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xea8e90 .functor NOT 1, v0xe9ebf0_0, C4<0>, C4<0>, C4<0>;
L_0xea8cf0 .functor OR 1, L_0xea8e20, L_0xea8e90, C4<0>, C4<0>;
L_0xea9040 .functor OR 1, L_0xea8cf0, v0xe9ec90_0, C4<0>, C4<0>;
L_0xea9250 .functor OR 1, L_0xea9040, v0xe9edd0_0, C4<0>, C4<0>;
L_0xea9310 .functor AND 1, L_0xea8be0, L_0xea9250, C4<1>, C4<1>;
L_0xea9580 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xea95f0 .functor OR 1, L_0xea9580, v0xe9ebf0_0, C4<0>, C4<0>;
L_0xea9820 .functor NOT 1, v0xe9ec90_0, C4<0>, C4<0>, C4<0>;
L_0xea9890 .functor OR 1, L_0xea95f0, L_0xea9820, C4<0>, C4<0>;
L_0xea9b20 .functor NOT 1, v0xe9edd0_0, C4<0>, C4<0>, C4<0>;
L_0xea9b90 .functor OR 1, L_0xea9890, L_0xea9b20, C4<0>, C4<0>;
L_0xea9e30 .functor AND 1, L_0xea9310, L_0xea9b90, C4<1>, C4<1>;
L_0xea9f40 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xeaa150 .functor OR 1, L_0xea9f40, v0xe9ebf0_0, C4<0>, C4<0>;
L_0xeaa210 .functor NOT 1, v0xe9ec90_0, C4<0>, C4<0>, C4<0>;
L_0xeaa640 .functor OR 1, L_0xeaa150, L_0xeaa210, C4<0>, C4<0>;
L_0xeaa750 .functor OR 1, L_0xeaa640, v0xe9edd0_0, C4<0>, C4<0>;
L_0xeaabe0 .functor AND 1, L_0xea9e30, L_0xeaa750, C4<1>, C4<1>;
L_0xeaacf0 .functor NOT 1, v0xe9eb50_0, C4<0>, C4<0>, C4<0>;
L_0xeab140 .functor OR 1, L_0xeaacf0, v0xe9ebf0_0, C4<0>, C4<0>;
L_0xeab200 .functor OR 1, L_0xeab140, v0xe9ec90_0, C4<0>, C4<0>;
L_0xeab4a0 .functor NOT 1, v0xe9edd0_0, C4<0>, C4<0>, C4<0>;
L_0xeab510 .functor OR 1, L_0xeab200, L_0xeab4a0, C4<0>, C4<0>;
L_0xeab810 .functor AND 1, L_0xeaabe0, L_0xeab510, C4<1>, C4<1>;
L_0xeab920 .functor NOT 1, v0xe9ebf0_0, C4<0>, C4<0>, C4<0>;
L_0xeabb90 .functor OR 1, v0xe9eb50_0, L_0xeab920, C4<0>, C4<0>;
L_0xeabc50 .functor NOT 1, v0xe9ec90_0, C4<0>, C4<0>, C4<0>;
L_0xeabed0 .functor OR 1, L_0xeabb90, L_0xeabc50, C4<0>, C4<0>;
L_0xeabfe0 .functor NOT 1, v0xe9edd0_0, C4<0>, C4<0>, C4<0>;
L_0xeac270 .functor OR 1, L_0xeabed0, L_0xeabfe0, C4<0>, C4<0>;
L_0xeac380 .functor AND 1, L_0xeab810, L_0xeac270, C4<1>, C4<1>;
L_0xeac6c0 .functor NOT 1, v0xe9ebf0_0, C4<0>, C4<0>, C4<0>;
L_0xeac730 .functor OR 1, v0xe9eb50_0, L_0xeac6c0, C4<0>, C4<0>;
L_0xeaca30 .functor NOT 1, v0xe9ec90_0, C4<0>, C4<0>, C4<0>;
L_0xeacaa0 .functor OR 1, L_0xeac730, L_0xeaca30, C4<0>, C4<0>;
L_0xeace00 .functor OR 1, L_0xeacaa0, v0xe9edd0_0, C4<0>, C4<0>;
L_0xeacec0 .functor AND 1, L_0xeac380, L_0xeace00, C4<1>, C4<1>;
v0xe9f4e0_0 .net *"_ivl_0", 0 0, L_0xea6400;  1 drivers
v0xe9f5c0_0 .net *"_ivl_10", 0 0, L_0xea6ac0;  1 drivers
v0xe9f6a0_0 .net *"_ivl_100", 0 0, L_0xeaa150;  1 drivers
v0xe9f790_0 .net *"_ivl_102", 0 0, L_0xeaa210;  1 drivers
v0xe9f870_0 .net *"_ivl_104", 0 0, L_0xeaa640;  1 drivers
v0xe9f9a0_0 .net *"_ivl_106", 0 0, L_0xeaa750;  1 drivers
v0xe9fa80_0 .net *"_ivl_108", 0 0, L_0xeaabe0;  1 drivers
v0xe9fb60_0 .net *"_ivl_110", 0 0, L_0xeaacf0;  1 drivers
v0xe9fc40_0 .net *"_ivl_112", 0 0, L_0xeab140;  1 drivers
v0xe9fdb0_0 .net *"_ivl_114", 0 0, L_0xeab200;  1 drivers
v0xe9fe90_0 .net *"_ivl_116", 0 0, L_0xeab4a0;  1 drivers
v0xe9ff70_0 .net *"_ivl_118", 0 0, L_0xeab510;  1 drivers
v0xea0050_0 .net *"_ivl_12", 0 0, L_0xea6c10;  1 drivers
v0xea0130_0 .net *"_ivl_120", 0 0, L_0xeab810;  1 drivers
v0xea0210_0 .net *"_ivl_122", 0 0, L_0xeab920;  1 drivers
v0xea02f0_0 .net *"_ivl_124", 0 0, L_0xeabb90;  1 drivers
v0xea03d0_0 .net *"_ivl_126", 0 0, L_0xeabc50;  1 drivers
v0xea05c0_0 .net *"_ivl_128", 0 0, L_0xeabed0;  1 drivers
v0xea06a0_0 .net *"_ivl_130", 0 0, L_0xeabfe0;  1 drivers
v0xea0780_0 .net *"_ivl_132", 0 0, L_0xeac270;  1 drivers
v0xea0860_0 .net *"_ivl_134", 0 0, L_0xeac380;  1 drivers
v0xea0940_0 .net *"_ivl_136", 0 0, L_0xeac6c0;  1 drivers
v0xea0a20_0 .net *"_ivl_138", 0 0, L_0xeac730;  1 drivers
v0xea0b00_0 .net *"_ivl_14", 0 0, L_0xea6d90;  1 drivers
v0xea0be0_0 .net *"_ivl_140", 0 0, L_0xeaca30;  1 drivers
v0xea0cc0_0 .net *"_ivl_142", 0 0, L_0xeacaa0;  1 drivers
v0xea0da0_0 .net *"_ivl_144", 0 0, L_0xeace00;  1 drivers
v0xea0e80_0 .net *"_ivl_16", 0 0, L_0xea6ea0;  1 drivers
v0xea0f60_0 .net *"_ivl_18", 0 0, L_0xea6f60;  1 drivers
v0xea1040_0 .net *"_ivl_2", 0 0, L_0xea65a0;  1 drivers
v0xea1120_0 .net *"_ivl_20", 0 0, L_0xea7080;  1 drivers
v0xea1200_0 .net *"_ivl_22", 0 0, L_0xea7140;  1 drivers
v0xea12e0_0 .net *"_ivl_24", 0 0, L_0xea7220;  1 drivers
v0xea15d0_0 .net *"_ivl_26", 0 0, L_0xea72e0;  1 drivers
v0xea16b0_0 .net *"_ivl_30", 0 0, L_0xea7510;  1 drivers
v0xea1790_0 .net *"_ivl_32", 0 0, L_0xea7610;  1 drivers
v0xea1870_0 .net *"_ivl_34", 0 0, L_0xea7680;  1 drivers
v0xea1950_0 .net *"_ivl_36", 0 0, L_0xea7830;  1 drivers
v0xea1a30_0 .net *"_ivl_38", 0 0, L_0xea78a0;  1 drivers
v0xea1b10_0 .net *"_ivl_4", 0 0, L_0xea6680;  1 drivers
v0xea1bf0_0 .net *"_ivl_40", 0 0, L_0xea7a60;  1 drivers
v0xea1cd0_0 .net *"_ivl_42", 0 0, L_0xea7ad0;  1 drivers
v0xea1db0_0 .net *"_ivl_44", 0 0, L_0xea7ca0;  1 drivers
v0xea1e90_0 .net *"_ivl_46", 0 0, L_0xea7d10;  1 drivers
v0xea1f70_0 .net *"_ivl_48", 0 0, L_0xea7e50;  1 drivers
v0xea2050_0 .net *"_ivl_50", 0 0, L_0xea7f60;  1 drivers
v0xea2130_0 .net *"_ivl_52", 0 0, L_0xea80b0;  1 drivers
v0xea2210_0 .net *"_ivl_54", 0 0, L_0xea81c0;  1 drivers
v0xea22f0_0 .net *"_ivl_56", 0 0, L_0xea8370;  1 drivers
v0xea23d0_0 .net *"_ivl_58", 0 0, L_0xea8480;  1 drivers
v0xea24b0_0 .net *"_ivl_6", 0 0, L_0xea6800;  1 drivers
v0xea2590_0 .net *"_ivl_60", 0 0, L_0xea85f0;  1 drivers
v0xea2670_0 .net *"_ivl_62", 0 0, L_0xea8660;  1 drivers
v0xea2750_0 .net *"_ivl_64", 0 0, L_0xea8880;  1 drivers
v0xea2830_0 .net *"_ivl_66", 0 0, L_0xea8940;  1 drivers
v0xea2910_0 .net *"_ivl_68", 0 0, L_0xea8ad0;  1 drivers
v0xea29f0_0 .net *"_ivl_70", 0 0, L_0xea8be0;  1 drivers
v0xea2ad0_0 .net *"_ivl_72", 0 0, L_0xea8e20;  1 drivers
v0xea2bb0_0 .net *"_ivl_74", 0 0, L_0xea8e90;  1 drivers
v0xea2c90_0 .net *"_ivl_76", 0 0, L_0xea8cf0;  1 drivers
v0xea2d70_0 .net *"_ivl_78", 0 0, L_0xea9040;  1 drivers
v0xea2e50_0 .net *"_ivl_8", 0 0, L_0xea6940;  1 drivers
v0xea2f30_0 .net *"_ivl_80", 0 0, L_0xea9250;  1 drivers
v0xea3010_0 .net *"_ivl_82", 0 0, L_0xea9310;  1 drivers
v0xea30f0_0 .net *"_ivl_84", 0 0, L_0xea9580;  1 drivers
v0xea35e0_0 .net *"_ivl_86", 0 0, L_0xea95f0;  1 drivers
v0xea36c0_0 .net *"_ivl_88", 0 0, L_0xea9820;  1 drivers
v0xea37a0_0 .net *"_ivl_90", 0 0, L_0xea9890;  1 drivers
v0xea3880_0 .net *"_ivl_92", 0 0, L_0xea9b20;  1 drivers
v0xea3960_0 .net *"_ivl_94", 0 0, L_0xea9b90;  1 drivers
v0xea3a40_0 .net *"_ivl_96", 0 0, L_0xea9e30;  1 drivers
v0xea3b20_0 .net *"_ivl_98", 0 0, L_0xea9f40;  1 drivers
v0xea3c00_0 .net "a", 0 0, v0xe9eb50_0;  alias, 1 drivers
v0xea3ca0_0 .net "b", 0 0, v0xe9ebf0_0;  alias, 1 drivers
v0xea3d90_0 .net "c", 0 0, v0xe9ec90_0;  alias, 1 drivers
v0xea3e80_0 .net "d", 0 0, v0xe9edd0_0;  alias, 1 drivers
v0xea3f70_0 .net "out_pos", 0 0, L_0xeacec0;  alias, 1 drivers
v0xea4030_0 .net "out_sop", 0 0, L_0xea71b0;  alias, 1 drivers
S_0xea41b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe4e250;
 .timescale -12 -12;
E_0xe349f0 .event anyedge, v0xea4fa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xea4fa0_0;
    %nor/r;
    %assign/vec4 v0xea4fa0_0, 0;
    %wait E_0xe349f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe9e020;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe9eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe9ef60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe9e020;
T_4 ;
    %wait E_0xe4ca30;
    %load/vec4 v0xe9f000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe9eec0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe9e020;
T_5 ;
    %wait E_0xe4c8d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %wait E_0xe4c8d0;
    %load/vec4 v0xe9eec0_0;
    %store/vec4 v0xe9ef60_0, 0, 1;
    %fork t_1, S_0xe9e350;
    %jmp t_0;
    .scope S_0xe9e350;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe9e590_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe9e590_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe4c8d0;
    %load/vec4 v0xe9e590_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe9e590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe9e590_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe9e020;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe4ca30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe9edd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe9ebf0_0, 0;
    %assign/vec4 v0xe9eb50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe9eec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe9ef60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe4e250;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xea4b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xea4fa0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe4e250;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xea4b40_0;
    %inv;
    %store/vec4 v0xea4b40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe4e250;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe9ed30_0, v0xea5110_0, v0xea4960_0, v0xea4a00_0, v0xea4aa0_0, v0xea4be0_0, v0xea4e60_0, v0xea4dc0_0, v0xea4d20_0, v0xea4c80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe4e250;
T_9 ;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe4e250;
T_10 ;
    %wait E_0xe4ca30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xea4f00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea4f00_0, 4, 32;
    %load/vec4 v0xea5040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea4f00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xea4f00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea4f00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xea4e60_0;
    %load/vec4 v0xea4e60_0;
    %load/vec4 v0xea4dc0_0;
    %xor;
    %load/vec4 v0xea4e60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea4f00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea4f00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xea4d20_0;
    %load/vec4 v0xea4d20_0;
    %load/vec4 v0xea4c80_0;
    %xor;
    %load/vec4 v0xea4d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea4f00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xea4f00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xea4f00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/ece241_2013_q2/iter3/response0/top_module.sv";
