INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/fullAdder/fullAdder.srcs/sources_1/new/bitFullSubtractor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitFullSubtractor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/fullAdder/fullAdder.srcs/sim_1/new/testBenchFullSubtractor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBenchFullSubtractor
