#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Wed Dec 14 19:15:32 2016
# Process ID: 7784
# Log file: D:/FPGA/IEEE/Lab18/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/IEEE/Lab18/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/IEEE/Lab18/pa.fromHdl.tcl
startgroup
set_property package_pin G12 [get_ports {BTN[0]}]
endgroup
set_property package_pin "" [get_ports [list  {BTN[2]}]]
startgroup
set_property package_pin C11 [get_ports {BTN[1]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {BTN[1]}]
endgroup
startgroup
set_property package_pin M4 [get_ports {BTN[2]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {BTN[3]}]
endgroup
save_design
