{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 12:45:39 2007 " "Info: Processing started: Thu May 10 12:45:39 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA1 -c VGA1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA1 -c VGA1" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 120 -184 -16 136 "CLK" "" } } } } { "e:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[3\] " "Info: Detected ripple clock \"lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[3\]\" as buffer" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } } { "e:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[2\]\" as buffer" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } } { "e:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[1\]\" as buffer" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } } { "e:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[0\]\" as buffer" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } } { "e:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\] register lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|dffs\[0\] 90.91 MHz 11.0 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 90.91 MHz between source register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\]\" and destination register \"lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|dffs\[0\]\" (period= 11.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.500 ns + Longest register register " "Info: + Longest register to register delay is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\] 1 REG LC43 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC43; Fanout = 29; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 299 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.200 ns) 3.600 ns lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|dffs\[0\]~123 2 COMB LC56 1 " "Info: 2: + IC(2.400 ns) + CELL(1.200 ns) = 3.600 ns; Loc. = LC56; Fanout = 1; COMB Node = 'lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|dffs\[0\]~123'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0]~123 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 299 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 6.500 ns lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|dffs\[0\] 3 REG LC57 23 " "Info: 3: + IC(0.000 ns) + CELL(2.900 ns) = 6.500 ns; Loc. = LC57; Fanout = 23; REG Node = 'lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0]~123 lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 299 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 63.08 % ) " "Info: Total cell delay = 4.100 ns ( 63.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 36.92 % ) " "Info: Total interconnect delay = 2.400 ns ( 36.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0]~123 lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0]~123 lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 2.400ns 0.000ns } { 0.000ns 1.200ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.100 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 120 -184 -16 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[0\] 2 REG LC1 25 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC1; Fanout = 25; REG Node = 'lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|dffs\[0\] 3 REG LC57 23 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC57; Fanout = 23; REG Node = 'lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 299 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { CLK CLK~out lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.100 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 120 -184 -16 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[0\] 2 REG LC1 25 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC1; Fanout = 25; REG Node = 'lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\] 3 REG LC43 29 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC43; Fanout = 29; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 299 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { CLK CLK~out lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { CLK CLK~out lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { CLK CLK~out lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 299 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 299 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0]~123 lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0]~123 lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 2.400ns 0.000ns } { 0.000ns 1.200ns 2.900ns } "" } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { CLK CLK~out lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter1:inst14|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { CLK CLK~out lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] RAMDATA\[0\] CLK 6.200 ns register " "Info: tsu for register \"lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"RAMDATA\[0\]\", clock pin = \"CLK\") is 6.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns + Longest pin register " "Info: + Longest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns RAMDATA\[0\] 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'RAMDATA\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMDATA[0] } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 1128 120 288 1144 "RAMDATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LC19 1 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC19; Fanout = 1; REG Node = 'lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { RAMDATA[0] lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { RAMDATA[0] lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { RAMDATA[0] RAMDATA[0]~out lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "lpm_ff.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 120 -184 -16 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LC19 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC19; Fanout = 1; REG Node = 'lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK CLK~out lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { RAMDATA[0] lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { RAMDATA[0] RAMDATA[0]~out lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK CLK~out lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK VENH inst20 20.600 ns register " "Info: tco from clock \"CLK\" to destination pin \"VENH\" through register \"inst20\" is 20.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.100 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 120 -184 -16 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[0\] 2 REG LC1 25 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC1; Fanout = 25; REG Node = 'lpm_counter2:inst24\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns inst20 3 REG LC64 8 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC64; Fanout = 8; REG Node = 'inst20'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] inst20 } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 904 688 752 984 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] inst20 } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { CLK CLK~out lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] inst20 } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 904 688 752 984 "inst20" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.900 ns + Longest register pin " "Info: + Longest register to pin delay is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst20 1 REG LC64 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC64; Fanout = 8; REG Node = 'inst20'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 904 688 752 984 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.500 ns) 7.100 ns inst5~24 2 COMB LC62 1 " "Info: 2: + IC(2.600 ns) + CELL(4.500 ns) = 7.100 ns; Loc. = LC62; Fanout = 1; COMB Node = 'inst5~24'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { inst20 inst5~24 } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 496 824 888 544 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 8.900 ns VENH 3 PIN PIN_40 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 8.900 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'VENH'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst5~24 VENH } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 504 952 1128 520 "VENH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 70.79 % ) " "Info: Total cell delay = 6.300 ns ( 70.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 29.21 % ) " "Info: Total interconnect delay = 2.600 ns ( 29.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { inst20 inst5~24 VENH } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { inst20 inst5~24 VENH } { 0.000ns 2.600ns 0.000ns } { 0.000ns 4.500ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { CLK lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] inst20 } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { CLK CLK~out lpm_counter2:inst24|lpm_counter:lpm_counter_component|dffs[0] inst20 } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { inst20 inst5~24 VENH } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { inst20 inst5~24 VENH } { 0.000ns 2.600ns 0.000ns } { 0.000ns 4.500ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] RAMDATA\[0\] CLK -2.000 ns register " "Info: th for register \"lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"RAMDATA\[0\]\", clock pin = \"CLK\") is -2.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 120 -184 -16 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LC19 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC19; Fanout = 1; REG Node = 'lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK CLK~out lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "lpm_ff.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns RAMDATA\[0\] 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'RAMDATA\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMDATA[0] } "NODE_NAME" } } { "VGA1.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA1_new/VGA1.bdf" { { 1128 120 288 1144 "RAMDATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LC19 1 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC19; Fanout = 1; REG Node = 'lpm_dff0:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { RAMDATA[0] lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { RAMDATA[0] lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { RAMDATA[0] RAMDATA[0]~out lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK CLK~out lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { RAMDATA[0] lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { RAMDATA[0] RAMDATA[0]~out lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "96 " "Info: Allocated 96 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 12:45:40 2007 " "Info: Processing ended: Thu May 10 12:45:40 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
