Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun 27 21:42:25 2025
| Host         : Chen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_AXI_LITE_wrapper_timing_summary_routed.rpt -pb HDMI_AXI_LITE_wrapper_timing_summary_routed.pb -rpx HDMI_AXI_LITE_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_AXI_LITE_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.327        0.000                      0                 3326        0.030        0.000                      0                 3326        2.353        0.000                       0                  1170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.327        0.000                      0                 3326        0.030        0.000                      0                 3326        2.353        0.000                       0                  1170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.518ns (9.191%)  route 5.118ns (90.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 9.461 - 6.666 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.647     2.941    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    SLICE_X36Y85         FDRE                                         r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[20]/Q
                         net (fo=29, routed)          5.118     8.577    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y7          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.616     9.461    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     9.576    
                         clock uncertainty           -0.106     9.470    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.904    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.518ns (9.328%)  route 5.035ns (90.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 9.459 - 6.666 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.647     2.941    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    SLICE_X36Y85         FDRE                                         r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[21]/Q
                         net (fo=29, routed)          5.035     8.494    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y3          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.614     9.459    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     9.574    
                         clock uncertainty           -0.106     9.468    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.902    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 0.518ns (9.547%)  route 4.908ns (90.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 9.373 - 6.666 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.647     2.941    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    SLICE_X36Y85         FDRE                                         r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[20]/Q
                         net (fo=29, routed)          4.908     8.367    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y6          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.528     9.373    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     9.488    
                         clock uncertainty           -0.106     9.382    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.816    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 0.518ns (9.410%)  route 4.987ns (90.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 9.458 - 6.666 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.647     2.941    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    SLICE_X36Y85         FDRE                                         r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[20]/Q
                         net (fo=29, routed)          4.987     8.446    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y6          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.613     9.458    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     9.573    
                         clock uncertainty           -0.106     9.467    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.901    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.518ns (9.424%)  route 4.979ns (90.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 9.454 - 6.666 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.650     2.944    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=56, routed)          4.979     8.441    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y4          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.609     9.454    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     9.569    
                         clock uncertainty           -0.106     9.463    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     8.931    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 0.518ns (9.924%)  route 4.702ns (90.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 9.458 - 6.666 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.651     2.945    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[14]/Q
                         net (fo=15, routed)          4.702     8.165    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/dinb[8]
    RAMB36_X0Y6          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.613     9.458    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     9.573    
                         clock uncertainty           -0.106     9.467    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     8.730    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.456ns (8.604%)  route 4.844ns (91.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.371 - 6.666 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.647     2.941    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    SLICE_X37Y85         FDRE                                         r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[25]/Q
                         net (fo=29, routed)          4.844     8.241    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y4          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.526     9.371    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     9.486    
                         clock uncertainty           -0.106     9.380    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566     8.814    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.419ns (8.494%)  route 4.514ns (91.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 9.368 - 6.666 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.650     2.944    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    SLICE_X35Y90         FDRE                                         r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[11]/Q
                         net (fo=15, routed)          4.514     7.877    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/dinb[5]
    RAMB36_X2Y5          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.523     9.368    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     9.483    
                         clock uncertainty           -0.106     9.377    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.912     8.465    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 0.518ns (9.606%)  route 4.875ns (90.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 9.459 - 6.666 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.650     2.944    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=56, routed)          4.875     8.337    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y3          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.614     9.459    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     9.574    
                         clock uncertainty           -0.106     9.468    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     8.936    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.518ns (9.995%)  route 4.665ns (90.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 9.458 - 6.666 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.650     2.944    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/pass_dly_reg[13]/Q
                         net (fo=15, routed)          4.665     8.127    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/dinb[7]
    RAMB36_X0Y6          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        1.613     9.458    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     9.573    
                         clock uncertainty           -0.106     9.467    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     8.730    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  0.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.469%)  route 0.279ns (68.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.573     0.909    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y94         FDRE                                         r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.279     1.315    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][25]
    SLICE_X28Y102        FDRE                                         r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.931     1.297    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y102        FDRE (Hold_fdre_C_D)         0.023     1.285    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.126ns (27.757%)  route 0.328ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.653     0.989    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    DSP48_X2Y18          DSP48E1                                      r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     1.115 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/P[12]
                         net (fo=29, routed)          0.328     1.443    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y10         RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.867     1.233    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.030     1.203    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.386    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.126ns (27.524%)  route 0.332ns (72.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.653     0.989    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    DSP48_X2Y18          DSP48E1                                      r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.115 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/P[10]
                         net (fo=28, routed)          0.332     1.447    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y10         RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.867     1.233    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.030     1.203    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.386    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.558     0.894    HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.056     1.090    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y95         SRLC32E                                      r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.825     1.191    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (28.997%)  route 0.313ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.573     0.909    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y94         FDRE                                         r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.313     1.350    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X28Y102        FDRE                                         r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.931     1.297    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y102        FDRE (Hold_fdre_C_D)         0.018     1.280    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.126ns (26.893%)  route 0.343ns (73.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.653     0.989    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    DSP48_X2Y18          DSP48E1                                      r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.115 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/P[8]
                         net (fo=28, routed)          0.343     1.458    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y10         RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.867     1.233    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.030     1.203    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.386    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.126ns (26.017%)  route 0.358ns (73.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.653     0.989    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/s00_axi_aclk
    DSP48_X2Y18          DSP48E1                                      r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.115 r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/P[4]
                         net (fo=28, routed)          0.358     1.473    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y10         RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.867     1.233    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.030     1.203    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.386    HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.266%)  route 0.269ns (67.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.659     0.995    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.269     1.392    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y92         SRLC32E                                      r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.842     1.208    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.035     1.173    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.303    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.558     0.894    HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y94         FDRE                                         r  HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.116     1.137    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X32Y95         SRLC32E                                      r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.825     1.191    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.040    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.557     0.893    HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  HDMI_AXI_LITE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.113     1.147    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X34Y89         SRLC32E                                      r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HDMI_AXI_LITE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HDMI_AXI_LITE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1171, routed)        0.823     1.189    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { HDMI_AXI_LITE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.666       2.782      DSP48_X2Y18   HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/addra_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.666       3.774      RAMB36_X2Y14  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         6.666       3.774      RAMB36_X2Y14  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.666       3.774      RAMB36_X2Y15  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         6.666       3.774      RAMB36_X2Y15  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB18_X3Y27  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB18_X3Y27  HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB36_X2Y6   HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB36_X2Y6   HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB36_X2Y5   HDMI_AXI_LITE_i/HDMI_AXI_LITE_0/inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/color_gen/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y93  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y93  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y93  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y93  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y96  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X32Y89  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y91  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X32Y89  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y91  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y91  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y93  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X26Y96  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X26Y96  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X26Y96  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X26Y92  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X26Y92  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X26Y92  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X26Y92  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y93  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X30Y93  HDMI_AXI_LITE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK



