$comment
	File created using the following command:
		vcd file adder_1bit.msim.vcd -direction
$end
$date
	Fri Sep 24 15:36:56 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module adder_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var wire 1 $ c_out $end
$var wire 1 % S $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - S~output_o $end
$var wire 1 . c_out~output_o $end
$var wire 1 / A~input_o $end
$var wire 1 0 B~input_o $end
$var wire 1 1 C~input_o $end
$var wire 1 2 S~0_combout $end
$var wire 1 3 c_out~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#20000
1!
1/
0&
12
1-
1%
#100000
1"
0!
10
0/
1&
#220000
0"
00
0&
02
0-
0%
#240000
1#
11
1&
12
1-
1%
#400000
0#
01
0&
02
0-
0%
#440000
1"
1#
10
11
1&
13
1.
1$
#560000
0"
0#
00
01
0&
03
0.
0$
#620000
1!
1"
1/
10
1&
13
1.
1$
#720000
0!
0"
0/
00
0&
03
0.
0$
#760000
1#
1!
1"
11
1/
10
1&
13
12
1.
1-
1$
1%
#880000
0"
00
0&
02
0-
0%
#900000
0#
0!
01
0/
1&
03
0.
0$
#1000000
