# Physical-Design-of-PicoRV32-RISC-V-Core
Implemented full RTL-to-GDSII flow for the PicoRV32 RISC-V core using OpenROAD, achieving zero timing violations and optimizing worst slack by 7.24 ns through placement, CTS, and resizing
