Release 14.5 par P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ALISHBAPC::  Thu Dec 17 10:19:56 2015

par -w -intstyle ise -ol high -mt off sr_test_map.ncd sr_test.ncd sr_test.pcf 


Constraints file: sr_test.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.
   "sr_test" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2013-03-26".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                   535 out of 301,440    1%
    Number used as Flip Flops:                 530
    Number used as Latches:                      5
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        318 out of 150,720    1%
    Number used as logic:                      219 out of 150,720    1%
      Number using O6 output only:             103
      Number using O5 output only:              60
      Number using O5 and O6:                   56
      Number used as ROM:                        0
    Number used as Memory:                      65 out of  58,400    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            65
        Number using O6 output only:            56
        Number using O5 output only:             0
        Number using O5 and O6:                  9
    Number used exclusively as route-thrus:     34
      Number with same-slice register load:     25
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   309 out of  37,680    1%
  Number of LUT Flip Flop pairs used:          578
    Number with an unused Flip Flop:           119 out of     578   20%
    Number with an unused LUT:                 260 out of     578   44%
    Number of fully used LUT-FF pairs:         199 out of     578   34%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         1 out of     600    1%
    Number of LOCed IOBs:                        1 out of       1  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     416    0%
  Number of RAMB18E1/FIFO18E1s:                  2 out of     832    1%
    Number using RAMB18E1 only:                  2
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 0 out of     720    0%
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     768    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           0 out of      12    0%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/out_temp has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio_3/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/out_temp has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 7654 unrouted;      REAL time: 15 secs 

Phase  2  : 6570 unrouted;      REAL time: 16 secs 

Phase  3  : 233 unrouted;      REAL time: 34 secs 

Phase  4  : 233 unrouted; (Setup:0, Hold:601, Component Switching Limit:0)     REAL time: 42 secs 

Updating file: sr_test.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:558, Component Switching Limit:0)     REAL time: 43 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:558, Component Switching Limit:0)     REAL time: 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:558, Component Switching Limit:0)     REAL time: 43 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:558, Component Switching Limit:0)     REAL time: 43 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP | BUFGCTRL_X0Y0| No   |  157 |  0.145     |  1.727      |
+---------------------+--------------+------+------+------------+-------------+
|        control_0<0> |BUFGCTRL_X0Y31| No   |  111 |  0.148     |  1.728      |
+---------------------+--------------+------+------+------------+-------------+
|            n0006<0> |         Local|      |   13 |  0.331     |  1.057      |
+---------------------+--------------+------+------+------------+-------------+
|sr_3/rst_sr_in[0]_AN |              |      |      |            |             |
|               D_7_o |         Local|      |    2 |  0.000     |  0.235      |
+---------------------+--------------+------+------+------------+-------------+
|            n0006<1> |         Local|      |   13 |  0.244     |  1.100      |
+---------------------+--------------+------+------+------------+-------------+
|sr_3/rst_sr_in[1]_AN |              |      |      |            |             |
|               D_5_o |         Local|      |    2 |  0.000     |  0.363      |
+---------------------+--------------+------+------+------------+-------------+
|            n0006<2> |         Local|      |   13 |  0.115     |  1.042      |
+---------------------+--------------+------+------+------------+-------------+
|sr_3/rst_sr_in[2]_AN |              |      |      |            |             |
|               D_3_o |         Local|      |    2 |  0.000     |  0.468      |
+---------------------+--------------+------+------+------------+-------------+
|            n0006<3> |         Local|      |   13 |  0.343     |  1.144      |
+---------------------+--------------+------+------+------------+-------------+
|sr_3/rst_sr_in[3]_AN |              |      |      |            |             |
|               D_1_o |         Local|      |    2 |  0.000     |  0.235      |
+---------------------+--------------+------+------+------------+-------------+
|         sync_out<2> |         Local|      |    8 |  0.116     |  0.783      |
+---------------------+--------------+------+------+------------+-------------+
|         sync_out<1> |         Local|      |    8 |  0.000     |  0.732      |
+---------------------+--------------+------+------+------------+-------------+
|icon_3/U0/iUPDATE_OU |              |      |      |            |             |
|                   T |         Local|      |    1 |  0.000     |  0.731      |
+---------------------+--------------+------+------+------------+-------------+
|      sr_3/sr_temp_3 |         Local|      |    7 |  0.006     |  0.511      |
+---------------------+--------------+------+------+------------+-------------+
|       control_1<13> |         Local|      |    5 |  0.000     |  0.364      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH  | SETUP       |     5.892ns|     4.108ns|       0|           0
  50%                                       | HOLD        |     0.024ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TO_sr_3sr_temp_1_LDC = MAXDELAY TO TIM | SETUP       |     6.233ns|     3.767ns|       0|           0
  EGRP "TO_sr_3sr_temp_1_LDC" TS_clk        | HOLD        |     0.878ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_sr_3sr_temp_3_LDC = MAXDELAY TO TIM | SETUP       |     6.383ns|     3.617ns|       0|           0
  EGRP "TO_sr_3sr_temp_3_LDC" TS_clk        | HOLD        |     0.861ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_sr_3sr_temp_2_LDC = MAXDELAY TO TIM | SETUP       |     6.428ns|     3.572ns|       0|           0
  EGRP "TO_sr_3sr_temp_2_LDC" TS_clk        | HOLD        |     0.736ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_sr_3sr_temp_0_LDC = MAXDELAY TO TIM | SETUP       |     6.589ns|     3.411ns|       0|           0
  EGRP "TO_sr_3sr_temp_0_LDC" TS_clk        | HOLD        |     0.821ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      4.108ns|      3.767ns|            0|            0|         1019|           16|
| TS_TO_sr_3sr_temp_3_LDC       |     10.000ns|      3.617ns|          N/A|            0|            0|            4|            0|
| TS_TO_sr_3sr_temp_0_LDC       |     10.000ns|      3.411ns|          N/A|            0|            0|            4|            0|
| TS_TO_sr_3sr_temp_1_LDC       |     10.000ns|      3.767ns|          N/A|            0|            0|            4|            0|
| TS_TO_sr_3sr_temp_2_LDC       |     10.000ns|      3.572ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 14 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 46 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  583 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 16
Number of info messages: 0

Writing design to file sr_test.ncd



PAR done!
