// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/25/2020 17:02:12"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module multiplier (
	Clk,
	ClearA_LoadB_h,
	Run_h,
	Reset_h,
	Din,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	AVal,
	BVal);
input 	Clk;
input 	ClearA_LoadB_h;
input 	Run_h;
input 	Reset_h;
input 	[7:0] Din;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[7:0] AVal;
output 	[7:0] BVal;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AVal[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AVal[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AVal[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AVal[3]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AVal[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AVal[5]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AVal[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AVal[7]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BVal[0]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BVal[1]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BVal[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BVal[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BVal[4]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BVal[5]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BVal[6]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BVal[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClearA_LoadB_h	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run_h	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_h	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \AVal[0]~output_o ;
wire \AVal[1]~output_o ;
wire \AVal[2]~output_o ;
wire \AVal[3]~output_o ;
wire \AVal[4]~output_o ;
wire \AVal[5]~output_o ;
wire \AVal[6]~output_o ;
wire \AVal[7]~output_o ;
wire \BVal[0]~output_o ;
wire \BVal[1]~output_o ;
wire \BVal[2]~output_o ;
wire \BVal[3]~output_o ;
wire \BVal[4]~output_o ;
wire \BVal[5]~output_o ;
wire \BVal[6]~output_o ;
wire \BVal[7]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Din[2]~input_o ;
wire \ClearA_LoadB_h~input_o ;
wire \s3|q~0_combout ;
wire \s3|q~q ;
wire \Run_h~input_o ;
wire \s2|q~0_combout ;
wire \s2|q~q ;
wire \control1|curr_state.restart~feeder_combout ;
wire \Reset_h~input_o ;
wire \s1|q~0_combout ;
wire \s1|q~q ;
wire \control1|curr_state.restart~q ;
wire \control1|Selector19~0_combout ;
wire \control1|curr_state.InitialS~q ;
wire \control1|curr_state.M1~feeder_combout ;
wire \control1|curr_state.M1~q ;
wire \control1|curr_state.S1~q ;
wire \control1|curr_state.M2~q ;
wire \control1|curr_state.S2~q ;
wire \control1|curr_state.M3~feeder_combout ;
wire \control1|curr_state.M3~q ;
wire \control1|curr_state.S3~feeder_combout ;
wire \control1|curr_state.S3~q ;
wire \control1|curr_state.M4~feeder_combout ;
wire \control1|curr_state.M4~q ;
wire \control1|curr_state.S4~feeder_combout ;
wire \control1|curr_state.S4~q ;
wire \control1|curr_state.M5~feeder_combout ;
wire \control1|curr_state.M5~q ;
wire \control1|curr_state.S5~feeder_combout ;
wire \control1|curr_state.S5~q ;
wire \control1|curr_state.M6~q ;
wire \control1|curr_state.S6~feeder_combout ;
wire \control1|curr_state.S6~q ;
wire \control1|curr_state.M7~q ;
wire \control1|curr_state.S7~feeder_combout ;
wire \control1|curr_state.S7~q ;
wire \control1|curr_state.M8~q ;
wire \control1|curr_state.S8~q ;
wire \control1|Selector20~0_combout ;
wire \control1|curr_state.Finished~q ;
wire \control1|Selector0~0_combout ;
wire \control1|Selector0~1_combout ;
wire \control1|curr_state.Hold~q ;
wire \control1|Selector18~0_combout ;
wire \control1|curr_state.ClearXA_LoadB~q ;
wire \Din[3]~input_o ;
wire \Din[4]~input_o ;
wire \Din[5]~input_o ;
wire \Din[6]~input_o ;
wire \Din[0]~input_o ;
wire \Din[1]~input_o ;
wire \regB|Data_Out~2_combout ;
wire \control1|WideOr19~0_combout ;
wire \control1|WideOr19~1_combout ;
wire \regB|Data_Out[2]~1_combout ;
wire \regB|Data_Out~0_combout ;
wire \control1|WideOr20~1_combout ;
wire \control1|WideOr20~0_combout ;
wire \control1|Selector21~0_combout ;
wire \comb~0_combout ;
wire \regX|din~1_combout ;
wire \Din[7]~input_o ;
wire \adderStoA|AD2|s~0_combout ;
wire \regX|din~0_combout ;
wire \control1|Fn~0_combout ;
wire \adderStoA|AD0|FA0|c~0_combout ;
wire \adderStoA|AD0|FA1|c~0_combout ;
wire \adderStoA|AD0|FA2|c~0_combout ;
wire \adderStoA|AD0|FA3|c~0_combout ;
wire \adderStoA|AD1|FA0|c~0_combout ;
wire \adderStoA|AD1|FA1|c~0_combout ;
wire \adderStoA|AD1|FA2|c~0_combout ;
wire \adderStoA|AD1|FA3|c~0_combout ;
wire \regX|din~2_combout ;
wire \regX|Data_Out~q ;
wire \regA|Data_Out~8_combout ;
wire \regA|Data_Out[4]~1_combout ;
wire \adderStoA|AD1|FA2|s~0_combout ;
wire \regA|Data_Out~7_combout ;
wire \adderStoA|AD1|FA1|s~combout ;
wire \regA|Data_Out~6_combout ;
wire \adderStoA|AD1|FA0|s~0_combout ;
wire \regA|Data_Out~5_combout ;
wire \adderStoA|AD0|FA3|s~combout ;
wire \regA|Data_Out~4_combout ;
wire \adderStoA|AD0|FA2|s~combout ;
wire \regA|Data_Out~3_combout ;
wire \adderStoA|AD0|FA1|s~combout ;
wire \regA|Data_Out~2_combout ;
wire \regA|Data_Out~0_combout ;
wire \regB|Data_Out~8_combout ;
wire \regB|Data_Out~7_combout ;
wire \regB|Data_Out~6_combout ;
wire \regB|Data_Out~5_combout ;
wire \regB|Data_Out~4_combout ;
wire \regB|Data_Out~3_combout ;
wire \BHex0|WideOr6~0_combout ;
wire \BHex0|WideOr5~0_combout ;
wire \BHex0|WideOr4~0_combout ;
wire \BHex0|WideOr3~0_combout ;
wire \BHex0|WideOr2~0_combout ;
wire \BHex0|WideOr1~0_combout ;
wire \BHex0|WideOr0~0_combout ;
wire \BHex1|WideOr6~0_combout ;
wire \BHex1|WideOr5~0_combout ;
wire \BHex1|WideOr4~0_combout ;
wire \BHex1|WideOr3~0_combout ;
wire \BHex1|WideOr2~0_combout ;
wire \BHex1|WideOr1~0_combout ;
wire \BHex1|WideOr0~0_combout ;
wire \AHex0|WideOr6~0_combout ;
wire \AHex0|WideOr5~0_combout ;
wire \AHex0|WideOr4~0_combout ;
wire \AHex0|WideOr3~0_combout ;
wire \AHex0|WideOr2~0_combout ;
wire \AHex0|WideOr1~0_combout ;
wire \AHex0|WideOr0~0_combout ;
wire \AHex1|WideOr6~0_combout ;
wire \AHex1|WideOr5~0_combout ;
wire \AHex1|WideOr4~0_combout ;
wire \AHex1|WideOr3~0_combout ;
wire \AHex1|WideOr2~0_combout ;
wire \AHex1|WideOr1~0_combout ;
wire \AHex1|WideOr0~0_combout ;
wire [7:0] \regB|Data_Out ;
wire [7:0] \regA|Data_Out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\BHex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\BHex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\BHex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\BHex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\BHex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\BHex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\BHex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\BHex1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\BHex1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\BHex1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\BHex1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\BHex1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\BHex1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\BHex1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\AHex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\AHex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\AHex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\AHex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\AHex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\AHex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\AHex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\AHex1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\AHex1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\AHex1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\AHex1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\AHex1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\AHex1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\AHex1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\regX|Data_Out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\regX|Data_Out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\regX|Data_Out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\regX|Data_Out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \AVal[0]~output (
	.i(\regA|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AVal[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AVal[0]~output .bus_hold = "false";
defparam \AVal[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \AVal[1]~output (
	.i(\regA|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AVal[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AVal[1]~output .bus_hold = "false";
defparam \AVal[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \AVal[2]~output (
	.i(\regA|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AVal[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AVal[2]~output .bus_hold = "false";
defparam \AVal[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \AVal[3]~output (
	.i(\regA|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AVal[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AVal[3]~output .bus_hold = "false";
defparam \AVal[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \AVal[4]~output (
	.i(\regA|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AVal[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AVal[4]~output .bus_hold = "false";
defparam \AVal[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \AVal[5]~output (
	.i(\regA|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AVal[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AVal[5]~output .bus_hold = "false";
defparam \AVal[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \AVal[6]~output (
	.i(\regA|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AVal[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AVal[6]~output .bus_hold = "false";
defparam \AVal[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N23
fiftyfivenm_io_obuf \AVal[7]~output (
	.i(\regA|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AVal[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \AVal[7]~output .bus_hold = "false";
defparam \AVal[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \BVal[0]~output (
	.i(\regB|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BVal[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BVal[0]~output .bus_hold = "false";
defparam \BVal[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \BVal[1]~output (
	.i(\regB|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BVal[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BVal[1]~output .bus_hold = "false";
defparam \BVal[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \BVal[2]~output (
	.i(\regB|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BVal[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BVal[2]~output .bus_hold = "false";
defparam \BVal[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \BVal[3]~output (
	.i(\regB|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BVal[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BVal[3]~output .bus_hold = "false";
defparam \BVal[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \BVal[4]~output (
	.i(\regB|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BVal[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BVal[4]~output .bus_hold = "false";
defparam \BVal[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \BVal[5]~output (
	.i(\regB|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BVal[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BVal[5]~output .bus_hold = "false";
defparam \BVal[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \BVal[6]~output (
	.i(\regB|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BVal[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BVal[6]~output .bus_hold = "false";
defparam \BVal[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \BVal[7]~output (
	.i(\regB|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BVal[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BVal[7]~output .bus_hold = "false";
defparam \BVal[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \Din[2]~input (
	.i(Din[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[2]~input_o ));
// synopsys translate_off
defparam \Din[2]~input .bus_hold = "false";
defparam \Din[2]~input .listen_to_nsleep_signal = "false";
defparam \Din[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \ClearA_LoadB_h~input (
	.i(ClearA_LoadB_h),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ClearA_LoadB_h~input_o ));
// synopsys translate_off
defparam \ClearA_LoadB_h~input .bus_hold = "false";
defparam \ClearA_LoadB_h~input .listen_to_nsleep_signal = "false";
defparam \ClearA_LoadB_h~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N30
fiftyfivenm_lcell_comb \s3|q~0 (
// Equation(s):
// \s3|q~0_combout  = !\ClearA_LoadB_h~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ClearA_LoadB_h~input_o ),
	.cin(gnd),
	.combout(\s3|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \s3|q~0 .lut_mask = 16'h00FF;
defparam \s3|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N31
dffeas \s3|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\s3|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s3|q .is_wysiwyg = "true";
defparam \s3|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run_h~input (
	.i(Run_h),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run_h~input_o ));
// synopsys translate_off
defparam \Run_h~input .bus_hold = "false";
defparam \Run_h~input .listen_to_nsleep_signal = "false";
defparam \Run_h~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N24
fiftyfivenm_lcell_comb \s2|q~0 (
// Equation(s):
// \s2|q~0_combout  = !\Run_h~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Run_h~input_o ),
	.cin(gnd),
	.combout(\s2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \s2|q~0 .lut_mask = 16'h00FF;
defparam \s2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N25
dffeas \s2|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\s2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s2|q .is_wysiwyg = "true";
defparam \s2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N6
fiftyfivenm_lcell_comb \control1|curr_state.restart~feeder (
// Equation(s):
// \control1|curr_state.restart~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\control1|curr_state.restart~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control1|curr_state.restart~feeder .lut_mask = 16'hFFFF;
defparam \control1|curr_state.restart~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \Reset_h~input (
	.i(Reset_h),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset_h~input_o ));
// synopsys translate_off
defparam \Reset_h~input .bus_hold = "false";
defparam \Reset_h~input .listen_to_nsleep_signal = "false";
defparam \Reset_h~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N8
fiftyfivenm_lcell_comb \s1|q~0 (
// Equation(s):
// \s1|q~0_combout  = !\Reset_h~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset_h~input_o ),
	.cin(gnd),
	.combout(\s1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \s1|q~0 .lut_mask = 16'h00FF;
defparam \s1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N9
dffeas \s1|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\s1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s1|q .is_wysiwyg = "true";
defparam \s1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y51_N7
dffeas \control1|curr_state.restart (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|curr_state.restart~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.restart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.restart .is_wysiwyg = "true";
defparam \control1|curr_state.restart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N18
fiftyfivenm_lcell_comb \control1|Selector19~0 (
// Equation(s):
// \control1|Selector19~0_combout  = (\s2|q~q  & \control1|curr_state.Hold~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\s2|q~q ),
	.datad(\control1|curr_state.Hold~q ),
	.cin(gnd),
	.combout(\control1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \control1|Selector19~0 .lut_mask = 16'hF000;
defparam \control1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N19
dffeas \control1|curr_state.InitialS (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.InitialS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.InitialS .is_wysiwyg = "true";
defparam \control1|curr_state.InitialS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N4
fiftyfivenm_lcell_comb \control1|curr_state.M1~feeder (
// Equation(s):
// \control1|curr_state.M1~feeder_combout  = \control1|curr_state.InitialS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control1|curr_state.InitialS~q ),
	.cin(gnd),
	.combout(\control1|curr_state.M1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control1|curr_state.M1~feeder .lut_mask = 16'hFF00;
defparam \control1|curr_state.M1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N5
dffeas \control1|curr_state.M1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|curr_state.M1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.M1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.M1 .is_wysiwyg = "true";
defparam \control1|curr_state.M1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N13
dffeas \control1|curr_state.S1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control1|curr_state.M1~q ),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.S1 .is_wysiwyg = "true";
defparam \control1|curr_state.S1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N27
dffeas \control1|curr_state.M2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control1|curr_state.S1~q ),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.M2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.M2 .is_wysiwyg = "true";
defparam \control1|curr_state.M2 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N15
dffeas \control1|curr_state.S2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control1|curr_state.M2~q ),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.S2 .is_wysiwyg = "true";
defparam \control1|curr_state.S2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N28
fiftyfivenm_lcell_comb \control1|curr_state.M3~feeder (
// Equation(s):
// \control1|curr_state.M3~feeder_combout  = \control1|curr_state.S2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control1|curr_state.S2~q ),
	.cin(gnd),
	.combout(\control1|curr_state.M3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control1|curr_state.M3~feeder .lut_mask = 16'hFF00;
defparam \control1|curr_state.M3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N29
dffeas \control1|curr_state.M3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|curr_state.M3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.M3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.M3 .is_wysiwyg = "true";
defparam \control1|curr_state.M3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N24
fiftyfivenm_lcell_comb \control1|curr_state.S3~feeder (
// Equation(s):
// \control1|curr_state.S3~feeder_combout  = \control1|curr_state.M3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control1|curr_state.M3~q ),
	.cin(gnd),
	.combout(\control1|curr_state.S3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control1|curr_state.S3~feeder .lut_mask = 16'hFF00;
defparam \control1|curr_state.S3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N25
dffeas \control1|curr_state.S3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|curr_state.S3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.S3 .is_wysiwyg = "true";
defparam \control1|curr_state.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N18
fiftyfivenm_lcell_comb \control1|curr_state.M4~feeder (
// Equation(s):
// \control1|curr_state.M4~feeder_combout  = \control1|curr_state.S3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control1|curr_state.S3~q ),
	.cin(gnd),
	.combout(\control1|curr_state.M4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control1|curr_state.M4~feeder .lut_mask = 16'hFF00;
defparam \control1|curr_state.M4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N19
dffeas \control1|curr_state.M4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|curr_state.M4~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.M4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.M4 .is_wysiwyg = "true";
defparam \control1|curr_state.M4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
fiftyfivenm_lcell_comb \control1|curr_state.S4~feeder (
// Equation(s):
// \control1|curr_state.S4~feeder_combout  = \control1|curr_state.M4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control1|curr_state.M4~q ),
	.cin(gnd),
	.combout(\control1|curr_state.S4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control1|curr_state.S4~feeder .lut_mask = 16'hFF00;
defparam \control1|curr_state.S4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N21
dffeas \control1|curr_state.S4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|curr_state.S4~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.S4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.S4 .is_wysiwyg = "true";
defparam \control1|curr_state.S4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N22
fiftyfivenm_lcell_comb \control1|curr_state.M5~feeder (
// Equation(s):
// \control1|curr_state.M5~feeder_combout  = \control1|curr_state.S4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control1|curr_state.S4~q ),
	.cin(gnd),
	.combout(\control1|curr_state.M5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control1|curr_state.M5~feeder .lut_mask = 16'hFF00;
defparam \control1|curr_state.M5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N23
dffeas \control1|curr_state.M5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|curr_state.M5~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.M5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.M5 .is_wysiwyg = "true";
defparam \control1|curr_state.M5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N10
fiftyfivenm_lcell_comb \control1|curr_state.S5~feeder (
// Equation(s):
// \control1|curr_state.S5~feeder_combout  = \control1|curr_state.M5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\control1|curr_state.M5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control1|curr_state.S5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control1|curr_state.S5~feeder .lut_mask = 16'hF0F0;
defparam \control1|curr_state.S5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N11
dffeas \control1|curr_state.S5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|curr_state.S5~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.S5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.S5 .is_wysiwyg = "true";
defparam \control1|curr_state.S5 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y51_N23
dffeas \control1|curr_state.M6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control1|curr_state.S5~q ),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.M6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.M6 .is_wysiwyg = "true";
defparam \control1|curr_state.M6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N30
fiftyfivenm_lcell_comb \control1|curr_state.S6~feeder (
// Equation(s):
// \control1|curr_state.S6~feeder_combout  = \control1|curr_state.M6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control1|curr_state.M6~q ),
	.cin(gnd),
	.combout(\control1|curr_state.S6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control1|curr_state.S6~feeder .lut_mask = 16'hFF00;
defparam \control1|curr_state.S6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N31
dffeas \control1|curr_state.S6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|curr_state.S6~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.S6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.S6 .is_wysiwyg = "true";
defparam \control1|curr_state.S6 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N17
dffeas \control1|curr_state.M7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control1|curr_state.S6~q ),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.M7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.M7 .is_wysiwyg = "true";
defparam \control1|curr_state.M7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N2
fiftyfivenm_lcell_comb \control1|curr_state.S7~feeder (
// Equation(s):
// \control1|curr_state.S7~feeder_combout  = \control1|curr_state.M7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\control1|curr_state.M7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control1|curr_state.S7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control1|curr_state.S7~feeder .lut_mask = 16'hF0F0;
defparam \control1|curr_state.S7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N3
dffeas \control1|curr_state.S7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|curr_state.S7~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.S7 .is_wysiwyg = "true";
defparam \control1|curr_state.S7 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y51_N29
dffeas \control1|curr_state.M8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control1|curr_state.S7~q ),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.M8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.M8 .is_wysiwyg = "true";
defparam \control1|curr_state.M8 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y51_N21
dffeas \control1|curr_state.S8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control1|curr_state.M8~q ),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.S8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.S8 .is_wysiwyg = "true";
defparam \control1|curr_state.S8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N6
fiftyfivenm_lcell_comb \control1|Selector20~0 (
// Equation(s):
// \control1|Selector20~0_combout  = (\control1|curr_state.S8~q ) # ((\s2|q~q  & \control1|curr_state.Finished~q ))

	.dataa(\control1|curr_state.S8~q ),
	.datab(\s2|q~q ),
	.datac(\control1|curr_state.Finished~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \control1|Selector20~0 .lut_mask = 16'hEAEA;
defparam \control1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N7
dffeas \control1|curr_state.Finished (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.Finished~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.Finished .is_wysiwyg = "true";
defparam \control1|curr_state.Finished .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N14
fiftyfivenm_lcell_comb \control1|Selector0~0 (
// Equation(s):
// \control1|Selector0~0_combout  = (!\s2|q~q  & ((\control1|curr_state.Finished~q ) # ((!\s3|q~q  & \control1|curr_state.Hold~q ))))

	.dataa(\s3|q~q ),
	.datab(\s2|q~q ),
	.datac(\control1|curr_state.Hold~q ),
	.datad(\control1|curr_state.Finished~q ),
	.cin(gnd),
	.combout(\control1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control1|Selector0~0 .lut_mask = 16'h3310;
defparam \control1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N0
fiftyfivenm_lcell_comb \control1|Selector0~1 (
// Equation(s):
// \control1|Selector0~1_combout  = (\control1|curr_state.ClearXA_LoadB~q ) # ((\control1|Selector0~0_combout ) # (!\control1|curr_state.restart~q ))

	.dataa(\control1|curr_state.ClearXA_LoadB~q ),
	.datab(gnd),
	.datac(\control1|curr_state.restart~q ),
	.datad(\control1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\control1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control1|Selector0~1 .lut_mask = 16'hFFAF;
defparam \control1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N1
dffeas \control1|curr_state.Hold (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.Hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.Hold .is_wysiwyg = "true";
defparam \control1|curr_state.Hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N12
fiftyfivenm_lcell_comb \control1|Selector18~0 (
// Equation(s):
// \control1|Selector18~0_combout  = (\s3|q~q  & (!\s2|q~q  & \control1|curr_state.Hold~q ))

	.dataa(\s3|q~q ),
	.datab(gnd),
	.datac(\s2|q~q ),
	.datad(\control1|curr_state.Hold~q ),
	.cin(gnd),
	.combout(\control1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \control1|Selector18~0 .lut_mask = 16'h0A00;
defparam \control1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N13
dffeas \control1|curr_state.ClearXA_LoadB (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(!\s1|q~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control1|curr_state.ClearXA_LoadB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control1|curr_state.ClearXA_LoadB .is_wysiwyg = "true";
defparam \control1|curr_state.ClearXA_LoadB .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \Din[3]~input (
	.i(Din[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[3]~input_o ));
// synopsys translate_off
defparam \Din[3]~input .bus_hold = "false";
defparam \Din[3]~input .listen_to_nsleep_signal = "false";
defparam \Din[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \Din[4]~input (
	.i(Din[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[4]~input_o ));
// synopsys translate_off
defparam \Din[4]~input .bus_hold = "false";
defparam \Din[4]~input .listen_to_nsleep_signal = "false";
defparam \Din[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \Din[5]~input (
	.i(Din[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[5]~input_o ));
// synopsys translate_off
defparam \Din[5]~input .bus_hold = "false";
defparam \Din[5]~input .listen_to_nsleep_signal = "false";
defparam \Din[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \Din[6]~input (
	.i(Din[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[6]~input_o ));
// synopsys translate_off
defparam \Din[6]~input .bus_hold = "false";
defparam \Din[6]~input .listen_to_nsleep_signal = "false";
defparam \Din[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \Din[0]~input (
	.i(Din[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[0]~input_o ));
// synopsys translate_off
defparam \Din[0]~input .bus_hold = "false";
defparam \Din[0]~input .listen_to_nsleep_signal = "false";
defparam \Din[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \Din[1]~input (
	.i(Din[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[1]~input_o ));
// synopsys translate_off
defparam \Din[1]~input .bus_hold = "false";
defparam \Din[1]~input .listen_to_nsleep_signal = "false";
defparam \Din[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N2
fiftyfivenm_lcell_comb \regB|Data_Out~2 (
// Equation(s):
// \regB|Data_Out~2_combout  = (\control1|curr_state.ClearXA_LoadB~q  & (\Din[1]~input_o )) # (!\control1|curr_state.ClearXA_LoadB~q  & ((\regB|Data_Out [2])))

	.dataa(gnd),
	.datab(\Din[1]~input_o ),
	.datac(\control1|curr_state.ClearXA_LoadB~q ),
	.datad(\regB|Data_Out [2]),
	.cin(gnd),
	.combout(\regB|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~2 .lut_mask = 16'hCFC0;
defparam \regB|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N14
fiftyfivenm_lcell_comb \control1|WideOr19~0 (
// Equation(s):
// \control1|WideOr19~0_combout  = (!\control1|curr_state.S1~q  & (!\control1|curr_state.S3~q  & (!\control1|curr_state.S2~q  & !\control1|curr_state.S4~q )))

	.dataa(\control1|curr_state.S1~q ),
	.datab(\control1|curr_state.S3~q ),
	.datac(\control1|curr_state.S2~q ),
	.datad(\control1|curr_state.S4~q ),
	.cin(gnd),
	.combout(\control1|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \control1|WideOr19~0 .lut_mask = 16'h0001;
defparam \control1|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N16
fiftyfivenm_lcell_comb \control1|WideOr19~1 (
// Equation(s):
// \control1|WideOr19~1_combout  = (!\control1|curr_state.S8~q  & (!\control1|curr_state.S7~q  & (!\control1|curr_state.S6~q  & !\control1|curr_state.S5~q )))

	.dataa(\control1|curr_state.S8~q ),
	.datab(\control1|curr_state.S7~q ),
	.datac(\control1|curr_state.S6~q ),
	.datad(\control1|curr_state.S5~q ),
	.cin(gnd),
	.combout(\control1|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \control1|WideOr19~1 .lut_mask = 16'h0001;
defparam \control1|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N26
fiftyfivenm_lcell_comb \regB|Data_Out[2]~1 (
// Equation(s):
// \regB|Data_Out[2]~1_combout  = (\control1|curr_state.ClearXA_LoadB~q ) # ((!\control1|WideOr19~1_combout ) # (!\control1|WideOr19~0_combout ))

	.dataa(\control1|curr_state.ClearXA_LoadB~q ),
	.datab(\control1|WideOr19~0_combout ),
	.datac(gnd),
	.datad(\control1|WideOr19~1_combout ),
	.cin(gnd),
	.combout(\regB|Data_Out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out[2]~1 .lut_mask = 16'hBBFF;
defparam \regB|Data_Out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N3
dffeas \regB|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(\control1|curr_state.restart~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[1] .is_wysiwyg = "true";
defparam \regB|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N4
fiftyfivenm_lcell_comb \regB|Data_Out~0 (
// Equation(s):
// \regB|Data_Out~0_combout  = (\control1|curr_state.ClearXA_LoadB~q  & (\Din[0]~input_o )) # (!\control1|curr_state.ClearXA_LoadB~q  & ((\regB|Data_Out [1])))

	.dataa(gnd),
	.datab(\Din[0]~input_o ),
	.datac(\control1|curr_state.ClearXA_LoadB~q ),
	.datad(\regB|Data_Out [1]),
	.cin(gnd),
	.combout(\regB|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~0 .lut_mask = 16'hCFC0;
defparam \regB|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N5
dffeas \regB|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(\control1|curr_state.restart~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[0] .is_wysiwyg = "true";
defparam \regB|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N22
fiftyfivenm_lcell_comb \control1|WideOr20~1 (
// Equation(s):
// \control1|WideOr20~1_combout  = (\control1|curr_state.M5~q ) # ((\control1|curr_state.M7~q ) # ((\control1|curr_state.M6~q ) # (\control1|curr_state.M8~q )))

	.dataa(\control1|curr_state.M5~q ),
	.datab(\control1|curr_state.M7~q ),
	.datac(\control1|curr_state.M6~q ),
	.datad(\control1|curr_state.M8~q ),
	.cin(gnd),
	.combout(\control1|WideOr20~1_combout ),
	.cout());
// synopsys translate_off
defparam \control1|WideOr20~1 .lut_mask = 16'hFFFE;
defparam \control1|WideOr20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N12
fiftyfivenm_lcell_comb \control1|WideOr20~0 (
// Equation(s):
// \control1|WideOr20~0_combout  = (\control1|curr_state.M2~q ) # ((\control1|curr_state.M4~q ) # ((\control1|curr_state.M1~q ) # (\control1|curr_state.M3~q )))

	.dataa(\control1|curr_state.M2~q ),
	.datab(\control1|curr_state.M4~q ),
	.datac(\control1|curr_state.M1~q ),
	.datad(\control1|curr_state.M3~q ),
	.cin(gnd),
	.combout(\control1|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \control1|WideOr20~0 .lut_mask = 16'hFFFE;
defparam \control1|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N0
fiftyfivenm_lcell_comb \control1|Selector21~0 (
// Equation(s):
// \control1|Selector21~0_combout  = (\regB|Data_Out [0] & ((\control1|WideOr20~1_combout ) # (\control1|WideOr20~0_combout )))

	.dataa(gnd),
	.datab(\regB|Data_Out [0]),
	.datac(\control1|WideOr20~1_combout ),
	.datad(\control1|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\control1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \control1|Selector21~0 .lut_mask = 16'hCCC0;
defparam \control1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N28
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\control1|curr_state.ClearXA_LoadB~q ) # ((\control1|curr_state.InitialS~q ) # (!\control1|curr_state.restart~q ))

	.dataa(\control1|curr_state.ClearXA_LoadB~q ),
	.datab(\control1|curr_state.InitialS~q ),
	.datac(gnd),
	.datad(\control1|curr_state.restart~q ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hEEFF;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N30
fiftyfivenm_lcell_comb \regX|din~1 (
// Equation(s):
// \regX|din~1_combout  = (!\comb~0_combout  & (\regB|Data_Out [0] & ((\control1|WideOr20~1_combout ) # (\control1|WideOr20~0_combout ))))

	.dataa(\control1|WideOr20~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\regB|Data_Out [0]),
	.datad(\control1|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\regX|din~1_combout ),
	.cout());
// synopsys translate_off
defparam \regX|din~1 .lut_mask = 16'h3020;
defparam \regX|din~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \Din[7]~input (
	.i(Din[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[7]~input_o ));
// synopsys translate_off
defparam \Din[7]~input .bus_hold = "false";
defparam \Din[7]~input .listen_to_nsleep_signal = "false";
defparam \Din[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N14
fiftyfivenm_lcell_comb \adderStoA|AD2|s~0 (
// Equation(s):
// \adderStoA|AD2|s~0_combout  = \regA|Data_Out [7] $ (\Din[7]~input_o  $ (((\regB|Data_Out [0] & \control1|curr_state.M8~q ))))

	.dataa(\regA|Data_Out [7]),
	.datab(\Din[7]~input_o ),
	.datac(\regB|Data_Out [0]),
	.datad(\control1|curr_state.M8~q ),
	.cin(gnd),
	.combout(\adderStoA|AD2|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD2|s~0 .lut_mask = 16'h9666;
defparam \adderStoA|AD2|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N8
fiftyfivenm_lcell_comb \regX|din~0 (
// Equation(s):
// \regX|din~0_combout  = (!\comb~0_combout  & (\regX|Data_Out~q  & !\control1|Selector21~0_combout ))

	.dataa(gnd),
	.datab(\comb~0_combout ),
	.datac(\regX|Data_Out~q ),
	.datad(\control1|Selector21~0_combout ),
	.cin(gnd),
	.combout(\regX|din~0_combout ),
	.cout());
// synopsys translate_off
defparam \regX|din~0 .lut_mask = 16'h0030;
defparam \regX|din~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N14
fiftyfivenm_lcell_comb \control1|Fn~0 (
// Equation(s):
// \control1|Fn~0_combout  = (\regB|Data_Out [0] & \control1|curr_state.M8~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regB|Data_Out [0]),
	.datad(\control1|curr_state.M8~q ),
	.cin(gnd),
	.combout(\control1|Fn~0_combout ),
	.cout());
// synopsys translate_off
defparam \control1|Fn~0 .lut_mask = 16'hF000;
defparam \control1|Fn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N8
fiftyfivenm_lcell_comb \adderStoA|AD0|FA0|c~0 (
// Equation(s):
// \adderStoA|AD0|FA0|c~0_combout  = (\Din[0]~input_o  & (\regA|Data_Out [0])) # (!\Din[0]~input_o  & (((\regB|Data_Out [0] & \control1|curr_state.M8~q ))))

	.dataa(\Din[0]~input_o ),
	.datab(\regA|Data_Out [0]),
	.datac(\regB|Data_Out [0]),
	.datad(\control1|curr_state.M8~q ),
	.cin(gnd),
	.combout(\adderStoA|AD0|FA0|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD0|FA0|c~0 .lut_mask = 16'hD888;
defparam \adderStoA|AD0|FA0|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N10
fiftyfivenm_lcell_comb \adderStoA|AD0|FA1|c~0 (
// Equation(s):
// \adderStoA|AD0|FA1|c~0_combout  = (\regA|Data_Out [1] & ((\adderStoA|AD0|FA0|c~0_combout ) # (\Din[1]~input_o  $ (\control1|Fn~0_combout )))) # (!\regA|Data_Out [1] & (\adderStoA|AD0|FA0|c~0_combout  & (\Din[1]~input_o  $ (\control1|Fn~0_combout ))))

	.dataa(\regA|Data_Out [1]),
	.datab(\Din[1]~input_o ),
	.datac(\adderStoA|AD0|FA0|c~0_combout ),
	.datad(\control1|Fn~0_combout ),
	.cin(gnd),
	.combout(\adderStoA|AD0|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD0|FA1|c~0 .lut_mask = 16'hB2E8;
defparam \adderStoA|AD0|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N16
fiftyfivenm_lcell_comb \adderStoA|AD0|FA2|c~0 (
// Equation(s):
// \adderStoA|AD0|FA2|c~0_combout  = (\regA|Data_Out [2] & ((\adderStoA|AD0|FA1|c~0_combout ) # (\control1|Fn~0_combout  $ (\Din[2]~input_o )))) # (!\regA|Data_Out [2] & (\adderStoA|AD0|FA1|c~0_combout  & (\control1|Fn~0_combout  $ (\Din[2]~input_o ))))

	.dataa(\control1|Fn~0_combout ),
	.datab(\regA|Data_Out [2]),
	.datac(\Din[2]~input_o ),
	.datad(\adderStoA|AD0|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\adderStoA|AD0|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD0|FA2|c~0 .lut_mask = 16'hDE48;
defparam \adderStoA|AD0|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N14
fiftyfivenm_lcell_comb \adderStoA|AD0|FA3|c~0 (
// Equation(s):
// \adderStoA|AD0|FA3|c~0_combout  = (\regA|Data_Out [3] & ((\adderStoA|AD0|FA2|c~0_combout ) # (\control1|Fn~0_combout  $ (\Din[3]~input_o )))) # (!\regA|Data_Out [3] & (\adderStoA|AD0|FA2|c~0_combout  & (\control1|Fn~0_combout  $ (\Din[3]~input_o ))))

	.dataa(\control1|Fn~0_combout ),
	.datab(\Din[3]~input_o ),
	.datac(\regA|Data_Out [3]),
	.datad(\adderStoA|AD0|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\adderStoA|AD0|FA3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD0|FA3|c~0 .lut_mask = 16'hF660;
defparam \adderStoA|AD0|FA3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N12
fiftyfivenm_lcell_comb \adderStoA|AD1|FA0|c~0 (
// Equation(s):
// \adderStoA|AD1|FA0|c~0_combout  = (\regA|Data_Out [4] & ((\adderStoA|AD0|FA3|c~0_combout ) # (\control1|Fn~0_combout  $ (\Din[4]~input_o )))) # (!\regA|Data_Out [4] & (\adderStoA|AD0|FA3|c~0_combout  & (\control1|Fn~0_combout  $ (\Din[4]~input_o ))))

	.dataa(\regA|Data_Out [4]),
	.datab(\control1|Fn~0_combout ),
	.datac(\Din[4]~input_o ),
	.datad(\adderStoA|AD0|FA3|c~0_combout ),
	.cin(gnd),
	.combout(\adderStoA|AD1|FA0|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD1|FA0|c~0 .lut_mask = 16'hBE28;
defparam \adderStoA|AD1|FA0|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N16
fiftyfivenm_lcell_comb \adderStoA|AD1|FA1|c~0 (
// Equation(s):
// \adderStoA|AD1|FA1|c~0_combout  = (\regA|Data_Out [5] & ((\adderStoA|AD1|FA0|c~0_combout ) # (\control1|Fn~0_combout  $ (\Din[5]~input_o )))) # (!\regA|Data_Out [5] & (\adderStoA|AD1|FA0|c~0_combout  & (\control1|Fn~0_combout  $ (\Din[5]~input_o ))))

	.dataa(\regA|Data_Out [5]),
	.datab(\control1|Fn~0_combout ),
	.datac(\Din[5]~input_o ),
	.datad(\adderStoA|AD1|FA0|c~0_combout ),
	.cin(gnd),
	.combout(\adderStoA|AD1|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD1|FA1|c~0 .lut_mask = 16'hBE28;
defparam \adderStoA|AD1|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N28
fiftyfivenm_lcell_comb \adderStoA|AD1|FA2|c~0 (
// Equation(s):
// \adderStoA|AD1|FA2|c~0_combout  = (\regA|Data_Out [6] & ((\adderStoA|AD1|FA1|c~0_combout ) # (\control1|Fn~0_combout  $ (\Din[6]~input_o )))) # (!\regA|Data_Out [6] & (\adderStoA|AD1|FA1|c~0_combout  & (\control1|Fn~0_combout  $ (\Din[6]~input_o ))))

	.dataa(\control1|Fn~0_combout ),
	.datab(\Din[6]~input_o ),
	.datac(\regA|Data_Out [6]),
	.datad(\adderStoA|AD1|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\adderStoA|AD1|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD1|FA2|c~0 .lut_mask = 16'hF660;
defparam \adderStoA|AD1|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N20
fiftyfivenm_lcell_comb \adderStoA|AD1|FA3|c~0 (
// Equation(s):
// \adderStoA|AD1|FA3|c~0_combout  = (\regA|Data_Out [7] & ((\adderStoA|AD1|FA2|c~0_combout ) # (\control1|Fn~0_combout  $ (\Din[7]~input_o )))) # (!\regA|Data_Out [7] & (\adderStoA|AD1|FA2|c~0_combout  & (\control1|Fn~0_combout  $ (\Din[7]~input_o ))))

	.dataa(\control1|Fn~0_combout ),
	.datab(\Din[7]~input_o ),
	.datac(\regA|Data_Out [7]),
	.datad(\adderStoA|AD1|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\adderStoA|AD1|FA3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD1|FA3|c~0 .lut_mask = 16'hF660;
defparam \adderStoA|AD1|FA3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N4
fiftyfivenm_lcell_comb \regX|din~2 (
// Equation(s):
// \regX|din~2_combout  = (\regX|din~0_combout ) # ((\regX|din~1_combout  & (\adderStoA|AD2|s~0_combout  $ (\adderStoA|AD1|FA3|c~0_combout ))))

	.dataa(\regX|din~1_combout ),
	.datab(\adderStoA|AD2|s~0_combout ),
	.datac(\regX|din~0_combout ),
	.datad(\adderStoA|AD1|FA3|c~0_combout ),
	.cin(gnd),
	.combout(\regX|din~2_combout ),
	.cout());
// synopsys translate_off
defparam \regX|din~2 .lut_mask = 16'hF2F8;
defparam \regX|din~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N5
dffeas \regX|Data_Out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regX|din~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regX|Data_Out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regX|Data_Out .is_wysiwyg = "true";
defparam \regX|Data_Out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N26
fiftyfivenm_lcell_comb \regA|Data_Out~8 (
// Equation(s):
// \regA|Data_Out~8_combout  = (\control1|Selector21~0_combout  & ((\adderStoA|AD2|s~0_combout  $ (\adderStoA|AD1|FA2|c~0_combout )))) # (!\control1|Selector21~0_combout  & (\regX|Data_Out~q ))

	.dataa(\control1|Selector21~0_combout ),
	.datab(\regX|Data_Out~q ),
	.datac(\adderStoA|AD2|s~0_combout ),
	.datad(\adderStoA|AD1|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\regA|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out~8 .lut_mask = 16'h4EE4;
defparam \regA|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N20
fiftyfivenm_lcell_comb \regA|Data_Out[4]~1 (
// Equation(s):
// \regA|Data_Out[4]~1_combout  = ((\control1|Selector21~0_combout ) # (!\control1|WideOr19~0_combout )) # (!\control1|WideOr19~1_combout )

	.dataa(\control1|WideOr19~1_combout ),
	.datab(\control1|Selector21~0_combout ),
	.datac(gnd),
	.datad(\control1|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\regA|Data_Out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[4]~1 .lut_mask = 16'hDDFF;
defparam \regA|Data_Out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N27
dffeas \regA|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regA|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[7] .is_wysiwyg = "true";
defparam \regA|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N10
fiftyfivenm_lcell_comb \adderStoA|AD1|FA2|s~0 (
// Equation(s):
// \adderStoA|AD1|FA2|s~0_combout  = \regA|Data_Out [6] $ (\Din[6]~input_o  $ (((\control1|curr_state.M8~q  & \regB|Data_Out [0]))))

	.dataa(\control1|curr_state.M8~q ),
	.datab(\regB|Data_Out [0]),
	.datac(\regA|Data_Out [6]),
	.datad(\Din[6]~input_o ),
	.cin(gnd),
	.combout(\adderStoA|AD1|FA2|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD1|FA2|s~0 .lut_mask = 16'h8778;
defparam \adderStoA|AD1|FA2|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N0
fiftyfivenm_lcell_comb \regA|Data_Out~7 (
// Equation(s):
// \regA|Data_Out~7_combout  = (\control1|Selector21~0_combout  & ((\adderStoA|AD1|FA2|s~0_combout  $ (\adderStoA|AD1|FA1|c~0_combout )))) # (!\control1|Selector21~0_combout  & (\regA|Data_Out [7]))

	.dataa(\regA|Data_Out [7]),
	.datab(\adderStoA|AD1|FA2|s~0_combout ),
	.datac(\control1|Selector21~0_combout ),
	.datad(\adderStoA|AD1|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\regA|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out~7 .lut_mask = 16'h3ACA;
defparam \regA|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N1
dffeas \regA|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regA|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[6] .is_wysiwyg = "true";
defparam \regA|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N22
fiftyfivenm_lcell_comb \adderStoA|AD1|FA1|s (
// Equation(s):
// \adderStoA|AD1|FA1|s~combout  = \regA|Data_Out [5] $ (\control1|Fn~0_combout  $ (\Din[5]~input_o  $ (\adderStoA|AD1|FA0|c~0_combout )))

	.dataa(\regA|Data_Out [5]),
	.datab(\control1|Fn~0_combout ),
	.datac(\Din[5]~input_o ),
	.datad(\adderStoA|AD1|FA0|c~0_combout ),
	.cin(gnd),
	.combout(\adderStoA|AD1|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD1|FA1|s .lut_mask = 16'h6996;
defparam \adderStoA|AD1|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N2
fiftyfivenm_lcell_comb \regA|Data_Out~6 (
// Equation(s):
// \regA|Data_Out~6_combout  = (\control1|Selector21~0_combout  & ((\adderStoA|AD1|FA1|s~combout ))) # (!\control1|Selector21~0_combout  & (\regA|Data_Out [6]))

	.dataa(\regA|Data_Out [6]),
	.datab(gnd),
	.datac(\control1|Selector21~0_combout ),
	.datad(\adderStoA|AD1|FA1|s~combout ),
	.cin(gnd),
	.combout(\regA|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out~6 .lut_mask = 16'hFA0A;
defparam \regA|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N3
dffeas \regA|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regA|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[5] .is_wysiwyg = "true";
defparam \regA|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N18
fiftyfivenm_lcell_comb \adderStoA|AD1|FA0|s~0 (
// Equation(s):
// \adderStoA|AD1|FA0|s~0_combout  = \Din[4]~input_o  $ (\regA|Data_Out [4] $ (((\regB|Data_Out [0] & \control1|curr_state.M8~q ))))

	.dataa(\Din[4]~input_o ),
	.datab(\regB|Data_Out [0]),
	.datac(\control1|curr_state.M8~q ),
	.datad(\regA|Data_Out [4]),
	.cin(gnd),
	.combout(\adderStoA|AD1|FA0|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD1|FA0|s~0 .lut_mask = 16'h956A;
defparam \adderStoA|AD1|FA0|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N24
fiftyfivenm_lcell_comb \regA|Data_Out~5 (
// Equation(s):
// \regA|Data_Out~5_combout  = (\control1|Selector21~0_combout  & ((\adderStoA|AD0|FA3|c~0_combout  $ (\adderStoA|AD1|FA0|s~0_combout )))) # (!\control1|Selector21~0_combout  & (\regA|Data_Out [5]))

	.dataa(\control1|Selector21~0_combout ),
	.datab(\regA|Data_Out [5]),
	.datac(\adderStoA|AD0|FA3|c~0_combout ),
	.datad(\adderStoA|AD1|FA0|s~0_combout ),
	.cin(gnd),
	.combout(\regA|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out~5 .lut_mask = 16'h4EE4;
defparam \regA|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N25
dffeas \regA|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regA|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[4] .is_wysiwyg = "true";
defparam \regA|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N24
fiftyfivenm_lcell_comb \adderStoA|AD0|FA3|s (
// Equation(s):
// \adderStoA|AD0|FA3|s~combout  = \control1|Fn~0_combout  $ (\Din[3]~input_o  $ (\adderStoA|AD0|FA2|c~0_combout  $ (\regA|Data_Out [3])))

	.dataa(\control1|Fn~0_combout ),
	.datab(\Din[3]~input_o ),
	.datac(\adderStoA|AD0|FA2|c~0_combout ),
	.datad(\regA|Data_Out [3]),
	.cin(gnd),
	.combout(\adderStoA|AD0|FA3|s~combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD0|FA3|s .lut_mask = 16'h6996;
defparam \adderStoA|AD0|FA3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N22
fiftyfivenm_lcell_comb \regA|Data_Out~4 (
// Equation(s):
// \regA|Data_Out~4_combout  = (\control1|Selector21~0_combout  & ((\adderStoA|AD0|FA3|s~combout ))) # (!\control1|Selector21~0_combout  & (\regA|Data_Out [4]))

	.dataa(gnd),
	.datab(\regA|Data_Out [4]),
	.datac(\control1|Selector21~0_combout ),
	.datad(\adderStoA|AD0|FA3|s~combout ),
	.cin(gnd),
	.combout(\regA|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out~4 .lut_mask = 16'hFC0C;
defparam \regA|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N23
dffeas \regA|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regA|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[3] .is_wysiwyg = "true";
defparam \regA|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N2
fiftyfivenm_lcell_comb \adderStoA|AD0|FA2|s (
// Equation(s):
// \adderStoA|AD0|FA2|s~combout  = \control1|Fn~0_combout  $ (\Din[2]~input_o  $ (\regA|Data_Out [2] $ (\adderStoA|AD0|FA1|c~0_combout )))

	.dataa(\control1|Fn~0_combout ),
	.datab(\Din[2]~input_o ),
	.datac(\regA|Data_Out [2]),
	.datad(\adderStoA|AD0|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\adderStoA|AD0|FA2|s~combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD0|FA2|s .lut_mask = 16'h6996;
defparam \adderStoA|AD0|FA2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N20
fiftyfivenm_lcell_comb \regA|Data_Out~3 (
// Equation(s):
// \regA|Data_Out~3_combout  = (\control1|Selector21~0_combout  & ((\adderStoA|AD0|FA2|s~combout ))) # (!\control1|Selector21~0_combout  & (\regA|Data_Out [3]))

	.dataa(\regA|Data_Out [3]),
	.datab(gnd),
	.datac(\control1|Selector21~0_combout ),
	.datad(\adderStoA|AD0|FA2|s~combout ),
	.cin(gnd),
	.combout(\regA|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out~3 .lut_mask = 16'hFA0A;
defparam \regA|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N21
dffeas \regA|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regA|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[2] .is_wysiwyg = "true";
defparam \regA|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N22
fiftyfivenm_lcell_comb \adderStoA|AD0|FA1|s (
// Equation(s):
// \adderStoA|AD0|FA1|s~combout  = \control1|Fn~0_combout  $ (\Din[1]~input_o  $ (\adderStoA|AD0|FA0|c~0_combout  $ (\regA|Data_Out [1])))

	.dataa(\control1|Fn~0_combout ),
	.datab(\Din[1]~input_o ),
	.datac(\adderStoA|AD0|FA0|c~0_combout ),
	.datad(\regA|Data_Out [1]),
	.cin(gnd),
	.combout(\adderStoA|AD0|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \adderStoA|AD0|FA1|s .lut_mask = 16'h6996;
defparam \adderStoA|AD0|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N30
fiftyfivenm_lcell_comb \regA|Data_Out~2 (
// Equation(s):
// \regA|Data_Out~2_combout  = (\control1|Selector21~0_combout  & ((\adderStoA|AD0|FA1|s~combout ))) # (!\control1|Selector21~0_combout  & (\regA|Data_Out [2]))

	.dataa(gnd),
	.datab(\regA|Data_Out [2]),
	.datac(\control1|Selector21~0_combout ),
	.datad(\adderStoA|AD0|FA1|s~combout ),
	.cin(gnd),
	.combout(\regA|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out~2 .lut_mask = 16'hFC0C;
defparam \regA|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N31
dffeas \regA|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regA|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[1] .is_wysiwyg = "true";
defparam \regA|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N4
fiftyfivenm_lcell_comb \regA|Data_Out~0 (
// Equation(s):
// \regA|Data_Out~0_combout  = (\control1|Selector21~0_combout  & (\Din[0]~input_o  $ ((\regA|Data_Out [0])))) # (!\control1|Selector21~0_combout  & (((\regA|Data_Out [1]))))

	.dataa(\control1|Selector21~0_combout ),
	.datab(\Din[0]~input_o ),
	.datac(\regA|Data_Out [0]),
	.datad(\regA|Data_Out [1]),
	.cin(gnd),
	.combout(\regA|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out~0 .lut_mask = 16'h7D28;
defparam \regA|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N5
dffeas \regA|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regA|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[0] .is_wysiwyg = "true";
defparam \regA|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N18
fiftyfivenm_lcell_comb \regB|Data_Out~8 (
// Equation(s):
// \regB|Data_Out~8_combout  = (\control1|curr_state.ClearXA_LoadB~q  & ((\Din[7]~input_o ))) # (!\control1|curr_state.ClearXA_LoadB~q  & (\regA|Data_Out [0]))

	.dataa(\regA|Data_Out [0]),
	.datab(gnd),
	.datac(\control1|curr_state.ClearXA_LoadB~q ),
	.datad(\Din[7]~input_o ),
	.cin(gnd),
	.combout(\regB|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~8 .lut_mask = 16'hFA0A;
defparam \regB|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N19
dffeas \regB|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(\control1|curr_state.restart~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[7] .is_wysiwyg = "true";
defparam \regB|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N16
fiftyfivenm_lcell_comb \regB|Data_Out~7 (
// Equation(s):
// \regB|Data_Out~7_combout  = (\control1|curr_state.ClearXA_LoadB~q  & (\Din[6]~input_o )) # (!\control1|curr_state.ClearXA_LoadB~q  & ((\regB|Data_Out [7])))

	.dataa(gnd),
	.datab(\Din[6]~input_o ),
	.datac(\control1|curr_state.ClearXA_LoadB~q ),
	.datad(\regB|Data_Out [7]),
	.cin(gnd),
	.combout(\regB|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~7 .lut_mask = 16'hCFC0;
defparam \regB|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N17
dffeas \regB|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(\control1|curr_state.restart~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[6] .is_wysiwyg = "true";
defparam \regB|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N30
fiftyfivenm_lcell_comb \regB|Data_Out~6 (
// Equation(s):
// \regB|Data_Out~6_combout  = (\control1|curr_state.ClearXA_LoadB~q  & (\Din[5]~input_o )) # (!\control1|curr_state.ClearXA_LoadB~q  & ((\regB|Data_Out [6])))

	.dataa(gnd),
	.datab(\control1|curr_state.ClearXA_LoadB~q ),
	.datac(\Din[5]~input_o ),
	.datad(\regB|Data_Out [6]),
	.cin(gnd),
	.combout(\regB|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~6 .lut_mask = 16'hF3C0;
defparam \regB|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N31
dffeas \regB|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(\control1|curr_state.restart~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[5] .is_wysiwyg = "true";
defparam \regB|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N24
fiftyfivenm_lcell_comb \regB|Data_Out~5 (
// Equation(s):
// \regB|Data_Out~5_combout  = (\control1|curr_state.ClearXA_LoadB~q  & (\Din[4]~input_o )) # (!\control1|curr_state.ClearXA_LoadB~q  & ((\regB|Data_Out [5])))

	.dataa(\Din[4]~input_o ),
	.datab(gnd),
	.datac(\control1|curr_state.ClearXA_LoadB~q ),
	.datad(\regB|Data_Out [5]),
	.cin(gnd),
	.combout(\regB|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~5 .lut_mask = 16'hAFA0;
defparam \regB|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N25
dffeas \regB|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(\control1|curr_state.restart~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[4] .is_wysiwyg = "true";
defparam \regB|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N10
fiftyfivenm_lcell_comb \regB|Data_Out~4 (
// Equation(s):
// \regB|Data_Out~4_combout  = (\control1|curr_state.ClearXA_LoadB~q  & (\Din[3]~input_o )) # (!\control1|curr_state.ClearXA_LoadB~q  & ((\regB|Data_Out [4])))

	.dataa(gnd),
	.datab(\Din[3]~input_o ),
	.datac(\control1|curr_state.ClearXA_LoadB~q ),
	.datad(\regB|Data_Out [4]),
	.cin(gnd),
	.combout(\regB|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~4 .lut_mask = 16'hCFC0;
defparam \regB|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N11
dffeas \regB|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(\control1|curr_state.restart~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[3] .is_wysiwyg = "true";
defparam \regB|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N28
fiftyfivenm_lcell_comb \regB|Data_Out~3 (
// Equation(s):
// \regB|Data_Out~3_combout  = (\control1|curr_state.ClearXA_LoadB~q  & (\Din[2]~input_o )) # (!\control1|curr_state.ClearXA_LoadB~q  & ((\regB|Data_Out [3])))

	.dataa(gnd),
	.datab(\Din[2]~input_o ),
	.datac(\control1|curr_state.ClearXA_LoadB~q ),
	.datad(\regB|Data_Out [3]),
	.cin(gnd),
	.combout(\regB|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~3 .lut_mask = 16'hCFC0;
defparam \regB|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N29
dffeas \regB|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(\control1|curr_state.restart~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[2] .is_wysiwyg = "true";
defparam \regB|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N0
fiftyfivenm_lcell_comb \BHex0|WideOr6~0 (
// Equation(s):
// \BHex0|WideOr6~0_combout  = (\regB|Data_Out [2] & (!\regB|Data_Out [1] & (\regB|Data_Out [3] $ (!\regB|Data_Out [0])))) # (!\regB|Data_Out [2] & (\regB|Data_Out [0] & (\regB|Data_Out [3] $ (!\regB|Data_Out [1]))))

	.dataa(\regB|Data_Out [2]),
	.datab(\regB|Data_Out [3]),
	.datac(\regB|Data_Out [1]),
	.datad(\regB|Data_Out [0]),
	.cin(gnd),
	.combout(\BHex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr6~0 .lut_mask = 16'h4902;
defparam \BHex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N12
fiftyfivenm_lcell_comb \BHex0|WideOr5~0 (
// Equation(s):
// \BHex0|WideOr5~0_combout  = (\regB|Data_Out [3] & ((\regB|Data_Out [0] & ((\regB|Data_Out [1]))) # (!\regB|Data_Out [0] & (\regB|Data_Out [2])))) # (!\regB|Data_Out [3] & (\regB|Data_Out [2] & (\regB|Data_Out [0] $ (\regB|Data_Out [1]))))

	.dataa(\regB|Data_Out [3]),
	.datab(\regB|Data_Out [2]),
	.datac(\regB|Data_Out [0]),
	.datad(\regB|Data_Out [1]),
	.cin(gnd),
	.combout(\BHex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr5~0 .lut_mask = 16'hAC48;
defparam \BHex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N26
fiftyfivenm_lcell_comb \BHex0|WideOr4~0 (
// Equation(s):
// \BHex0|WideOr4~0_combout  = (\regB|Data_Out [2] & (\regB|Data_Out [3] & ((\regB|Data_Out [1]) # (!\regB|Data_Out [0])))) # (!\regB|Data_Out [2] & (!\regB|Data_Out [3] & (\regB|Data_Out [1] & !\regB|Data_Out [0])))

	.dataa(\regB|Data_Out [2]),
	.datab(\regB|Data_Out [3]),
	.datac(\regB|Data_Out [1]),
	.datad(\regB|Data_Out [0]),
	.cin(gnd),
	.combout(\BHex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr4~0 .lut_mask = 16'h8098;
defparam \BHex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N4
fiftyfivenm_lcell_comb \BHex0|WideOr3~0 (
// Equation(s):
// \BHex0|WideOr3~0_combout  = (\regB|Data_Out [1] & ((\regB|Data_Out [2] & ((\regB|Data_Out [0]))) # (!\regB|Data_Out [2] & (\regB|Data_Out [3] & !\regB|Data_Out [0])))) # (!\regB|Data_Out [1] & (!\regB|Data_Out [3] & (\regB|Data_Out [2] $ (\regB|Data_Out 
// [0]))))

	.dataa(\regB|Data_Out [2]),
	.datab(\regB|Data_Out [3]),
	.datac(\regB|Data_Out [1]),
	.datad(\regB|Data_Out [0]),
	.cin(gnd),
	.combout(\BHex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr3~0 .lut_mask = 16'hA142;
defparam \BHex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N6
fiftyfivenm_lcell_comb \BHex0|WideOr2~0 (
// Equation(s):
// \BHex0|WideOr2~0_combout  = (\regB|Data_Out [1] & (!\regB|Data_Out [3] & ((\regB|Data_Out [0])))) # (!\regB|Data_Out [1] & ((\regB|Data_Out [2] & (!\regB|Data_Out [3])) # (!\regB|Data_Out [2] & ((\regB|Data_Out [0])))))

	.dataa(\regB|Data_Out [3]),
	.datab(\regB|Data_Out [2]),
	.datac(\regB|Data_Out [0]),
	.datad(\regB|Data_Out [1]),
	.cin(gnd),
	.combout(\BHex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr2~0 .lut_mask = 16'h5074;
defparam \BHex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N8
fiftyfivenm_lcell_comb \BHex0|WideOr1~0 (
// Equation(s):
// \BHex0|WideOr1~0_combout  = (\regB|Data_Out [2] & (\regB|Data_Out [0] & (\regB|Data_Out [3] $ (\regB|Data_Out [1])))) # (!\regB|Data_Out [2] & (!\regB|Data_Out [3] & ((\regB|Data_Out [0]) # (\regB|Data_Out [1]))))

	.dataa(\regB|Data_Out [3]),
	.datab(\regB|Data_Out [2]),
	.datac(\regB|Data_Out [0]),
	.datad(\regB|Data_Out [1]),
	.cin(gnd),
	.combout(\BHex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr1~0 .lut_mask = 16'h5190;
defparam \BHex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N26
fiftyfivenm_lcell_comb \BHex0|WideOr0~0 (
// Equation(s):
// \BHex0|WideOr0~0_combout  = (\regB|Data_Out [0] & ((\regB|Data_Out [3]) # (\regB|Data_Out [2] $ (\regB|Data_Out [1])))) # (!\regB|Data_Out [0] & ((\regB|Data_Out [1]) # (\regB|Data_Out [3] $ (\regB|Data_Out [2]))))

	.dataa(\regB|Data_Out [3]),
	.datab(\regB|Data_Out [2]),
	.datac(\regB|Data_Out [0]),
	.datad(\regB|Data_Out [1]),
	.cin(gnd),
	.combout(\BHex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \BHex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N0
fiftyfivenm_lcell_comb \BHex1|WideOr6~0 (
// Equation(s):
// \BHex1|WideOr6~0_combout  = (\regB|Data_Out [7] & (\regB|Data_Out [4] & (\regB|Data_Out [5] $ (\regB|Data_Out [6])))) # (!\regB|Data_Out [7] & (!\regB|Data_Out [5] & (\regB|Data_Out [4] $ (\regB|Data_Out [6]))))

	.dataa(\regB|Data_Out [4]),
	.datab(\regB|Data_Out [5]),
	.datac(\regB|Data_Out [7]),
	.datad(\regB|Data_Out [6]),
	.cin(gnd),
	.combout(\BHex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr6~0 .lut_mask = 16'h2182;
defparam \BHex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N22
fiftyfivenm_lcell_comb \BHex1|WideOr5~0 (
// Equation(s):
// \BHex1|WideOr5~0_combout  = (\regB|Data_Out [5] & ((\regB|Data_Out [4] & (\regB|Data_Out [7])) # (!\regB|Data_Out [4] & ((\regB|Data_Out [6]))))) # (!\regB|Data_Out [5] & (\regB|Data_Out [6] & (\regB|Data_Out [4] $ (\regB|Data_Out [7]))))

	.dataa(\regB|Data_Out [4]),
	.datab(\regB|Data_Out [5]),
	.datac(\regB|Data_Out [7]),
	.datad(\regB|Data_Out [6]),
	.cin(gnd),
	.combout(\BHex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr5~0 .lut_mask = 16'hD680;
defparam \BHex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N24
fiftyfivenm_lcell_comb \BHex1|WideOr4~0 (
// Equation(s):
// \BHex1|WideOr4~0_combout  = (\regB|Data_Out [7] & (\regB|Data_Out [6] & ((\regB|Data_Out [5]) # (!\regB|Data_Out [4])))) # (!\regB|Data_Out [7] & (!\regB|Data_Out [4] & (\regB|Data_Out [5] & !\regB|Data_Out [6])))

	.dataa(\regB|Data_Out [4]),
	.datab(\regB|Data_Out [5]),
	.datac(\regB|Data_Out [7]),
	.datad(\regB|Data_Out [6]),
	.cin(gnd),
	.combout(\BHex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr4~0 .lut_mask = 16'hD004;
defparam \BHex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N2
fiftyfivenm_lcell_comb \BHex1|WideOr3~0 (
// Equation(s):
// \BHex1|WideOr3~0_combout  = (\regB|Data_Out [5] & ((\regB|Data_Out [4] & ((\regB|Data_Out [6]))) # (!\regB|Data_Out [4] & (\regB|Data_Out [7] & !\regB|Data_Out [6])))) # (!\regB|Data_Out [5] & (!\regB|Data_Out [7] & (\regB|Data_Out [4] $ (\regB|Data_Out 
// [6]))))

	.dataa(\regB|Data_Out [4]),
	.datab(\regB|Data_Out [5]),
	.datac(\regB|Data_Out [7]),
	.datad(\regB|Data_Out [6]),
	.cin(gnd),
	.combout(\BHex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr3~0 .lut_mask = 16'h8942;
defparam \BHex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N12
fiftyfivenm_lcell_comb \BHex1|WideOr2~0 (
// Equation(s):
// \BHex1|WideOr2~0_combout  = (\regB|Data_Out [5] & (\regB|Data_Out [4] & (!\regB|Data_Out [7]))) # (!\regB|Data_Out [5] & ((\regB|Data_Out [6] & ((!\regB|Data_Out [7]))) # (!\regB|Data_Out [6] & (\regB|Data_Out [4]))))

	.dataa(\regB|Data_Out [4]),
	.datab(\regB|Data_Out [5]),
	.datac(\regB|Data_Out [7]),
	.datad(\regB|Data_Out [6]),
	.cin(gnd),
	.combout(\BHex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \BHex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N10
fiftyfivenm_lcell_comb \BHex1|WideOr1~0 (
// Equation(s):
// \BHex1|WideOr1~0_combout  = (\regB|Data_Out [4] & (\regB|Data_Out [7] $ (((\regB|Data_Out [5]) # (!\regB|Data_Out [6]))))) # (!\regB|Data_Out [4] & (\regB|Data_Out [5] & (!\regB|Data_Out [7] & !\regB|Data_Out [6])))

	.dataa(\regB|Data_Out [4]),
	.datab(\regB|Data_Out [5]),
	.datac(\regB|Data_Out [7]),
	.datad(\regB|Data_Out [6]),
	.cin(gnd),
	.combout(\BHex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr1~0 .lut_mask = 16'h280E;
defparam \BHex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N20
fiftyfivenm_lcell_comb \BHex1|WideOr0~0 (
// Equation(s):
// \BHex1|WideOr0~0_combout  = (\regB|Data_Out [4] & ((\regB|Data_Out [7]) # (\regB|Data_Out [5] $ (\regB|Data_Out [6])))) # (!\regB|Data_Out [4] & ((\regB|Data_Out [5]) # (\regB|Data_Out [7] $ (\regB|Data_Out [6]))))

	.dataa(\regB|Data_Out [4]),
	.datab(\regB|Data_Out [5]),
	.datac(\regB|Data_Out [7]),
	.datad(\regB|Data_Out [6]),
	.cin(gnd),
	.combout(\BHex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \BHex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N0
fiftyfivenm_lcell_comb \AHex0|WideOr6~0 (
// Equation(s):
// \AHex0|WideOr6~0_combout  = (\regA|Data_Out [3] & (\regA|Data_Out [0] & (\regA|Data_Out [1] $ (\regA|Data_Out [2])))) # (!\regA|Data_Out [3] & (!\regA|Data_Out [1] & (\regA|Data_Out [0] $ (\regA|Data_Out [2]))))

	.dataa(\regA|Data_Out [3]),
	.datab(\regA|Data_Out [1]),
	.datac(\regA|Data_Out [0]),
	.datad(\regA|Data_Out [2]),
	.cin(gnd),
	.combout(\AHex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr6~0 .lut_mask = 16'h2190;
defparam \AHex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N2
fiftyfivenm_lcell_comb \AHex0|WideOr5~0 (
// Equation(s):
// \AHex0|WideOr5~0_combout  = (\regA|Data_Out [3] & ((\regA|Data_Out [0] & (\regA|Data_Out [1])) # (!\regA|Data_Out [0] & ((\regA|Data_Out [2]))))) # (!\regA|Data_Out [3] & (\regA|Data_Out [2] & (\regA|Data_Out [1] $ (\regA|Data_Out [0]))))

	.dataa(\regA|Data_Out [3]),
	.datab(\regA|Data_Out [1]),
	.datac(\regA|Data_Out [0]),
	.datad(\regA|Data_Out [2]),
	.cin(gnd),
	.combout(\AHex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr5~0 .lut_mask = 16'h9E80;
defparam \AHex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N24
fiftyfivenm_lcell_comb \AHex0|WideOr4~0 (
// Equation(s):
// \AHex0|WideOr4~0_combout  = (\regA|Data_Out [3] & (\regA|Data_Out [2] & ((\regA|Data_Out [1]) # (!\regA|Data_Out [0])))) # (!\regA|Data_Out [3] & (\regA|Data_Out [1] & (!\regA|Data_Out [0] & !\regA|Data_Out [2])))

	.dataa(\regA|Data_Out [3]),
	.datab(\regA|Data_Out [1]),
	.datac(\regA|Data_Out [0]),
	.datad(\regA|Data_Out [2]),
	.cin(gnd),
	.combout(\AHex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr4~0 .lut_mask = 16'h8A04;
defparam \AHex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N6
fiftyfivenm_lcell_comb \AHex0|WideOr3~0 (
// Equation(s):
// \AHex0|WideOr3~0_combout  = (\regA|Data_Out [1] & ((\regA|Data_Out [0] & ((\regA|Data_Out [2]))) # (!\regA|Data_Out [0] & (\regA|Data_Out [3] & !\regA|Data_Out [2])))) # (!\regA|Data_Out [1] & (!\regA|Data_Out [3] & (\regA|Data_Out [0] $ (\regA|Data_Out 
// [2]))))

	.dataa(\regA|Data_Out [3]),
	.datab(\regA|Data_Out [1]),
	.datac(\regA|Data_Out [0]),
	.datad(\regA|Data_Out [2]),
	.cin(gnd),
	.combout(\AHex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr3~0 .lut_mask = 16'hC118;
defparam \AHex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N20
fiftyfivenm_lcell_comb \AHex0|WideOr2~0 (
// Equation(s):
// \AHex0|WideOr2~0_combout  = (\regA|Data_Out [1] & (!\regA|Data_Out [3] & (\regA|Data_Out [0]))) # (!\regA|Data_Out [1] & ((\regA|Data_Out [2] & (!\regA|Data_Out [3])) # (!\regA|Data_Out [2] & ((\regA|Data_Out [0])))))

	.dataa(\regA|Data_Out [3]),
	.datab(\regA|Data_Out [1]),
	.datac(\regA|Data_Out [0]),
	.datad(\regA|Data_Out [2]),
	.cin(gnd),
	.combout(\AHex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr2~0 .lut_mask = 16'h5170;
defparam \AHex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N30
fiftyfivenm_lcell_comb \AHex0|WideOr1~0 (
// Equation(s):
// \AHex0|WideOr1~0_combout  = (\regA|Data_Out [1] & (!\regA|Data_Out [3] & ((\regA|Data_Out [0]) # (!\regA|Data_Out [2])))) # (!\regA|Data_Out [1] & (\regA|Data_Out [0] & (\regA|Data_Out [3] $ (!\regA|Data_Out [2]))))

	.dataa(\regA|Data_Out [3]),
	.datab(\regA|Data_Out [1]),
	.datac(\regA|Data_Out [0]),
	.datad(\regA|Data_Out [2]),
	.cin(gnd),
	.combout(\AHex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr1~0 .lut_mask = 16'h6054;
defparam \AHex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N16
fiftyfivenm_lcell_comb \AHex0|WideOr0~0 (
// Equation(s):
// \AHex0|WideOr0~0_combout  = (\regA|Data_Out [0] & ((\regA|Data_Out [3]) # (\regA|Data_Out [1] $ (\regA|Data_Out [2])))) # (!\regA|Data_Out [0] & ((\regA|Data_Out [1]) # (\regA|Data_Out [3] $ (\regA|Data_Out [2]))))

	.dataa(\regA|Data_Out [3]),
	.datab(\regA|Data_Out [1]),
	.datac(\regA|Data_Out [0]),
	.datad(\regA|Data_Out [2]),
	.cin(gnd),
	.combout(\AHex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \AHex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N16
fiftyfivenm_lcell_comb \AHex1|WideOr6~0 (
// Equation(s):
// \AHex1|WideOr6~0_combout  = (\regA|Data_Out [6] & (!\regA|Data_Out [5] & (\regA|Data_Out [4] $ (!\regA|Data_Out [7])))) # (!\regA|Data_Out [6] & (\regA|Data_Out [4] & (\regA|Data_Out [5] $ (!\regA|Data_Out [7]))))

	.dataa(\regA|Data_Out [6]),
	.datab(\regA|Data_Out [4]),
	.datac(\regA|Data_Out [5]),
	.datad(\regA|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr6~0 .lut_mask = 16'h4806;
defparam \AHex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N30
fiftyfivenm_lcell_comb \AHex1|WideOr5~0 (
// Equation(s):
// \AHex1|WideOr5~0_combout  = (\regA|Data_Out [5] & ((\regA|Data_Out [4] & ((\regA|Data_Out [7]))) # (!\regA|Data_Out [4] & (\regA|Data_Out [6])))) # (!\regA|Data_Out [5] & (\regA|Data_Out [6] & (\regA|Data_Out [4] $ (\regA|Data_Out [7]))))

	.dataa(\regA|Data_Out [6]),
	.datab(\regA|Data_Out [4]),
	.datac(\regA|Data_Out [5]),
	.datad(\regA|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr5~0 .lut_mask = 16'hE228;
defparam \AHex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N12
fiftyfivenm_lcell_comb \AHex1|WideOr4~0 (
// Equation(s):
// \AHex1|WideOr4~0_combout  = (\regA|Data_Out [6] & (\regA|Data_Out [7] & ((\regA|Data_Out [5]) # (!\regA|Data_Out [4])))) # (!\regA|Data_Out [6] & (!\regA|Data_Out [4] & (\regA|Data_Out [5] & !\regA|Data_Out [7])))

	.dataa(\regA|Data_Out [6]),
	.datab(\regA|Data_Out [4]),
	.datac(\regA|Data_Out [5]),
	.datad(\regA|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr4~0 .lut_mask = 16'hA210;
defparam \AHex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N0
fiftyfivenm_lcell_comb \AHex1|WideOr3~0 (
// Equation(s):
// \AHex1|WideOr3~0_combout  = (\regA|Data_Out [5] & ((\regA|Data_Out [6] & ((\regA|Data_Out [4]))) # (!\regA|Data_Out [6] & (\regA|Data_Out [7] & !\regA|Data_Out [4])))) # (!\regA|Data_Out [5] & (!\regA|Data_Out [7] & (\regA|Data_Out [6] $ (\regA|Data_Out 
// [4]))))

	.dataa(\regA|Data_Out [5]),
	.datab(\regA|Data_Out [6]),
	.datac(\regA|Data_Out [7]),
	.datad(\regA|Data_Out [4]),
	.cin(gnd),
	.combout(\AHex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr3~0 .lut_mask = 16'h8924;
defparam \AHex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N18
fiftyfivenm_lcell_comb \AHex1|WideOr2~0 (
// Equation(s):
// \AHex1|WideOr2~0_combout  = (\regA|Data_Out [5] & (((\regA|Data_Out [4] & !\regA|Data_Out [7])))) # (!\regA|Data_Out [5] & ((\regA|Data_Out [6] & ((!\regA|Data_Out [7]))) # (!\regA|Data_Out [6] & (\regA|Data_Out [4]))))

	.dataa(\regA|Data_Out [6]),
	.datab(\regA|Data_Out [4]),
	.datac(\regA|Data_Out [5]),
	.datad(\regA|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr2~0 .lut_mask = 16'h04CE;
defparam \AHex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N28
fiftyfivenm_lcell_comb \AHex1|WideOr1~0 (
// Equation(s):
// \AHex1|WideOr1~0_combout  = (\regA|Data_Out [6] & (\regA|Data_Out [4] & (\regA|Data_Out [5] $ (\regA|Data_Out [7])))) # (!\regA|Data_Out [6] & (!\regA|Data_Out [7] & ((\regA|Data_Out [4]) # (\regA|Data_Out [5]))))

	.dataa(\regA|Data_Out [6]),
	.datab(\regA|Data_Out [4]),
	.datac(\regA|Data_Out [5]),
	.datad(\regA|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr1~0 .lut_mask = 16'h08D4;
defparam \AHex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N6
fiftyfivenm_lcell_comb \AHex1|WideOr0~0 (
// Equation(s):
// \AHex1|WideOr0~0_combout  = (\regA|Data_Out [4] & ((\regA|Data_Out [7]) # (\regA|Data_Out [5] $ (\regA|Data_Out [6])))) # (!\regA|Data_Out [4] & ((\regA|Data_Out [5]) # (\regA|Data_Out [6] $ (\regA|Data_Out [7]))))

	.dataa(\regA|Data_Out [5]),
	.datab(\regA|Data_Out [6]),
	.datac(\regA|Data_Out [7]),
	.datad(\regA|Data_Out [4]),
	.cin(gnd),
	.combout(\AHex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \AHex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign AVal[0] = \AVal[0]~output_o ;

assign AVal[1] = \AVal[1]~output_o ;

assign AVal[2] = \AVal[2]~output_o ;

assign AVal[3] = \AVal[3]~output_o ;

assign AVal[4] = \AVal[4]~output_o ;

assign AVal[5] = \AVal[5]~output_o ;

assign AVal[6] = \AVal[6]~output_o ;

assign AVal[7] = \AVal[7]~output_o ;

assign BVal[0] = \BVal[0]~output_o ;

assign BVal[1] = \BVal[1]~output_o ;

assign BVal[2] = \BVal[2]~output_o ;

assign BVal[3] = \BVal[3]~output_o ;

assign BVal[4] = \BVal[4]~output_o ;

assign BVal[5] = \BVal[5]~output_o ;

assign BVal[6] = \BVal[6]~output_o ;

assign BVal[7] = \BVal[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
