--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3090388 paths analyzed, 2858 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.403ns.
--------------------------------------------------------------------------------
Slack:                  0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_5 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.342ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_5 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   game/M_treg_q[5]
                                                       game/M_treg_q_5
    SLICE_X9Y35.D3       net (fanout=7)        0.791   game/M_treg_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B16       net (fanout=14)       0.996   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B3       net (fanout=33)       1.082   game/n0468[0]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X6Y38.A6       net (fanout=4)        0.445   game/Madd_n0471_Madd_cy<0>3
    SLICE_X6Y38.A        Tilo                  0.235   game/Sh35551315
                                                       game/Madd_n0471_Madd_cy<0>61
    SLICE_X4Y37.A6       net (fanout=5)        0.550   game/Madd_n0471_Madd_cy<0>5
    SLICE_X4Y37.A        Tilo                  0.254   game/Sh355430
                                                       game/Madd_n0471_Madd_xor<0>81_2
    SLICE_X4Y37.C2       net (fanout=11)       0.923   game/Madd_n0471_Madd_xor<0>81_1
    SLICE_X4Y37.C        Tilo                  0.255   game/Sh355430
                                                       game/Sh355425
    SLICE_X4Y36.D2       net (fanout=1)        0.757   game/Sh355429
    SLICE_X4Y36.D        Tilo                  0.254   game/Sh355431
                                                       game/Sh355427
    SLICE_X4Y39.A3       net (fanout=1)        0.756   game/Sh355431
    SLICE_X4Y39.A        Tilo                  0.254   game/Sh355424
                                                       game/Sh355430
    SLICE_X4Y39.C1       net (fanout=1)        0.540   game/Sh355434
    SLICE_X4Y39.CMUX     Tilo                  0.430   game/Sh355424
                                                       game/Sh355444_G
                                                       game/Sh355444
    SLICE_X3Y35.A5       net (fanout=1)        0.914   game/Sh355448
    SLICE_X3Y35.A        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355445
    SLICE_X3Y35.D6       net (fanout=1)        0.830   game/Sh3554
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.342ns (7.885ns logic, 11.457ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_5 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.215ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_5 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   game/M_treg_q[5]
                                                       game/M_treg_q_5
    SLICE_X9Y35.D3       net (fanout=7)        0.791   game/M_treg_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B16       net (fanout=14)       0.996   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B3       net (fanout=33)       1.082   game/n0468[0]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X5Y37.A6       net (fanout=4)        0.699   game/Madd_n0471_Madd_cy<0>3
    SLICE_X5Y37.A        Tilo                  0.259   game/Sh355412331
                                                       game/Madd_n0471_Madd_xor<0>51_1
    SLICE_X5Y37.B4       net (fanout=12)       0.581   game/Madd_n0471_Madd_xor<0>51
    SLICE_X5Y37.B        Tilo                  0.259   game/Sh355412331
                                                       game/Sh35558
    SLICE_X7Y37.B1       net (fanout=1)        0.725   game/Sh35558
    SLICE_X7Y37.B        Tilo                  0.259   game/Sh35557
                                                       game/Sh35559
    SLICE_X7Y37.A6       net (fanout=1)        0.414   game/Sh35559
    SLICE_X7Y37.A        Tilo                  0.259   game/Sh35557
                                                       game/Sh355510
    SLICE_X6Y35.B2       net (fanout=1)        1.747   game/Sh355510
    SLICE_X6Y35.B        Tilo                  0.235   game/Sh355511
                                                       game/Sh355511
    SLICE_X6Y35.A5       net (fanout=1)        0.196   game/Sh355511
    SLICE_X6Y35.A        Tilo                  0.235   game/Sh355511
                                                       game/Sh355517
    SLICE_X3Y35.C1       net (fanout=1)        1.168   game/Sh355517
    SLICE_X3Y35.C        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355529
    SLICE_X3Y35.D5       net (fanout=1)        0.234   game/Sh3555
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.215ns (7.709ns logic, 11.506ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_5 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.192ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_5 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   game/M_treg_q[5]
                                                       game/M_treg_q_5
    SLICE_X9Y35.D3       net (fanout=7)        0.791   game/M_treg_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B16       net (fanout=14)       0.996   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M1        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B5       net (fanout=6)        0.932   game/n0468[1]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X6Y38.A6       net (fanout=4)        0.445   game/Madd_n0471_Madd_cy<0>3
    SLICE_X6Y38.A        Tilo                  0.235   game/Sh35551315
                                                       game/Madd_n0471_Madd_cy<0>61
    SLICE_X4Y37.A6       net (fanout=5)        0.550   game/Madd_n0471_Madd_cy<0>5
    SLICE_X4Y37.A        Tilo                  0.254   game/Sh355430
                                                       game/Madd_n0471_Madd_xor<0>81_2
    SLICE_X4Y37.C2       net (fanout=11)       0.923   game/Madd_n0471_Madd_xor<0>81_1
    SLICE_X4Y37.C        Tilo                  0.255   game/Sh355430
                                                       game/Sh355425
    SLICE_X4Y36.D2       net (fanout=1)        0.757   game/Sh355429
    SLICE_X4Y36.D        Tilo                  0.254   game/Sh355431
                                                       game/Sh355427
    SLICE_X4Y39.A3       net (fanout=1)        0.756   game/Sh355431
    SLICE_X4Y39.A        Tilo                  0.254   game/Sh355424
                                                       game/Sh355430
    SLICE_X4Y39.C1       net (fanout=1)        0.540   game/Sh355434
    SLICE_X4Y39.CMUX     Tilo                  0.430   game/Sh355424
                                                       game/Sh355444_G
                                                       game/Sh355444
    SLICE_X3Y35.A5       net (fanout=1)        0.914   game/Sh355448
    SLICE_X3Y35.A        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355445
    SLICE_X3Y35.D6       net (fanout=1)        0.830   game/Sh3554
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.192ns (7.885ns logic, 11.307ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_5 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_5 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   game/M_treg_q[5]
                                                       game/M_treg_q_5
    SLICE_X9Y35.D3       net (fanout=7)        0.791   game/M_treg_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B8        net (fanout=14)       0.820   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B3       net (fanout=33)       1.082   game/n0468[0]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X6Y38.A6       net (fanout=4)        0.445   game/Madd_n0471_Madd_cy<0>3
    SLICE_X6Y38.A        Tilo                  0.235   game/Sh35551315
                                                       game/Madd_n0471_Madd_cy<0>61
    SLICE_X4Y37.A6       net (fanout=5)        0.550   game/Madd_n0471_Madd_cy<0>5
    SLICE_X4Y37.A        Tilo                  0.254   game/Sh355430
                                                       game/Madd_n0471_Madd_xor<0>81_2
    SLICE_X4Y37.C2       net (fanout=11)       0.923   game/Madd_n0471_Madd_xor<0>81_1
    SLICE_X4Y37.C        Tilo                  0.255   game/Sh355430
                                                       game/Sh355425
    SLICE_X4Y36.D2       net (fanout=1)        0.757   game/Sh355429
    SLICE_X4Y36.D        Tilo                  0.254   game/Sh355431
                                                       game/Sh355427
    SLICE_X4Y39.A3       net (fanout=1)        0.756   game/Sh355431
    SLICE_X4Y39.A        Tilo                  0.254   game/Sh355424
                                                       game/Sh355430
    SLICE_X4Y39.C1       net (fanout=1)        0.540   game/Sh355434
    SLICE_X4Y39.CMUX     Tilo                  0.430   game/Sh355424
                                                       game/Sh355444_G
                                                       game/Sh355444
    SLICE_X3Y35.A5       net (fanout=1)        0.914   game/Sh355448
    SLICE_X3Y35.A        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355445
    SLICE_X3Y35.D6       net (fanout=1)        0.830   game/Sh3554
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (7.885ns logic, 11.281ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_5 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_5 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   game/M_treg_q[5]
                                                       game/M_treg_q_5
    SLICE_X9Y35.D3       net (fanout=7)        0.791   game/M_treg_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B7        net (fanout=14)       0.820   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B3       net (fanout=33)       1.082   game/n0468[0]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X6Y38.A6       net (fanout=4)        0.445   game/Madd_n0471_Madd_cy<0>3
    SLICE_X6Y38.A        Tilo                  0.235   game/Sh35551315
                                                       game/Madd_n0471_Madd_cy<0>61
    SLICE_X4Y37.A6       net (fanout=5)        0.550   game/Madd_n0471_Madd_cy<0>5
    SLICE_X4Y37.A        Tilo                  0.254   game/Sh355430
                                                       game/Madd_n0471_Madd_xor<0>81_2
    SLICE_X4Y37.C2       net (fanout=11)       0.923   game/Madd_n0471_Madd_xor<0>81_1
    SLICE_X4Y37.C        Tilo                  0.255   game/Sh355430
                                                       game/Sh355425
    SLICE_X4Y36.D2       net (fanout=1)        0.757   game/Sh355429
    SLICE_X4Y36.D        Tilo                  0.254   game/Sh355431
                                                       game/Sh355427
    SLICE_X4Y39.A3       net (fanout=1)        0.756   game/Sh355431
    SLICE_X4Y39.A        Tilo                  0.254   game/Sh355424
                                                       game/Sh355430
    SLICE_X4Y39.C1       net (fanout=1)        0.540   game/Sh355434
    SLICE_X4Y39.CMUX     Tilo                  0.430   game/Sh355424
                                                       game/Sh355444_G
                                                       game/Sh355444
    SLICE_X3Y35.A5       net (fanout=1)        0.914   game/Sh355448
    SLICE_X3Y35.A        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355445
    SLICE_X3Y35.D6       net (fanout=1)        0.830   game/Sh3554
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (7.885ns logic, 11.281ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_5 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_5 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   game/M_treg_q[5]
                                                       game/M_treg_q_5
    SLICE_X9Y35.D3       net (fanout=7)        0.791   game/M_treg_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B4        net (fanout=14)       0.820   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B3       net (fanout=33)       1.082   game/n0468[0]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X6Y38.A6       net (fanout=4)        0.445   game/Madd_n0471_Madd_cy<0>3
    SLICE_X6Y38.A        Tilo                  0.235   game/Sh35551315
                                                       game/Madd_n0471_Madd_cy<0>61
    SLICE_X4Y37.A6       net (fanout=5)        0.550   game/Madd_n0471_Madd_cy<0>5
    SLICE_X4Y37.A        Tilo                  0.254   game/Sh355430
                                                       game/Madd_n0471_Madd_xor<0>81_2
    SLICE_X4Y37.C2       net (fanout=11)       0.923   game/Madd_n0471_Madd_xor<0>81_1
    SLICE_X4Y37.C        Tilo                  0.255   game/Sh355430
                                                       game/Sh355425
    SLICE_X4Y36.D2       net (fanout=1)        0.757   game/Sh355429
    SLICE_X4Y36.D        Tilo                  0.254   game/Sh355431
                                                       game/Sh355427
    SLICE_X4Y39.A3       net (fanout=1)        0.756   game/Sh355431
    SLICE_X4Y39.A        Tilo                  0.254   game/Sh355424
                                                       game/Sh355430
    SLICE_X4Y39.C1       net (fanout=1)        0.540   game/Sh355434
    SLICE_X4Y39.CMUX     Tilo                  0.430   game/Sh355424
                                                       game/Sh355444_G
                                                       game/Sh355444
    SLICE_X3Y35.A5       net (fanout=1)        0.914   game/Sh355448
    SLICE_X3Y35.A        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355445
    SLICE_X3Y35.D6       net (fanout=1)        0.830   game/Sh3554
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (7.885ns logic, 11.281ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_5 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_5 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   game/M_treg_q[5]
                                                       game/M_treg_q_5
    SLICE_X9Y35.D3       net (fanout=7)        0.791   game/M_treg_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B3        net (fanout=14)       0.820   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B3       net (fanout=33)       1.082   game/n0468[0]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X6Y38.A6       net (fanout=4)        0.445   game/Madd_n0471_Madd_cy<0>3
    SLICE_X6Y38.A        Tilo                  0.235   game/Sh35551315
                                                       game/Madd_n0471_Madd_cy<0>61
    SLICE_X4Y37.A6       net (fanout=5)        0.550   game/Madd_n0471_Madd_cy<0>5
    SLICE_X4Y37.A        Tilo                  0.254   game/Sh355430
                                                       game/Madd_n0471_Madd_xor<0>81_2
    SLICE_X4Y37.C2       net (fanout=11)       0.923   game/Madd_n0471_Madd_xor<0>81_1
    SLICE_X4Y37.C        Tilo                  0.255   game/Sh355430
                                                       game/Sh355425
    SLICE_X4Y36.D2       net (fanout=1)        0.757   game/Sh355429
    SLICE_X4Y36.D        Tilo                  0.254   game/Sh355431
                                                       game/Sh355427
    SLICE_X4Y39.A3       net (fanout=1)        0.756   game/Sh355431
    SLICE_X4Y39.A        Tilo                  0.254   game/Sh355424
                                                       game/Sh355430
    SLICE_X4Y39.C1       net (fanout=1)        0.540   game/Sh355434
    SLICE_X4Y39.CMUX     Tilo                  0.430   game/Sh355424
                                                       game/Sh355444_G
                                                       game/Sh355444
    SLICE_X3Y35.A5       net (fanout=1)        0.914   game/Sh355448
    SLICE_X3Y35.A        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355445
    SLICE_X3Y35.D6       net (fanout=1)        0.830   game/Sh3554
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (7.885ns logic, 11.281ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_4 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.165ns (Levels of Logic = 14)
  Clock Path Skew:      -0.023ns (0.316 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_4 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.476   game/M_treg_q[4]
                                                       game/M_treg_q_4
    SLICE_X9Y35.D4       net (fanout=8)        0.568   game/M_treg_q[4]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B16       net (fanout=14)       0.996   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B3       net (fanout=33)       1.082   game/n0468[0]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X6Y38.A6       net (fanout=4)        0.445   game/Madd_n0471_Madd_cy<0>3
    SLICE_X6Y38.A        Tilo                  0.235   game/Sh35551315
                                                       game/Madd_n0471_Madd_cy<0>61
    SLICE_X4Y37.A6       net (fanout=5)        0.550   game/Madd_n0471_Madd_cy<0>5
    SLICE_X4Y37.A        Tilo                  0.254   game/Sh355430
                                                       game/Madd_n0471_Madd_xor<0>81_2
    SLICE_X4Y37.C2       net (fanout=11)       0.923   game/Madd_n0471_Madd_xor<0>81_1
    SLICE_X4Y37.C        Tilo                  0.255   game/Sh355430
                                                       game/Sh355425
    SLICE_X4Y36.D2       net (fanout=1)        0.757   game/Sh355429
    SLICE_X4Y36.D        Tilo                  0.254   game/Sh355431
                                                       game/Sh355427
    SLICE_X4Y39.A3       net (fanout=1)        0.756   game/Sh355431
    SLICE_X4Y39.A        Tilo                  0.254   game/Sh355424
                                                       game/Sh355430
    SLICE_X4Y39.C1       net (fanout=1)        0.540   game/Sh355434
    SLICE_X4Y39.CMUX     Tilo                  0.430   game/Sh355424
                                                       game/Sh355444_G
                                                       game/Sh355444
    SLICE_X3Y35.A5       net (fanout=1)        0.914   game/Sh355448
    SLICE_X3Y35.A        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355445
    SLICE_X3Y35.D6       net (fanout=1)        0.830   game/Sh3554
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.165ns (7.931ns logic, 11.234ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  0.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_5 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.158ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_5 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   game/M_treg_q[5]
                                                       game/M_treg_q_5
    SLICE_X9Y35.D3       net (fanout=7)        0.791   game/M_treg_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B9        net (fanout=14)       0.812   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B3       net (fanout=33)       1.082   game/n0468[0]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X6Y38.A6       net (fanout=4)        0.445   game/Madd_n0471_Madd_cy<0>3
    SLICE_X6Y38.A        Tilo                  0.235   game/Sh35551315
                                                       game/Madd_n0471_Madd_cy<0>61
    SLICE_X4Y37.A6       net (fanout=5)        0.550   game/Madd_n0471_Madd_cy<0>5
    SLICE_X4Y37.A        Tilo                  0.254   game/Sh355430
                                                       game/Madd_n0471_Madd_xor<0>81_2
    SLICE_X4Y37.C2       net (fanout=11)       0.923   game/Madd_n0471_Madd_xor<0>81_1
    SLICE_X4Y37.C        Tilo                  0.255   game/Sh355430
                                                       game/Sh355425
    SLICE_X4Y36.D2       net (fanout=1)        0.757   game/Sh355429
    SLICE_X4Y36.D        Tilo                  0.254   game/Sh355431
                                                       game/Sh355427
    SLICE_X4Y39.A3       net (fanout=1)        0.756   game/Sh355431
    SLICE_X4Y39.A        Tilo                  0.254   game/Sh355424
                                                       game/Sh355430
    SLICE_X4Y39.C1       net (fanout=1)        0.540   game/Sh355434
    SLICE_X4Y39.CMUX     Tilo                  0.430   game/Sh355424
                                                       game/Sh355444_G
                                                       game/Sh355444
    SLICE_X3Y35.A5       net (fanout=1)        0.914   game/Sh355448
    SLICE_X3Y35.A        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355445
    SLICE_X3Y35.D6       net (fanout=1)        0.830   game/Sh3554
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.158ns (7.885ns logic, 11.273ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  0.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_5 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.158ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_5 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   game/M_treg_q[5]
                                                       game/M_treg_q_5
    SLICE_X9Y35.D3       net (fanout=7)        0.791   game/M_treg_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B10       net (fanout=14)       0.812   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B3       net (fanout=33)       1.082   game/n0468[0]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X6Y38.A6       net (fanout=4)        0.445   game/Madd_n0471_Madd_cy<0>3
    SLICE_X6Y38.A        Tilo                  0.235   game/Sh35551315
                                                       game/Madd_n0471_Madd_cy<0>61
    SLICE_X4Y37.A6       net (fanout=5)        0.550   game/Madd_n0471_Madd_cy<0>5
    SLICE_X4Y37.A        Tilo                  0.254   game/Sh355430
                                                       game/Madd_n0471_Madd_xor<0>81_2
    SLICE_X4Y37.C2       net (fanout=11)       0.923   game/Madd_n0471_Madd_xor<0>81_1
    SLICE_X4Y37.C        Tilo                  0.255   game/Sh355430
                                                       game/Sh355425
    SLICE_X4Y36.D2       net (fanout=1)        0.757   game/Sh355429
    SLICE_X4Y36.D        Tilo                  0.254   game/Sh355431
                                                       game/Sh355427
    SLICE_X4Y39.A3       net (fanout=1)        0.756   game/Sh355431
    SLICE_X4Y39.A        Tilo                  0.254   game/Sh355424
                                                       game/Sh355430
    SLICE_X4Y39.C1       net (fanout=1)        0.540   game/Sh355434
    SLICE_X4Y39.CMUX     Tilo                  0.430   game/Sh355424
                                                       game/Sh355444_G
                                                       game/Sh355444
    SLICE_X3Y35.A5       net (fanout=1)        0.914   game/Sh355448
    SLICE_X3Y35.A        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355445
    SLICE_X3Y35.D6       net (fanout=1)        0.830   game/Sh3554
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.158ns (7.885ns logic, 11.273ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_treg_q_5 (FF)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.153ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_treg_q_5 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   game/M_treg_q[5]
                                                       game/M_treg_q_5
    SLICE_X9Y35.D3       net (fanout=7)        0.791   game/M_treg_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   game/GND_6_o_GND_6_o_sub_47_OUT[3]
                                                       game/Msub_GND_6_o_GND_6_o_sub_47_OUT_xor<3>11
    DSP48_X0Y9.B16       net (fanout=14)       0.996   game/GND_6_o_GND_6_o_sub_47_OUT[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   game/Mmult_n0468
                                                       game/Mmult_n0468
    SLICE_X9Y38.B3       net (fanout=33)       1.082   game/n0468[0]
    SLICE_X9Y38.B        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4_SW0
    SLICE_X9Y38.A2       net (fanout=1)        1.165   game/N11
    SLICE_X9Y38.A        Tilo                  0.259   game/N11
                                                       game/Madd_n0471_Madd_cy<0>4
    SLICE_X6Y38.A6       net (fanout=4)        0.445   game/Madd_n0471_Madd_cy<0>3
    SLICE_X6Y38.A        Tilo                  0.235   game/Sh35551315
                                                       game/Madd_n0471_Madd_cy<0>61
    SLICE_X6Y37.A1       net (fanout=5)        0.735   game/Madd_n0471_Madd_cy<0>5
    SLICE_X6Y37.A        Tilo                  0.235   game/Sh35553
                                                       game/Madd_n0471_Madd_xor<0>71_1
    SLICE_X4Y37.C4       net (fanout=13)       0.568   game/Madd_n0471_Madd_xor<0>71
    SLICE_X4Y37.C        Tilo                  0.255   game/Sh355430
                                                       game/Sh355425
    SLICE_X4Y36.D2       net (fanout=1)        0.757   game/Sh355429
    SLICE_X4Y36.D        Tilo                  0.254   game/Sh355431
                                                       game/Sh355427
    SLICE_X4Y39.A3       net (fanout=1)        0.756   game/Sh355431
    SLICE_X4Y39.A        Tilo                  0.254   game/Sh355424
                                                       game/Sh355430
    SLICE_X4Y39.C1       net (fanout=1)        0.540   game/Sh355434
    SLICE_X4Y39.CMUX     Tilo                  0.430   game/Sh355424
                                                       game/Sh355444_G
                                                       game/Sh355444
    SLICE_X3Y35.A5       net (fanout=1)        0.914   game/Sh355448
    SLICE_X3Y35.A        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Sh355445
    SLICE_X3Y35.D6       net (fanout=1)        0.830   game/Sh3554
    SLICE_X3Y35.D        Tilo                  0.259   game/Mmux_M_treg_d6305
                                                       game/Mmux_M_treg_d6306
    SLICE_X10Y42.C6      net (fanout=1)        1.248   game/Mmux_M_treg_d6305
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.153ns (7.866ns logic, 11.287ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT10  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN10   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_10
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT20  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN20   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_20
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT22  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN22   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_22
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT23  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN23   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_23
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT17  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN17   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_17
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT14  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN14   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_14
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT15  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN15   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_15
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT12  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN12   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_12
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT13  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN13   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_13
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT16  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN16   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_16
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT11  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN11   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_11
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT1   Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN1    net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_1
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT2   Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN2    net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_2
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT19  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN19   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_19
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT24  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN24   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_24
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT0   Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN0    net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_0
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT9   Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_9
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT21  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN21   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_21
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT18  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
                                                       game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1
    DSP48_X0Y11.PCIN18   net (fanout=1)        0.002   game/Maddsub_BUS_0024_PWR_6_o_MuLt_59_OUT1_PCOUT_to_Madd_n0481_Madd1_PCIN_18
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0481_Madd1
                                                       game/Madd_n0481_Madd1
    SLICE_X12Y37.B2      net (fanout=28)       2.304   game/n0481<0>1
    SLICE_X12Y37.BMUX    Tilo                  0.326   game/Sh116221
                                                       game/Sh1149411
    SLICE_X8Y41.B1       net (fanout=2)        1.471   game/Sh114941
    SLICE_X8Y41.B        Tilo                  0.254   game/Sh127493
                                                       game/Sh127493
    SLICE_X7Y44.D1       net (fanout=1)        1.148   game/Sh127493
    SLICE_X7Y44.D        Tilo                  0.259   game/Sh127497
                                                       game/Sh127497
    SLICE_X7Y43.C6       net (fanout=1)        0.327   game/Sh127497
    SLICE_X7Y43.C        Tilo                  0.259   game/Sh1274932
                                                       game/Sh1274933
    SLICE_X10Y42.C1      net (fanout=1)        1.213   game/Sh12749
    SLICE_X10Y42.C       Tilo                  0.235   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6307
    SLICE_X10Y42.D3      net (fanout=1)        0.460   game/Mmux_M_treg_d6306
    SLICE_X10Y42.CLK     Tas                   0.349   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d6310
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (12.224ns logic, 6.925ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[1].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[1].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond_gen_0[4].controller_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[1].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond_gen_0[2].controller_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[1].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond_gen_0[0].controller_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[1].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond_gen_0[1].controller_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[3]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[3]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[3]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[3]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[7]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[7]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[7]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[7]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[11]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[11]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[11]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[11]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[15]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[15]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[15]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[15]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[19]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[19]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[19]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q[19]/CLK
  Logical resource: controller_cond_gen_0[3].controller_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_ctr_q[3]/CLK
  Logical resource: controller_cond_gen_0[0].controller_cond/M_ctr_q_0/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_ctr_q[3]/CLK
  Logical resource: controller_cond_gen_0[0].controller_cond/M_ctr_q_1/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_ctr_q[3]/CLK
  Logical resource: controller_cond_gen_0[0].controller_cond/M_ctr_q_2/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_ctr_q[3]/CLK
  Logical resource: controller_cond_gen_0[0].controller_cond/M_ctr_q_3/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.403|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3090388 paths, 0 nets, and 11679 connections

Design statistics:
   Minimum period:  19.403ns{1}   (Maximum frequency:  51.538MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  7 23:33:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 432 MB



