# do Basic_FQ.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:32 on Feb 27,2024
# vcom -work work Basic_FQ.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Basic_FQ
# -- Compiling architecture structure of Basic_FQ
# End time: 23:39:33 on Feb 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:33 on Feb 27,2024
# vcom -work work Waveform3.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Basic_FQ_vhd_vec_tst
# -- Compiling architecture Basic_FQ_arch of Basic_FQ_vhd_vec_tst
# End time: 23:39:33 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Basic_FQ_vhd_vec_tst 
# Start time: 23:39:33 on Feb 27,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.basic_fq_vhd_vec_tst(basic_fq_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.basic_fq(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
# Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_ram_block(block_arch)
# Loading fiftyfivenm.fiftyfivenm_ram_register(reg_arch)
# Loading fiftyfivenm.fiftyfivenm_ram_pulse_generator(pgen_arch)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
# ** Warning: Design size of 121193 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#35
# Simulation time: 500 ps
# Simulation time: 500 ps
# Simulation time: 500 ps
# Simulation time: 500 ps
# Simulation time: 500 ps
# Simulation time: 500 ps
# Simulation time: 500 ps
# Simulation time: 500 ps
# End time: 23:39:55 on Feb 27,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 1
