Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Tue Nov  8 22:13:17 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Nov  8 22:13:44 2016
viaInitial ends at Tue Nov  8 22:13:44 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../rs_layer.v'

*** Memory Usage v0.159.2.9 (Current mem = 256.570M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=256.6M) ***
Set top cell to rs_layer.
Reading common timing library '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.4M, fe_cpu=0.08min, fe_mem=257.0M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell rs_layer ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 1982 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 258.910M, initial mem = 50.625M) ***
CTE reading timing constraint file '../rs_layer.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../rs_layer.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=263.7M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=264.6M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=1982 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2098 #term=6001 #term/net=2.86, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=156
stdCell: 1982 single + 0 double + 0 multi
Total standard cell length = 2.4616 (mm), area = 0.0061 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.602.
Density for the design = 0.602.
       = stdcell_area 6478 (6080 um^2) / alloc_area 10760 (10099 um^2).
Pin Density = 0.926.
            = total # of pins 6001 / total Instance area 6478.
Iteration  1: Total net bbox = 1.260e+04 (1.26e+04 0.00e+00)
              Est.  stn bbox = 1.412e+04 (1.41e+04 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  2: Total net bbox = 1.949e+04 (5.54e+03 1.40e+04)
              Est.  stn bbox = 2.195e+04 (6.94e+03 1.50e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  3: Total net bbox = 1.560e+04 (8.60e+03 6.99e+03)
              Est.  stn bbox = 1.852e+04 (1.02e+04 8.28e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 264.6M
Iteration  4: Total net bbox = 1.735e+04 (7.48e+03 9.87e+03)
              Est.  stn bbox = 2.079e+04 (9.09e+03 1.17e+04)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 264.6M
Iteration  5: Total net bbox = 1.890e+04 (1.13e+04 7.64e+03)
              Est.  stn bbox = 2.246e+04 (1.30e+04 9.42e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  6: Total net bbox = 2.160e+04 (1.11e+04 1.05e+04)
              Est.  stn bbox = 2.539e+04 (1.29e+04 1.25e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  7: Total net bbox = 2.260e+04 (1.20e+04 1.06e+04)
              Est.  stn bbox = 2.644e+04 (1.39e+04 1.26e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  8: Total net bbox = 2.344e+04 (1.20e+04 1.14e+04)
              Est.  stn bbox = 2.732e+04 (1.39e+04 1.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  9: Total net bbox = 2.426e+04 (1.27e+04 1.16e+04)
              Est.  stn bbox = 2.815e+04 (1.45e+04 1.37e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 264.6M
Iteration 10: Total net bbox = 2.580e+04 (1.27e+04 1.31e+04)
              Est.  stn bbox = 2.981e+04 (1.45e+04 1.53e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 264.7M
Iteration 11: Total net bbox = 2.575e+04 (1.27e+04 1.31e+04)
              Est.  stn bbox = 2.975e+04 (1.45e+04 1.52e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.7M
Iteration 12: Total net bbox = 2.745e+04 (1.41e+04 1.34e+04)
              Est.  stn bbox = 3.148e+04 (1.59e+04 1.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.7M
*** cost = 2.745e+04 (1.41e+04 1.34e+04) (cpu for global=0:00:00.4) real=0:00:01.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 600 insts, mean move: 0.77 um, max move: 3.61 um
	max move on inst (U2420): (98.80, 104.12) --> (99.94, 101.65)
Placement tweakage begins.
wire length = 2.765e+04 = 1.424e+04 H + 1.341e+04 V
wire length = 2.562e+04 = 1.265e+04 H + 1.297e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 1198 insts, mean move: 3.95 um, max move: 67.45 um
	max move on inst (U2592): (112.86, 81.89) --> (67.64, 59.66)
move report: rPlace moves 336 insts, mean move: 0.36 um, max move: 4.75 um
	max move on inst (U2566): (107.54, 96.71) --> (109.82, 94.24)
move report: overall moves 1400 insts, mean move: 3.55 um, max move: 67.07 um
	max move on inst (U2592): (112.48, 81.89) --> (67.64, 59.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        67.07 um
  inst (U2592) with max move: (112.48, 81.89) -> (67.64, 59.66)
  mean    (X+Y) =         3.55 um
Total instances flipped for legalization: 290
Total instances moved : 1400
*** cpu=0:00:00.2   mem=265.6M  mem(used)=1.0M***
Total net length = 2.569e+04 (1.267e+04 1.301e+04) (ext = 5.681e+03)
*** End of Placement (cpu=0:00:00.6, real=0:00:01.0, mem=265.6M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    5 % ( 1 / 20 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 22:13:45 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_rslayer
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.51Ghz)

Begin option processing ...
(from .sroute_16070.conf) srouteConnectPowerBump set to false
(from .sroute_16070.conf) routeSpecial set to true
(from .sroute_16070.conf) srouteConnectBlockPin set to false
(from .sroute_16070.conf) srouteFollowCorePinEnd set to 3
(from .sroute_16070.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_16070.conf) sroutePadPinAllPorts set to true
(from .sroute_16070.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 465.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 14 used
Read in 1982 components
  1982 core components: 0 unplaced, 1982 placed, 0 fixed
Read in 157 physical pins
  157 physical pins: 0 unplaced, 157 placed, 0 fixed
Read in 157 nets
Read in 2 special nets, 2 routed
Read in 4121 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 82
  Number of Followpin connections: 41
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 477.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 157 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 22:13:45 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 22:13:45 2016

sroute post-processing starts at Tue Nov  8 22:13:45 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 22:13:45 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 1.47 megs
sroute: Total Peak Memory used = 267.07 megs
<CMD> trialRoute
*** Starting trialRoute (mem=267.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (285420 277880)
coreBox:    (40280 40280) (245420 237880)

Phase 1a route (0:00:00.0 268.0M):
Est net length = 2.961e+04um = 1.459e+04H + 1.503e+04V
Usage: (9.6%H 10.2%V) = (1.669e+04um 2.786e+04um) = (16815 11491)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 269.2M):
Usage: (9.6%H 10.2%V) = (1.666e+04um 2.786e+04um) = (16783 11491)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 269.2M):
Usage: (9.6%H 10.2%V) = (1.662e+04um 2.784e+04um) = (16744 11481)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 269.2M):
Usage: (9.6%H 10.2%V) = (1.662e+04um 2.784e+04um) = (16744 11481)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 269.9M):
Usage: (9.6%H 10.2%V) = (1.662e+04um 2.784e+04um) = (16744 11481)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (9.6%H 10.2%V) = (1.662e+04um 2.784e+04um) = (16744 11481)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.01%
  4:	0	 0.00%	186	 2.34%
  5:	0	 0.00%	91	 1.15%
  6:	0	 0.00%	201	 2.53%
  7:	0	 0.00%	250	 3.15%
  8:	0	 0.00%	311	 3.92%
  9:	0	 0.00%	569	 7.17%
 10:	0	 0.00%	847	10.67%
 11:	116	 1.46%	997	12.56%
 12:	497	 6.26%	1392	17.54%
 13:	487	 6.14%	1028	12.95%
 14:	133	 1.68%	614	 7.74%
 15:	248	 3.12%	405	 5.10%
 16:	48	 0.60%	296	 3.73%
 17:	348	 4.39%	0	 0.00%
 18:	484	 6.10%	0	 0.00%
 19:	809	10.19%	0	 0.00%
 20:	4766	60.06%	748	 9.43%

Global route (cpu=0.0s real=0.0s 268.6M)
Phase 1l route (0:00:00.0 268.8M):


*** After '-updateRemainTrks' operation: 

Usage: (9.8%H 10.5%V) = (1.696e+04um 2.862e+04um) = (17064 11803)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  1:	0	 0.00%	5	 0.06%
  2:	0	 0.00%	3	 0.04%
  3:	0	 0.00%	10	 0.13%
  4:	0	 0.00%	193	 2.43%
  5:	0	 0.00%	108	 1.36%
  6:	0	 0.00%	197	 2.48%
  7:	0	 0.00%	255	 3.21%
  8:	0	 0.00%	309	 3.89%
  9:	0	 0.00%	557	 7.02%
 10:	0	 0.00%	833	10.50%
 11:	117	 1.47%	998	12.58%
 12:	496	 6.25%	1378	17.36%
 13:	488	 6.15%	1030	12.98%
 14:	136	 1.71%	612	 7.71%
 15:	254	 3.20%	404	 5.09%
 16:	54	 0.68%	295	 3.72%
 17:	351	 4.42%	0	 0.00%
 18:	496	 6.25%	0	 0.00%
 19:	815	10.27%	0	 0.00%
 20:	4729	59.59%	748	 9.43%



*** Completed Phase 1 route (0:00:00.1 267.5M) ***


Total length: 3.140e+04um, number of vias: 11929
M1(H) length: 3.999e+02um, number of vias: 5845
M2(V) length: 1.334e+04um, number of vias: 5372
M3(H) length: 1.438e+04um, number of vias: 612
M4(V) length: 2.988e+03um, number of vias: 50
M5(H) length: 1.550e+02um, number of vias: 34
M6(V) length: 1.226e+02um, number of vias: 10
M7(H) length: 3.370e+00um, number of vias: 4
M8(V) length: 8.360e+00um, number of vias: 2
M9(H) length: 1.310e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 268.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=268.3M) ***
Peak Memory Usage was 272.8M 
*** Finished trialRoute (cpu=0:00:00.2 mem=268.3M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'rs_layer' of instances=1982 and nets=2101 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 269.352M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 279.4M, InitMEM = 279.4M)
Number of Loop : 0
Start delay calculation (mem=279.375M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M9_M8_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M8_M7_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=283.422M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 283.4M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.8M **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=276.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=276.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.339  |
|           TNS (ns):| -18.676 |
|    Violating Paths:|   76    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.013   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.204%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 283.0M **
*** Starting optimizing excluded clock nets MEM= 283.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 283.0M) ***
*info: Start fixing DRV (Mem = 283.04M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (283.2M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=283.2M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.602045
Start fixing design rules ... (0:00:00.0 283.6M)
Done fixing design rule (0:00:00.4 284.1M)

Summary:
4 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.602788
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    5 % ( 1 / 20 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 25 insts, mean move: 0.44 um, max move: 1.14 um
	max move on inst (FE_OFC2_clks_rst): (87.40, 96.71) --> (86.26, 96.71)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 25 insts, mean move: 0.44 um, max move: 1.14 um
	max move on inst (FE_OFC2_clks_rst): (87.40, 96.71) --> (86.26, 96.71)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.14 um
  inst (FE_OFC2_clks_rst) with max move: (87.4, 96.71) -> (86.26, 96.71)
  mean    (X+Y) =         0.44 um
Total instances moved : 25
*** cpu=0:00:00.1   mem=284.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:00.5 284.1M)

*** Starting trialRoute (mem=284.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (285420 277880)
coreBox:    (40280 40280) (245420 237880)

Phase 1a route (0:00:00.0 285.6M):
Est net length = 2.959e+04um = 1.456e+04H + 1.503e+04V
Usage: (9.6%H 10.2%V) = (1.665e+04um 2.788e+04um) = (16772 11498)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 286.9M):
Usage: (9.6%H 10.2%V) = (1.661e+04um 2.788e+04um) = (16739 11498)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 286.9M):
Usage: (9.6%H 10.2%V) = (1.659e+04um 2.786e+04um) = (16712 11491)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 286.9M):
Usage: (9.6%H 10.2%V) = (1.659e+04um 2.786e+04um) = (16712 11491)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 287.5M):
Usage: (9.6%H 10.2%V) = (1.659e+04um 2.786e+04um) = (16712 11491)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (9.6%H 10.2%V) = (1.659e+04um 2.786e+04um) = (16712 11491)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.01%
  4:	0	 0.00%	190	 2.39%
  5:	0	 0.00%	90	 1.13%
  6:	0	 0.00%	196	 2.47%
  7:	0	 0.00%	258	 3.25%
  8:	0	 0.00%	308	 3.88%
  9:	0	 0.00%	569	 7.17%
 10:	0	 0.00%	838	10.56%
 11:	116	 1.46%	1010	12.73%
 12:	497	 6.26%	1381	17.40%
 13:	487	 6.14%	1026	12.93%
 14:	132	 1.66%	621	 7.83%
 15:	245	 3.09%	405	 5.10%
 16:	49	 0.62%	295	 3.72%
 17:	358	 4.51%	0	 0.00%
 18:	476	 6.00%	0	 0.00%
 19:	811	10.22%	0	 0.00%
 20:	4765	60.04%	748	 9.43%

Global route (cpu=0.0s real=0.0s 286.3M)
Phase 1l route (0:00:00.1 286.1M):


*** After '-updateRemainTrks' operation: 

Usage: (9.7%H 10.5%V) = (1.693e+04um 2.863e+04um) = (17033 11807)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  1:	0	 0.00%	5	 0.06%
  2:	0	 0.00%	2	 0.03%
  3:	0	 0.00%	11	 0.14%
  4:	0	 0.00%	196	 2.47%
  5:	0	 0.00%	107	 1.35%
  6:	0	 0.00%	197	 2.48%
  7:	0	 0.00%	265	 3.34%
  8:	0	 0.00%	292	 3.68%
  9:	0	 0.00%	561	 7.07%
 10:	0	 0.00%	827	10.42%
 11:	117	 1.47%	1014	12.78%
 12:	496	 6.25%	1365	17.20%
 13:	487	 6.14%	1027	12.94%
 14:	135	 1.70%	620	 7.81%
 15:	252	 3.18%	404	 5.09%
 16:	53	 0.67%	294	 3.70%
 17:	364	 4.59%	0	 0.00%
 18:	486	 6.12%	0	 0.00%
 19:	822	10.36%	0	 0.00%
 20:	4724	59.53%	748	 9.43%



*** Completed Phase 1 route (0:00:00.1 284.1M) ***


Total length: 3.136e+04um, number of vias: 11928
M1(H) length: 4.004e+02um, number of vias: 5853
M2(V) length: 1.335e+04um, number of vias: 5360
M3(H) length: 1.432e+04um, number of vias: 619
M4(V) length: 2.958e+03um, number of vias: 48
M5(H) length: 1.961e+02um, number of vias: 32
M6(V) length: 1.317e+02um, number of vias: 10
M7(H) length: 3.370e+00um, number of vias: 4
M8(V) length: 8.360e+00um, number of vias: 2
M9(H) length: 1.310e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 284.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=284.1M) ***
Peak Memory Usage was 290.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=284.1M) ***

Extraction called for design 'rs_layer' of instances=1986 and nets=2105 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 284.137M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 284.1M, InitMEM = 284.1M)
Number of Loop : 0
Start delay calculation (mem=284.137M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=284.137M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 284.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    603
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    603
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (284.1M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=284.1M) ***
Start fixing design rules ... (0:00:00.0 284.1M)
Done fixing design rule (0:00:00.1 284.1M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.603346
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    5 % ( 1 / 20 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=284.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:00.1 284.1M)

*** Starting trialRoute (mem=284.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (285420 277880)
coreBox:    (40280 40280) (245420 237880)

Phase 1a route (0:00:00.0 285.8M):
Est net length = 2.959e+04um = 1.456e+04H + 1.503e+04V
Usage: (9.6%H 10.2%V) = (1.665e+04um 2.788e+04um) = (16776 11500)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 287.0M):
Usage: (9.6%H 10.2%V) = (1.662e+04um 2.788e+04um) = (16743 11500)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 287.0M):
Usage: (9.6%H 10.2%V) = (1.659e+04um 2.786e+04um) = (16715 11493)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 287.0M):
Usage: (9.6%H 10.2%V) = (1.659e+04um 2.786e+04um) = (16715 11493)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 287.7M):
Usage: (9.6%H 10.2%V) = (1.659e+04um 2.786e+04um) = (16715 11493)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (9.6%H 10.2%V) = (1.659e+04um 2.786e+04um) = (16715 11493)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.01%
  4:	0	 0.00%	190	 2.39%
  5:	0	 0.00%	91	 1.15%
  6:	0	 0.00%	194	 2.44%
  7:	0	 0.00%	260	 3.28%
  8:	0	 0.00%	311	 3.92%
  9:	0	 0.00%	564	 7.11%
 10:	0	 0.00%	841	10.60%
 11:	116	 1.46%	1006	12.68%
 12:	497	 6.26%	1382	17.41%
 13:	487	 6.14%	1028	12.95%
 14:	132	 1.66%	620	 7.81%
 15:	245	 3.09%	403	 5.08%
 16:	49	 0.62%	297	 3.74%
 17:	357	 4.50%	0	 0.00%
 18:	480	 6.05%	0	 0.00%
 19:	808	10.18%	0	 0.00%
 20:	4765	60.04%	748	 9.43%

Global route (cpu=0.0s real=0.0s 286.4M)
Phase 1l route (0:00:00.1 286.2M):


*** After '-updateRemainTrks' operation: 

Usage: (9.7%H 10.5%V) = (1.693e+04um 2.864e+04um) = (17037 11809)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  1:	0	 0.00%	5	 0.06%
  2:	0	 0.00%	2	 0.03%
  3:	0	 0.00%	11	 0.14%
  4:	0	 0.00%	196	 2.47%
  5:	0	 0.00%	108	 1.36%
  6:	0	 0.00%	194	 2.44%
  7:	0	 0.00%	269	 3.39%
  8:	0	 0.00%	294	 3.70%
  9:	0	 0.00%	556	 7.01%
 10:	0	 0.00%	830	10.46%
 11:	117	 1.47%	1010	12.73%
 12:	496	 6.25%	1366	17.21%
 13:	487	 6.14%	1029	12.97%
 14:	135	 1.70%	619	 7.80%
 15:	252	 3.18%	402	 5.07%
 16:	53	 0.67%	296	 3.73%
 17:	364	 4.59%	0	 0.00%
 18:	487	 6.14%	0	 0.00%
 19:	822	10.36%	0	 0.00%
 20:	4723	59.51%	748	 9.43%



*** Completed Phase 1 route (0:00:00.1 284.3M) ***


Total length: 3.138e+04um, number of vias: 11934
M1(H) length: 4.008e+02um, number of vias: 5857
M2(V) length: 1.336e+04um, number of vias: 5362
M3(H) length: 1.433e+04um, number of vias: 619
M4(V) length: 2.957e+03um, number of vias: 48
M5(H) length: 1.956e+02um, number of vias: 32
M6(V) length: 1.317e+02um, number of vias: 10
M7(H) length: 3.370e+00um, number of vias: 4
M8(V) length: 8.360e+00um, number of vias: 2
M9(H) length: 1.310e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 284.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=284.1M) ***
Peak Memory Usage was 290.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=284.1M) ***

Extraction called for design 'rs_layer' of instances=1988 and nets=2107 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 284.137M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 284.1M, InitMEM = 284.1M)
Number of Loop : 0
Start delay calculation (mem=284.137M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=284.137M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 284.1M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    603
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    603
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 284.14M).

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=284.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.107  |
|           TNS (ns):| -4.845  |
|    Violating Paths:|   57    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.011   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.335%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 284.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 284.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.107  | -0.107  |  0.716  |  0.243  |  0.500  |   N/A   |
|           TNS (ns):| -4.845  | -4.845  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|   57    |   57    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   508   |   234   |   359   |   40    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.011   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.335%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 284.3M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=289.7M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=289.7M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=289.8M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 290.566M)

Start to trace clock trees ...
*** Begin Tracer (mem=290.6M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=291.6M) ***
***** Allocate Obstruction Memory  Finished (MEM: 290.566M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          11.4(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          11.4(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.473500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 108(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 234
Nr.          Rising  Sync Pins  : 234
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (234-leaf) (mem=290.6M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=7[142,149*] N234 B13 G1 A23(22.8) L[5,5] C3/1 score=23410 cpu=0:00:01.0 mem=291M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:01.3, real=0:00:01.0, mem=290.6M)



**** CK_START: Update Database (mem=290.6M)
13 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=290.6M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 76 insts, mean move: 0.53 um, max move: 1.14 um
	max move on inst (FECTS_clks_clk___L4_I9): (72.20, 111.53) --> (73.34, 111.53)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 76 insts, mean move: 0.53 um, max move: 1.14 um
	max move on inst (FECTS_clks_clk___L4_I9): (72.20, 111.53) --> (73.34, 111.53)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.14 um
  inst (FECTS_clks_clk___L4_I9) with max move: (72.2, 111.53) -> (73.34, 111.53)
  mean    (X+Y) =         0.53 um
Total instances moved : 76
*** cpu=0:00:00.1   mem=285.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 285.086M)

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 234
Nr. of Buffer                  : 13
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): xgmii_txd_d_reg[15]/CLK 151.2(ps)
Min trig. edge delay at sink(R): crc_left_d_reg[4]/CLK 142.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 142.3~151.2(ps)        0~10(ps)            
Fall Phase Delay               : 172.5~181.1(ps)        0~10(ps)            
Trig. Edge Skew                : 8.9(ps)                108(ps)             
Rise Skew                      : 8.9(ps)                
Fall Skew                      : 8.6(ps)                
Max. Rise Buffer Tran.         : 70.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 49.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 46.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 44.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 16.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 22.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 42.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 42.3(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 22:13:49 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 285.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 22:13:49 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 22:13:49 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        4224      44.22%
#  Metal 2        V        4224       3.05%
#  Metal 3        H        4224       0.00%
#  Metal 4        V        4224       3.05%
#  Metal 5        H        4224       9.75%
#  Metal 6        V        4224       8.24%
#  Metal 7        H        4224       0.00%
#  Metal 8        V        4224       0.00%
#  Metal 9        H        4224       0.02%
#  Metal 10       V        4224       1.52%
#  ------------------------------------------
#  Total                  42240       6.99%
#
#  14 nets (0.66%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 299.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 299.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 299.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 299.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 1759 um.
#Total half perimeter of net bounding box = 1193 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 2 um.
#Total wire length on LAYER metal3 = 1237 um.
#Total wire length on LAYER metal4 = 520 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 772
#Up-Via Summary (total 772):
#           
#-----------------------
#  Metal 1          256
#  Metal 2          256
#  Metal 3          260
#-----------------------
#                   772 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 299.00 (Mb)
#Peak memory = 331.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 8.3% of the total area was rechecked for DRC, and 52.9% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 305.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 305.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 1684 um.
#Total half perimeter of net bounding box = 1193 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 101 um.
#Total wire length on LAYER metal3 = 1093 um.
#Total wire length on LAYER metal4 = 490 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 791
#Up-Via Summary (total 791):
#           
#-----------------------
#  Metal 1          261
#  Metal 2          254
#  Metal 3          276
#-----------------------
#                   791 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 300.00 (Mb)
#Peak memory = 331.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 14.00 (Mb)
#Total memory = 299.00 (Mb)
#Peak memory = 331.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 22:13:51 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 234
Nr. of Buffer                  : 13
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): bvalid_reg[1]/CLK 153.9(ps)
Min trig. edge delay at sink(R): crc_left_d_reg[4]/CLK 145.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 145.3~153.9(ps)        0~10(ps)            
Fall Phase Delay               : 175.4~183.8(ps)        0~10(ps)            
Trig. Edge Skew                : 8.6(ps)                108(ps)             
Rise Skew                      : 8.6(ps)                
Fall Skew                      : 8.4(ps)                
Max. Rise Buffer Tran.         : 71.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 49.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 48.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 45.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 16.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 22.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 43.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 43.1(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=299.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=299.1M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 234
Nr. of Buffer                  : 13
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): bvalid_reg[1]/CLK 153.9(ps)
Min trig. edge delay at sink(R): crc_left_d_reg[4]/CLK 145.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 145.3~153.9(ps)        0~10(ps)            
Fall Phase Delay               : 175.4~183.8(ps)        0~10(ps)            
Trig. Edge Skew                : 8.6(ps)                108(ps)             
Rise Skew                      : 8.6(ps)                
Fall Skew                      : 8.4(ps)                
Max. Rise Buffer Tran.         : 71.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 49.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 48.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 45.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 16.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 22.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 43.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 43.1(ps)               0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:03.3, real=0:00:03.0, mem=298.7M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=298.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 14
There are 14 nets with 1 extra space.
routingBox: (0 0) (285420 277880)
coreBox:    (40280 40280) (245420 237880)
There are 14 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 299.7M):

Phase 1a route (0:00:00.0 299.7M):
Est net length = 2.834e+04um = 1.393e+04H + 1.441e+04V
Usage: (11.4%H 11.7%V) = (1.973e+04um 3.185e+04um) = (19993 13106)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.04% V)

Phase 1b route (0:00:00.0 300.2M):
Usage: (11.4%H 11.7%V) = (1.969e+04um 3.185e+04um) = (19958 13106)
Overflow: 3 = 0 (0.00% H) + 3 (0.04% V)

Phase 1c route (0:00:00.0 300.2M):
Usage: (11.4%H 11.7%V) = (1.968e+04um 3.182e+04um) = (19941 13096)
Overflow: 3 = 0 (0.00% H) + 3 (0.04% V)

Phase 1d route (0:00:00.0 300.2M):
Usage: (11.4%H 11.7%V) = (1.968e+04um 3.182e+04um) = (19941 13096)
Overflow: 3 = 0 (0.00% H) + 3 (0.04% V)

Phase 1e route (0:00:00.0 300.7M):
Usage: (11.4%H 11.7%V) = (1.968e+04um 3.183e+04um) = (19946 13100)
Overflow: 2 = 0 (0.00% H) + 2 (0.03% V)

Phase 1f route (0:00:00.0 300.7M):
Usage: (11.4%H 11.7%V) = (1.969e+04um 3.184e+04um) = (19948 13101)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1g route (0:00:00.0 300.7M):
Usage: (11.4%H 11.7%V) = (1.969e+04um 3.184e+04um) = (19948 13101)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Usage: (11.4%H 11.7%V) = (1.969e+04um 3.184e+04um) = (19948 13101)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	2	 0.03%
  2:	0	 0.00%	6	 0.08%
  3:	0	 0.00%	13	 0.16%
  4:	0	 0.00%	222	 2.80%
  5:	0	 0.00%	120	 1.51%
  6:	0	 0.00%	254	 3.20%
  7:	0	 0.00%	312	 3.93%
  8:	1	 0.01%	349	 4.40%
  9:	0	 0.00%	541	 6.82%
 10:	1	 0.01%	862	10.86%
 11:	118	 1.49%	966	12.17%
 12:	505	 6.36%	1318	16.61%
 13:	496	 6.25%	975	12.29%
 14:	164	 2.07%	583	 7.35%
 15:	299	 3.77%	373	 4.70%
 16:	123	 1.55%	291	 3.67%
 17:	416	 5.24%	0	 0.00%
 18:	540	 6.80%	0	 0.00%
 19:	937	11.81%	0	 0.00%
 20:	4336	54.64%	748	 9.43%

Global route (cpu=0.0s real=0.0s 300.2M)
Phase 1l route (0:00:00.1 300.2M):
There are 14 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (11.6%H 11.9%V) = (1.999e+04um 3.249e+04um) = (20232 13367)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	3	 0.04%
  1:	0	 0.00%	3	 0.04%
  2:	0	 0.00%	9	 0.11%
  3:	0	 0.00%	23	 0.29%
  4:	0	 0.00%	225	 2.84%
  5:	0	 0.00%	136	 1.71%
  6:	0	 0.00%	254	 3.20%
  7:	0	 0.00%	304	 3.83%
  8:	1	 0.01%	352	 4.44%
  9:	0	 0.00%	535	 6.74%
 10:	1	 0.01%	850	10.71%
 11:	119	 1.50%	964	12.15%
 12:	507	 6.39%	1310	16.51%
 13:	499	 6.29%	972	12.25%
 14:	158	 1.99%	586	 7.38%
 15:	308	 3.88%	371	 4.67%
 16:	135	 1.70%	290	 3.65%
 17:	418	 5.27%	0	 0.00%
 18:	541	 6.82%	0	 0.00%
 19:	955	12.03%	0	 0.00%
 20:	4294	54.11%	748	 9.43%



*** Completed Phase 1 route (0:00:00.1 299.7M) ***


Total length: 3.191e+04um, number of vias: 12144
M1(H) length: 3.786e+02um, number of vias: 5884
M2(V) length: 1.338e+04um, number of vias: 5365
M3(H) length: 1.481e+04um, number of vias: 813
M4(V) length: 3.003e+03um, number of vias: 43
M5(H) length: 1.869e+02um, number of vias: 27
M6(V) length: 1.427e+02um, number of vias: 8
M7(H) length: 8.500e-01um, number of vias: 2
M8(V) length: 2.660e+00um, number of vias: 2
M9(H) length: 1.310e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 299.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=299.7M) ***
Peak Memory Usage was 304.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=299.7M) ***

<CMD> extractRC
Extraction called for design 'rs_layer' of instances=2001 and nets=2120 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 299.676M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...

Total number of adjacent register pair is 3990.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 234
Nr. of Buffer                  : 13
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): bvalid_reg[1]/CLK 149(ps)
Min trig. edge delay at sink(R): crc_left_d_reg[4]/CLK 139.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 139.1~149(ps)          0~10(ps)            
Fall Phase Delay               : 161.8~171.2(ps)        0~10(ps)            
Trig. Edge Skew                : 9.9(ps)                108(ps)             
Rise Skew                      : 9.9(ps)                
Fall Skew                      : 9.4(ps)                
Max. Rise Buffer Tran.         : 88.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 65.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 53.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 48.9(ps)               200(ps)             
Min. Rise Buffer Tran.         : 16.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 49.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 46.8(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 3990                   

Max. Local Skew                : 9.9(ps)                
  bvalid_reg[1]/CLK(R)->
  crc_left_d_reg[4]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=308.2M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 234
Nr. of Buffer                  : 13
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): bvalid_reg[1]/CLK 149(ps)
Min trig. edge delay at sink(R): crc_left_d_reg[4]/CLK 139.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 139.1~149(ps)          0~10(ps)            
Fall Phase Delay               : 161.8~171.2(ps)        0~10(ps)            
Trig. Edge Skew                : 9.9(ps)                108(ps)             
Rise Skew                      : 9.9(ps)                
Fall Skew                      : 9.4(ps)                
Max. Rise Buffer Tran.         : 88.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 65.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 53.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 48.9(ps)               200(ps)             
Min. Rise Buffer Tran.         : 16.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 49.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 46.8(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=308.2M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 309.2M, InitMEM = 309.2M)
Number of Loop : 0
Start delay calculation (mem=309.199M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=309.199M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 309.2M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.2M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=308.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=308.2M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.089  |
|           TNS (ns):| -2.994  |
|    Violating Paths:|   57    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.013   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.794%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.2M **
*** Starting optimizing excluded clock nets MEM= 308.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 308.2M) ***
*** Starting optimizing excluded clock nets MEM= 308.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 308.2M) ***
*info: Start fixing DRV (Mem = 308.20M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (308.2M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 14 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=308.2M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.607942
Start fixing design rules ... (0:00:00.0 308.2M)
Done fixing design rule (0:00:00.0 308.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.607942
*** Completed dpFixDRCViolation (0:00:00.1 308.2M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    603
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    603
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (308.2M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 14 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=308.2M) ***
Start fixing design rules ... (0:00:00.0 308.2M)
Done fixing design rule (0:00:00.0 308.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.607942
*** Completed dpFixDRCViolation (0:00:00.1 308.2M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    603
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    603
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 308.20M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=308.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.089  |
|           TNS (ns):| -2.994  |
|    Violating Paths:|   57    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.013   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.794%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.089  | -0.089  |  0.934  |  0.103  |  0.508  |   N/A   |
|           TNS (ns):| -2.994  | -2.994  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|   57    |   57    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   508   |   234   |   359   |   40    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.013   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.794%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 308.2M **
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'rs_layer' of instances=2001 and nets=2120 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 309.199M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'rs_layer' of instances=2001 and nets=2120 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./rs_layer_PI8MQQ_16070.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 302.7M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for storing RC.
Extracted 10.0064% (CPU Time= 0:00:00.0  MEM= 305.7M)
Extracted 20.007% (CPU Time= 0:00:00.0  MEM= 305.7M)
Extracted 30.0076% (CPU Time= 0:00:00.0  MEM= 305.7M)
Extracted 40.0082% (CPU Time= 0:00:00.0  MEM= 305.7M)
Extracted 50.0088% (CPU Time= 0:00:00.0  MEM= 305.7M)
Extracted 60.0094% (CPU Time= 0:00:00.0  MEM= 305.7M)
Extracted 70.01% (CPU Time= 0:00:00.1  MEM= 305.7M)
Extracted 80.0105% (CPU Time= 0:00:00.1  MEM= 305.7M)
Extracted 90.0111% (CPU Time= 0:00:00.1  MEM= 305.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 305.7M)
Nr. Extracted Resistors     : 29223
Nr. Extracted Ground Cap.   : 31337
Nr. Extracted Coupling Cap. : 60596
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 304.7M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2117 times net's RC data read were performed.
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 302.684M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 309.2M, InitMEM = 309.2M)
Number of Loop : 0
Start delay calculation (mem=309.199M)...
delayCal using detail RC...
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 311.2M)
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2117 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=309.199M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 309.2M) ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 3907 filler insts (cell FILL / prefix FILL).
*INFO: Total 3907 filler insts added - prefix FILL (CPU: 0:00:00.0).
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 22:13:54 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Nov  8 22:13:55 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 22:13:55 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        4224      44.22%
#  Metal 2        V        4224       3.05%
#  Metal 3        H        4224       0.00%
#  Metal 4        V        4224       3.05%
#  Metal 5        H        4224       9.75%
#  Metal 6        V        4224       8.24%
#  Metal 7        H        4224       0.00%
#  Metal 8        V        4224       0.00%
#  Metal 9        H        4224       0.02%
#  Metal 10       V        4224       1.52%
#  ------------------------------------------
#  Total                  42240       6.99%
#
#  14 nets (0.66%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 322.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 322.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 322.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 322.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 322.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      1(0.02%)   (0.02%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      0(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 30103 um.
#Total half perimeter of net bounding box = 29325 um.
#Total wire length on LAYER metal1 = 120 um.
#Total wire length on LAYER metal2 = 11239 um.
#Total wire length on LAYER metal3 = 13744 um.
#Total wire length on LAYER metal4 = 3804 um.
#Total wire length on LAYER metal5 = 926 um.
#Total wire length on LAYER metal6 = 17 um.
#Total wire length on LAYER metal7 = 182 um.
#Total wire length on LAYER metal8 = 2 um.
#Total wire length on LAYER metal9 = 69 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 10400
#Up-Via Summary (total 10400):
#           
#-----------------------
#  Metal 1         5411
#  Metal 2         4248
#  Metal 3          667
#  Metal 4           53
#  Metal 5            9
#  Metal 6            8
#  Metal 7            2
#  Metal 8            2
#-----------------------
#                 10400 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 322.00 (Mb)
#Peak memory = 331.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 551
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 327.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 10
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 327.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 327.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 327.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 31483 um.
#Total half perimeter of net bounding box = 29325 um.
#Total wire length on LAYER metal1 = 1155 um.
#Total wire length on LAYER metal2 = 10490 um.
#Total wire length on LAYER metal3 = 12824 um.
#Total wire length on LAYER metal4 = 5493 um.
#Total wire length on LAYER metal5 = 1293 um.
#Total wire length on LAYER metal6 = 30 um.
#Total wire length on LAYER metal7 = 137 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 61 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14524
#Up-Via Summary (total 14524):
#           
#-----------------------
#  Metal 1         6592
#  Metal 2         5886
#  Metal 3         1830
#  Metal 4          187
#  Metal 5           17
#  Metal 6            8
#  Metal 7            2
#  Metal 8            2
#-----------------------
#                 14524 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 0.00 (Mb)
#Total memory = 322.00 (Mb)
#Peak memory = 353.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = -7.00 (Mb)
#Total memory = 315.00 (Mb)
#Peak memory = 353.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 22:14:04 2016
#
<CMD> optDesign -postRoute -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 315.9M **
#Created 34 library cell signatures
#Created 2120 NETS and 0 SPECIALNETS signatures
#Created 5909 instance signatures
Design contains fractional 20 cells.
Begin checking placement ... (start mem=324.9M, init mem=324.9M)
*info: Placed = 5661
*info: Unplaced = 0
Placement Density:97.13%(9803/10093)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=324.9M)
setExtractRCMode -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'rs_layer' of instances=5908 and nets=2120 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./rs_layer_PI8MQQ_16070.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 323.9M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for storing RC.
Extracted 10.0119% (CPU Time= 0:00:00.0  MEM= 325.9M)
Extracted 20.0119% (CPU Time= 0:00:00.0  MEM= 325.9M)
Extracted 30.0119% (CPU Time= 0:00:00.1  MEM= 325.9M)
Extracted 40.0119% (CPU Time= 0:00:00.1  MEM= 325.9M)
Extracted 50.0119% (CPU Time= 0:00:00.1  MEM= 325.9M)
Extracted 60.0119% (CPU Time= 0:00:00.1  MEM= 325.9M)
Extracted 70.0119% (CPU Time= 0:00:00.1  MEM= 325.9M)
Extracted 80.0119% (CPU Time= 0:00:00.1  MEM= 325.9M)
Extracted 90.0119% (CPU Time= 0:00:00.1  MEM= 325.9M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 325.9M)
Nr. Extracted Resistors     : 30855
Nr. Extracted Ground Cap.   : 32931
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 323.867M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 328.9M, InitMEM = 328.9M)
Number of Loop : 0
Start delay calculation (mem=328.879M)...
delayCal using detail RC...
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 330.9M)
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2117 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=328.879M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 328.9M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.697  |
|           TNS (ns):| -52.662 |
|    Violating Paths:|   102   |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.027   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 97.127%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 328.9M **
*info: Start fixing DRV (Mem = 328.88M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (328.9M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 14 nets with fixed/cover wires excluded.
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.971265
Start fixing design rules ... (0:00:00.0 328.9M)
Done fixing design rule (0:00:00.0 328.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.971265 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.1 328.9M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 328.88M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=328.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.697  |
|           TNS (ns):| -52.662 |
|    Violating Paths:|   102   |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.027   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 97.127%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 328.9M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 22:14:05 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.00 (Mb)
#Total memory = 337.00 (Mb)
#Peak memory = 353.00 (Mb)
#
#Start Detail Routing.
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 343.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 31483 um.
#Total half perimeter of net bounding box = 29325 um.
#Total wire length on LAYER metal1 = 1155 um.
#Total wire length on LAYER metal2 = 10490 um.
#Total wire length on LAYER metal3 = 12824 um.
#Total wire length on LAYER metal4 = 5493 um.
#Total wire length on LAYER metal5 = 1293 um.
#Total wire length on LAYER metal6 = 30 um.
#Total wire length on LAYER metal7 = 137 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 61 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14524
#Up-Via Summary (total 14524):
#           
#-----------------------
#  Metal 1         6592
#  Metal 2         5886
#  Metal 3         1830
#  Metal 4          187
#  Metal 5           17
#  Metal 6            8
#  Metal 7            2
#  Metal 8            2
#-----------------------
#                 14524 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 337.00 (Mb)
#Peak memory = 353.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 2120 NETS and 0 SPECIALNETS signatures
#Created 5909 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 17.00 (Mb)
#Total memory = 345.00 (Mb)
#Peak memory = 353.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 22:14:05 2016
#
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 345.9M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'rs_layer' of instances=5908 and nets=2120 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./rs_layer_PI8MQQ_16070.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 344.9M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for storing RC.
Extracted 10.0119% (CPU Time= 0:00:00.0  MEM= 347.9M)
Extracted 20.0119% (CPU Time= 0:00:00.0  MEM= 347.9M)
Extracted 30.0119% (CPU Time= 0:00:00.0  MEM= 347.9M)
Extracted 40.0119% (CPU Time= 0:00:00.0  MEM= 347.9M)
Extracted 50.0119% (CPU Time= 0:00:00.0  MEM= 347.9M)
Extracted 60.0119% (CPU Time= 0:00:00.1  MEM= 347.9M)
Extracted 70.0119% (CPU Time= 0:00:00.1  MEM= 347.9M)
Extracted 80.0119% (CPU Time= 0:00:00.1  MEM= 347.9M)
Extracted 90.0119% (CPU Time= 0:00:00.1  MEM= 347.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 347.9M)
Nr. Extracted Resistors     : 30855
Nr. Extracted Ground Cap.   : 32931
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 344.879M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 344.9M, InitMEM = 344.9M)
Number of Loop : 0
Start delay calculation (mem=344.879M)...
delayCal using detail RC...
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 346.9M)
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2117 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=344.879M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 344.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 344.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.697  | -0.697  |  0.736  | -0.341  |  0.308  |   N/A   |
|           TNS (ns):| -52.662 | -45.567 |  0.000  | -7.095  |  0.000  |   N/A   |
|    Violating Paths:|   102   |   76    |    0    |   26    |    0    |   N/A   |
|          All Paths:|   508   |   234   |   359   |   40    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.027   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 97.127%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 344.9M **
*** Finished optDesign ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'rs_layer' of instances=5908 and nets=2120 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./rs_layer_PI8MQQ_16070.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 344.9M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for storing RC.
Extracted 10.0119% (CPU Time= 0:00:00.0  MEM= 347.9M)
Extracted 20.0119% (CPU Time= 0:00:00.0  MEM= 347.9M)
Extracted 30.0119% (CPU Time= 0:00:00.0  MEM= 347.9M)
Extracted 40.0119% (CPU Time= 0:00:00.1  MEM= 347.9M)
Extracted 50.0119% (CPU Time= 0:00:00.1  MEM= 347.9M)
Extracted 60.0119% (CPU Time= 0:00:00.1  MEM= 347.9M)
Extracted 70.0119% (CPU Time= 0:00:00.1  MEM= 347.9M)
Extracted 80.0119% (CPU Time= 0:00:00.1  MEM= 347.9M)
Extracted 90.0119% (CPU Time= 0:00:00.1  MEM= 347.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 347.9M)
Nr. Extracted Resistors     : 30855
Nr. Extracted Ground Cap.   : 32931
Nr. Extracted Coupling Cap. : 65472
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 346.9M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2117 times net's RC data read were performed.
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 344.879M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 346.4M, InitMEM = 346.4M)
Number of Loop : 0
Start delay calculation (mem=346.383M)...
delayCal using detail RC...
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 348.4M)
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2117 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=346.383M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 346.4M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L4_I8 to match row orient.
Flip instance FECTS_clks_clk___L4_I6 to match row orient.
Flip instance FECTS_clks_clk___L4_I4 to match row orient.
Flip instance FECTS_clks_clk___L4_I1 to match row orient.
Flip instance FECTS_clks_clk___L3_I0 to match row orient.
Flip instance FECTS_clks_clk___L2_I0 to match row orient.
Flip instance FECTS_clks_clk___L1_I0 to match row orient.
Flip instance wakeuptimer_d_reg[0] to match row orient.
Flip instance cur_state_clk_reg[1] to match row orient.
Flip instance cnt128_d_reg[1] to match row orient.
Flip instance cnt128_d_reg[2] to match row orient.
Flip instance cnt128_d_reg[3] to match row orient.
Flip instance cnt128_d_reg[4] to match row orient.
Flip instance cnt128_d_reg[5] to match row orient.
Flip instance cnt128_d_reg[6] to match row orient.
Flip instance wakeuptimer_d_reg[1] to match row orient.
Flip instance wakeuptimer_d_reg[5] to match row orient.
Flip instance wakeuptimer_d_reg[7] to match row orient.
Flip instance wakeuptimer_d_reg[8] to match row orient.
Flip instance wakeuptimer_d_reg[17] to match row orient.
Flip instance wakeuptimer_d_reg[18] to match row orient.
Flip instance wakeuptimer_d_reg[19] to match row orient.
Flip instance wakeuptimer_d_reg[21] to match row orient.
Flip instance wakeuptimer_d_reg[22] to match row orient.
Flip instance wakeuptimer_d_reg[23] to match row orient.
Flip instance wakeuptimer_d_reg[24] to match row orient.
Flip instance wakeuptimer_d_reg[26] to match row orient.
Flip instance wakeuptimer_d_reg[28] to match row orient.
Flip instance wakeuptimer_d_reg[29] to match row orient.
Flip instance wakeuptimer_d_reg[30] to match row orient.
Flip instance wakeuptimer_d_reg[31] to match row orient.
Flip instance cur_state_reg[0] to match row orient.
Flip instance crc_bvalid_d_reg[1] to match row orient.
Flip instance idlernd_cnt_d_reg[0] to match row orient.
Flip instance crc_bvalid_d_reg[0] to match row orient.
Flip instance cur_state_reg[1] to match row orient.
Flip instance xgmii_tx_hold_reg[63] to match row orient.
Flip instance bvalid_reg[4] to match row orient.
Flip instance pkt_ctrl_d_reg[3] to match row orient.
Flip instance pkt_ctrl_d_reg[5] to match row orient.
Flip instance xgmii_tx_hold_reg[0] to match row orient.
Flip instance xgmii_tx_hold_reg[1] to match row orient.
Flip instance xgmii_tx_hold_reg[2] to match row orient.
Flip instance xgmii_tx_hold_reg[3] to match row orient.
Flip instance xgmii_tx_hold_reg[4] to match row orient.
Flip instance xgmii_tx_hold_reg[8] to match row orient.
Flip instance xgmii_tx_hold_reg[11] to match row orient.
Flip instance xgmii_tx_hold_reg[12] to match row orient.
Flip instance xgmii_tx_hold_reg[14] to match row orient.
Flip instance xgmii_tx_hold_reg[16] to match row orient.
Flip instance xgmii_tx_hold_reg[17] to match row orient.
Flip instance xgmii_tx_hold_reg[18] to match row orient.
Flip instance xgmii_tx_hold_reg[19] to match row orient.
Flip instance xgmii_tx_hold_reg[21] to match row orient.
Flip instance xgmii_tx_hold_reg[22] to match row orient.
Flip instance xgmii_tx_hold_reg[23] to match row orient.
Flip instance xgmii_tx_hold_reg[24] to match row orient.
Flip instance xgmii_tx_hold_reg[25] to match row orient.
Flip instance xgmii_tx_hold_reg[26] to match row orient.
Flip instance xgmii_tx_hold_reg[27] to match row orient.
Flip instance xgmii_tx_hold_reg[30] to match row orient.
Flip instance xgmii_tx_hold_reg[32] to match row orient.
Flip instance xgmii_tx_hold_reg[33] to match row orient.
Flip instance xgmii_tx_hold_reg[34] to match row orient.
Flip instance xgmii_tx_hold_reg[36] to match row orient.
Flip instance xgmii_tx_hold_reg[38] to match row orient.
Flip instance xgmii_tx_hold_reg[39] to match row orient.
Flip instance xgmii_tx_hold_reg[40] to match row orient.
Flip instance xgmii_tx_hold_reg[41] to match row orient.
Flip instance xgmii_tx_hold_reg[42] to match row orient.
Flip instance xgmii_tx_hold_reg[43] to match row orient.
Flip instance xgmii_tx_hold_reg[45] to match row orient.
Flip instance xgmii_tx_hold_reg[46] to match row orient.
Flip instance xgmii_tx_hold_reg[47] to match row orient.
Flip instance xgmii_tx_hold_reg[52] to match row orient.
Flip instance xgmii_tx_hold_reg[53] to match row orient.
Flip instance xgmii_tx_hold_reg[54] to match row orient.
Flip instance xgmii_tx_hold_reg[55] to match row orient.
Flip instance xgmii_tx_hold_reg[58] to match row orient.
Flip instance xgmii_tx_hold_reg[61] to match row orient.
Flip instance xgmii_tx_hold_reg[62] to match row orient.
Flip instance IDC_cnt_d_reg[0] to match row orient.
Flip instance crc_left_d_reg[0] to match row orient.
Flip instance crc_left_d_reg[5] to match row orient.
Flip instance crc_left_d_reg[6] to match row orient.
Flip instance crc_left_d_reg[8] to match row orient.
Flip instance crc_left_d_reg[9] to match row orient.
Flip instance crc_left_d_reg[13] to match row orient.
Flip instance crc_left_d_reg[16] to match row orient.
Flip instance crc_left_d_reg[18] to match row orient.
Flip instance crc_left_d_reg[19] to match row orient.
Flip instance crc_left_d_reg[20] to match row orient.
Flip instance crc_left_d_reg[21] to match row orient.
Flip instance crc_left_d_reg[25] to match row orient.
Flip instance crc_left_d_reg[26] to match row orient.
Flip instance crc_left_d_reg[27] to match row orient.
Flip instance crc_left_d_reg[29] to match row orient.
Flip instance crc_left_d_reg[30] to match row orient.
Flip instance crc_left_d_reg[31] to match row orient.
Flip instance xgmii_txd_d_reg[29] to match row orient.
Flip instance xgmii_txd_d_reg[28] to match row orient.
Flip instance xgmii_txd_d_reg[27] to match row orient.
Flip instance xgmii_txd_d_reg[23] to match row orient.
Flip instance xgmii_txd_d_reg[20] to match row orient.
Flip instance xgmii_txd_d_reg[19] to match row orient.
Flip instance xgmii_txd_d_reg[15] to match row orient.
Flip instance xgmii_txd_d_reg[6] to match row orient.
Flip instance xgmii_txd_d_reg[5] to match row orient.
Flip instance xgmii_txc_d_reg[2] to match row orient.
Flip instance xgmii_txc_d_reg[3] to match row orient.
Flip instance xgmii_txd_d_reg[10] to match row orient.
Flip instance xgmii_txd_d_reg[9] to match row orient.
Flip instance xgmii_txd_d_reg[8] to match row orient.
Flip instance xgmii_txd_d_reg[1] to match row orient.
Flip instance xgmii_txd_d_reg[0] to match row orient.
Flip instance crc_tx_d_reg[0] to match row orient.
Flip instance crc_tx_d_reg[1] to match row orient.
Flip instance crc_tx_d_reg[2] to match row orient.
Flip instance crc_tx_d_reg[3] to match row orient.
Flip instance crc_tx_d_reg[4] to match row orient.
Flip instance crc_tx_d_reg[7] to match row orient.
Flip instance crc_tx_d_reg[9] to match row orient.
Flip instance crc_tx_d_reg[13] to match row orient.
Flip instance crc_tx_d_reg[14] to match row orient.
Flip instance crc_tx_d_reg[20] to match row orient.
Flip instance crc_tx_d_reg[21] to match row orient.
Flip instance crc_tx_d_reg[22] to match row orient.
Flip instance crc_tx_d_reg[24] to match row orient.
Flip instance crc_tx_d_reg[28] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=346.4M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=5908 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2117 #term=6039 #term/net=2.85, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=156
stdCell: 5908 single + 0 double + 0 multi
Total standard cell length = 3.9689 (mm), area = 0.0098 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.623.
Density for the design = 0.623.
       = stdcell_area 10444 (9803 um^2) / alloc_area 16775 (15745 um^2).
Pin Density = 0.578.
            = total # of pins 6039 / total Instance area 10444.
Identified 3907 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 4.144e+04 (1.96e+04 2.18e+04)
              Est.  stn bbox = 4.488e+04 (2.24e+04 2.25e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 346.4M
Iteration  2: Total net bbox = 3.787e+04 (1.96e+04 1.83e+04)
              Est.  stn bbox = 4.266e+04 (2.24e+04 2.03e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 346.4M
Iteration  3: Total net bbox = 3.159e+04 (1.53e+04 1.63e+04)
              Est.  stn bbox = 3.634e+04 (1.81e+04 1.82e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 346.4M
Iteration  4: Total net bbox = 2.942e+04 (1.54e+04 1.40e+04)
              Est.  stn bbox = 3.468e+04 (1.82e+04 1.65e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 346.4M
Iteration  5: Total net bbox = 2.964e+04 (1.54e+04 1.42e+04)
              Est.  stn bbox = 3.514e+04 (1.84e+04 1.67e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 346.4M
Iteration  6: Total net bbox = 3.019e+04 (1.55e+04 1.46e+04)
              Est.  stn bbox = 3.575e+04 (1.85e+04 1.72e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 346.4M
Iteration  7: Total net bbox = 3.118e+04 (1.65e+04 1.46e+04)
              Est.  stn bbox = 3.676e+04 (1.95e+04 1.72e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 346.4M
Iteration  8: Total net bbox = 3.279e+04 (1.65e+04 1.63e+04)
              Est.  stn bbox = 3.851e+04 (1.95e+04 1.90e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 346.4M
Iteration  9: Total net bbox = 3.334e+04 (1.71e+04 1.63e+04)
              Est.  stn bbox = 3.909e+04 (2.01e+04 1.90e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 346.4M
Iteration 10: Total net bbox = 3.394e+04 (1.71e+04 1.69e+04)
              Est.  stn bbox = 3.973e+04 (2.01e+04 1.96e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 346.4M
Iteration 11: Total net bbox = 3.417e+04 (1.73e+04 1.69e+04)
              Est.  stn bbox = 3.999e+04 (2.04e+04 1.96e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 346.4M
Iteration 12: Total net bbox = 3.430e+04 (1.73e+04 1.70e+04)
              Est.  stn bbox = 4.012e+04 (2.04e+04 1.97e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 346.4M
Iteration 13: Total net bbox = 3.332e+04 (1.70e+04 1.64e+04)
              Est.  stn bbox = 3.906e+04 (1.99e+04 1.91e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 346.4M
*** cost = 3.332e+04 (1.70e+04 1.64e+04) (cpu for global=0:00:00.7) real=0:00:01.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 204 insts, mean move: 0.84 um, max move: 2.85 um
	max move on inst (FILL_3097): (85.50, 34.96) --> (85.88, 37.43)
Placement tweakage begins.
wire length = 3.340e+04 = 1.698e+04 H + 1.642e+04 V
wire length = 3.146e+04 = 1.550e+04 H + 1.596e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 2181 insts, mean move: 2.73 um, max move: 29.26 um
	max move on inst (U2368): (146.30, 114.00) --> (136.80, 133.76)
move report: rPlace moves 517 insts, mean move: 0.21 um, max move: 2.47 um
	max move on inst (FILL_247): (46.74, 67.07) --> (46.74, 64.60)
move report: overall moves 2317 insts, mean move: 2.63 um, max move: 29.26 um
	max move on inst (U2368): (146.30, 114.00) --> (136.80, 133.76)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        29.26 um
  inst (U2368) with max move: (146.3, 114) -> (136.8, 133.76)
  mean    (X+Y) =         3.25 um
Total instances flipped for legalization: 318
Total instances moved : 1078
*** cpu=0:00:00.2   mem=346.4M  mem(used)=0.0M***
Total net length = 3.171e+04 (1.560e+04 1.611e+04) (ext = 6.437e+03)
*** End of Placement (cpu=0:00:00.9, real=0:00:01.0, mem=346.4M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 22:14:38 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_rslayer
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.50Ghz)

Begin option processing ...
(from .sroute_16070.conf) srouteConnectPowerBump set to false
(from .sroute_16070.conf) routeSpecial set to true
(from .sroute_16070.conf) srouteConnectBlockPin set to false
(from .sroute_16070.conf) srouteFollowCorePinEnd set to 3
(from .sroute_16070.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_16070.conf) sroutePadPinAllPorts set to true
(from .sroute_16070.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 540.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 17 used
Read in 5908 components
  5908 core components: 0 unplaced, 5661 placed, 247 fixed
Read in 157 physical pins
  157 physical pins: 0 unplaced, 157 placed, 0 fixed
Read in 157 nets
Read in 2 special nets, 2 routed
Read in 11973 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 104
  Number of Followpin connections: 52
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 544.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 157 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 22:14:39 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 22:14:39 2016

sroute post-processing starts at Tue Nov  8 22:14:39 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 22:14:39 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 339.87 megs
<CMD> trialRoute
*** Starting trialRoute (mem=339.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 14
There are 14 nets with 1 extra space.
routingBox: (0 0) (339685 332220)
coreBox:    (40280 40280) (299685 292220)
There are 14 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 339.9M):
Est net length = 3.312e+04um = 1.638e+04H + 1.675e+04V
Usage: (8.7%H 8.7%V) = (2.211e+04um 3.391e+04um) = (22374 13929)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 339.9M):
Usage: (8.7%H 8.7%V) = (2.207e+04um 3.391e+04um) = (22337 13929)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 339.9M):
Usage: (8.7%H 8.7%V) = (2.205e+04um 3.391e+04um) = (22316 13929)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 339.9M):
Usage: (8.7%H 8.7%V) = (2.205e+04um 3.391e+04um) = (22316 13929)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 339.9M):
Usage: (8.7%H 8.7%V) = (2.205e+04um 3.391e+04um) = (22316 13929)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.7%H 8.7%V) = (2.205e+04um 3.391e+04um) = (22316 13929)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.03%
  1:	0	 0.00%	2	 0.02%
  2:	0	 0.00%	3	 0.03%
  3:	0	 0.00%	107	 0.94%
  4:	0	 0.00%	130	 1.14%
  5:	0	 0.00%	96	 0.84%
  6:	0	 0.00%	241	 2.12%
  7:	0	 0.00%	234	 2.05%
  8:	0	 0.00%	370	 3.25%
  9:	0	 0.00%	626	 5.50%
 10:	0	 0.00%	970	 8.52%
 11:	1	 0.01%	1375	12.07%
 12:	303	 2.66%	2067	18.15%
 13:	1055	 9.26%	1946	17.09%
 14:	316	 2.77%	934	 8.20%
 15:	181	 1.59%	824	 7.24%
 16:	47	 0.41%	555	 4.87%
 17:	556	 4.88%	69	 0.61%
 18:	688	 6.04%	0	 0.00%
 19:	843	 7.40%	0	 0.00%
 20:	7398	64.96%	836	 7.34%

Global route (cpu=0.1s real=0.0s 339.9M)
Phase 1l route (0:00:00.1 339.9M):
There are 14 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.8%H 8.8%V) = (2.226e+04um 3.435e+04um) = (22504 14108)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.03%
  1:	0	 0.00%	2	 0.02%
  2:	0	 0.00%	6	 0.05%
  3:	0	 0.00%	111	 0.97%
  4:	0	 0.00%	132	 1.16%
  5:	0	 0.00%	93	 0.82%
  6:	0	 0.00%	259	 2.27%
  7:	0	 0.00%	241	 2.12%
  8:	0	 0.00%	367	 3.22%
  9:	0	 0.00%	623	 5.47%
 10:	0	 0.00%	958	 8.41%
 11:	2	 0.02%	1367	12.00%
 12:	303	 2.66%	2061	18.10%
 13:	1054	 9.26%	1947	17.10%
 14:	318	 2.79%	935	 8.21%
 15:	182	 1.60%	823	 7.23%
 16:	49	 0.43%	555	 4.87%
 17:	563	 4.94%	69	 0.61%
 18:	687	 6.03%	0	 0.00%
 19:	851	 7.47%	0	 0.00%
 20:	7379	64.80%	836	 7.34%



*** Completed Phase 1 route (0:00:00.1 339.9M) ***


Total length: 3.645e+04um, number of vias: 11749
M1(H) length: 3.786e+02um, number of vias: 5884
M2(V) length: 1.590e+04um, number of vias: 5157
M3(H) length: 1.734e+04um, number of vias: 658
M4(V) length: 2.738e+03um, number of vias: 31
M5(H) length: 5.064e+01um, number of vias: 13
M6(V) length: 4.375e+01um, number of vias: 6
M7(H) length: 4.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 339.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=339.9M) ***
Peak Memory Usage was 343.9M 
*** Finished trialRoute (cpu=0:00:00.2 mem=339.9M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'rs_layer' of instances=5908 and nets=2120 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./rs_layer_PI8MQQ_16070.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 339.9M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for storing RC.
Extracted 10.0078% (CPU Time= 0:00:00.0  MEM= 342.9M)
Extracted 20.0097% (CPU Time= 0:00:00.0  MEM= 342.9M)
Extracted 30.0115% (CPU Time= 0:00:00.0  MEM= 342.9M)
Extracted 40.0072% (CPU Time= 0:00:00.0  MEM= 342.9M)
Extracted 50.009% (CPU Time= 0:00:00.1  MEM= 342.9M)
Extracted 60.0109% (CPU Time= 0:00:00.1  MEM= 342.9M)
Extracted 70.0066% (CPU Time= 0:00:00.1  MEM= 342.9M)
Extracted 80.0084% (CPU Time= 0:00:00.1  MEM= 342.9M)
Extracted 90.0103% (CPU Time= 0:00:00.1  MEM= 342.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 342.9M)
Nr. Extracted Resistors     : 28326
Nr. Extracted Ground Cap.   : 30443
Nr. Extracted Coupling Cap. : 61760
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 341.9M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2117 times net's RC data read were performed.
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 339.867M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 346.4M, InitMEM = 346.4M)
Number of Loop : 0
Start delay calculation (mem=346.383M)...
delayCal using detail RC...
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 348.4M)
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2117 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=346.383M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 346.4M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 346.4M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=339.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=339.9M) ***

Extraction called for design 'rs_layer' of instances=5908 and nets=2120 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 339.867M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.380  |
|           TNS (ns):|-362.581 |
|    Violating Paths:|   222   |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    618 (618)     |   -0.132   |    618 (618)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.079%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 344.9M **
*** Starting optimizing excluded clock nets MEM= 344.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 344.9M) ***
*info: Start fixing DRV (Mem = 344.88M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (344.9M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 14 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=344.9M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600794
Start fixing design rules ... (0:00:00.0 344.9M)
Done fixing design rule (0:00:00.2 344.9M)

Summary:
3 buffers added on 3 nets (with 20 drivers resized)

Density after buffering = 0.600995
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 27 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (FE_OFC8_pop_crc): (94.24, 89.30) --> (93.86, 89.30)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 27 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (FE_OFC8_pop_crc): (94.24, 89.30) --> (93.86, 89.30)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (FE_OFC8_pop_crc) with max move: (94.24, 89.3) -> (93.86, 89.3)
  mean    (X+Y) =         0.38 um
Total instances moved : 11
*** cpu=0:00:00.3   mem=344.9M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:00.5 344.9M)

*** Starting trialRoute (mem=344.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 14
There are 14 nets with 1 extra space.
routingBox: (0 0) (339685 332220)
coreBox:    (40280 40280) (299685 292220)
There are 14 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 344.9M):
Est net length = 3.313e+04um = 1.639e+04H + 1.674e+04V
Usage: (8.7%H 8.7%V) = (2.213e+04um 3.393e+04um) = (22391 13936)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 345.4M):
Usage: (8.7%H 8.7%V) = (2.209e+04um 3.393e+04um) = (22356 13936)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 345.4M):
Usage: (8.7%H 8.7%V) = (2.207e+04um 3.393e+04um) = (22335 13936)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 345.4M):
Usage: (8.7%H 8.7%V) = (2.207e+04um 3.393e+04um) = (22335 13936)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 345.9M):
Usage: (8.7%H 8.7%V) = (2.207e+04um 3.393e+04um) = (22335 13936)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.7%H 8.7%V) = (2.207e+04um 3.393e+04um) = (22335 13936)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.02%
  1:	0	 0.00%	3	 0.03%
  2:	0	 0.00%	2	 0.02%
  3:	0	 0.00%	108	 0.95%
  4:	0	 0.00%	130	 1.14%
  5:	0	 0.00%	94	 0.83%
  6:	0	 0.00%	243	 2.13%
  7:	0	 0.00%	238	 2.09%
  8:	0	 0.00%	356	 3.13%
  9:	0	 0.00%	648	 5.69%
 10:	0	 0.00%	958	 8.41%
 11:	1	 0.01%	1374	12.07%
 12:	302	 2.65%	2073	18.20%
 13:	1056	 9.27%	1943	17.06%
 14:	315	 2.77%	931	 8.18%
 15:	177	 1.55%	825	 7.24%
 16:	40	 0.35%	555	 4.87%
 17:	556	 4.88%	69	 0.61%
 18:	690	 6.06%	0	 0.00%
 19:	866	 7.60%	0	 0.00%
 20:	7385	64.85%	836	 7.34%

Global route (cpu=0.1s real=0.0s 345.4M)
Phase 1l route (0:00:00.1 345.4M):
There are 14 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.8%H 8.8%V) = (2.228e+04um 3.437e+04um) = (22526 14116)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.02%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	4	 0.04%
  3:	0	 0.00%	112	 0.98%
  4:	0	 0.00%	131	 1.15%
  5:	0	 0.00%	94	 0.83%
  6:	0	 0.00%	260	 2.28%
  7:	0	 0.00%	242	 2.13%
  8:	0	 0.00%	355	 3.12%
  9:	0	 0.00%	644	 5.66%
 10:	0	 0.00%	946	 8.31%
 11:	2	 0.02%	1368	12.01%
 12:	302	 2.65%	2067	18.15%
 13:	1056	 9.27%	1943	17.06%
 14:	316	 2.77%	932	 8.18%
 15:	176	 1.55%	824	 7.24%
 16:	46	 0.40%	555	 4.87%
 17:	564	 4.95%	69	 0.61%
 18:	687	 6.03%	0	 0.00%
 19:	874	 7.67%	0	 0.00%
 20:	7365	64.67%	836	 7.34%



*** Completed Phase 1 route (0:00:00.2 344.9M) ***


Total length: 3.647e+04um, number of vias: 11774
M1(H) length: 3.776e+02um, number of vias: 5890
M2(V) length: 1.585e+04um, number of vias: 5177
M3(H) length: 1.736e+04um, number of vias: 655
M4(V) length: 2.793e+03um, number of vias: 33
M5(H) length: 5.456e+01um, number of vias: 13
M6(V) length: 4.375e+01um, number of vias: 6
M7(H) length: 4.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 344.9M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=344.9M) ***
Peak Memory Usage was 349.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=344.9M) ***

Extraction called for design 'rs_layer' of instances=5911 and nets=2123 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 344.879M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 344.9M, InitMEM = 344.9M)
Number of Loop : 0
Start delay calculation (mem=344.879M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=344.879M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 344.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    603
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    618
*info:   Prev Max tran violations:   0
*info: Start fixing DRV iteration 2 ...
*** Starting dpFixDRCViolation (344.9M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 14 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=344.9M) ***
Start fixing design rules ... (0:00:00.0 344.9M)
Done fixing design rule (0:00:00.1 344.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600995
*** Completed dpFixDRCViolation (0:00:00.1 344.9M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    603
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    603
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (344.9M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 14 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=344.9M) ***
Start fixing design rules ... (0:00:00.0 344.9M)
Done fixing design rule (0:00:00.1 344.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600995
*** Completed dpFixDRCViolation (0:00:00.1 344.9M)

*info: DRV Fixing Iteration 3.
*info: Remaining violations:
*info:   Max cap violations:    603
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    603
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 344.88M).

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=344.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.280  |
|           TNS (ns):|-129.586 |
|    Violating Paths:|   162   |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.069   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.100%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 344.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 344.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.280  | -1.280  |  0.477  | -1.098  |  0.146  |   N/A   |
|           TNS (ns):|-129.586 | -98.442 |  0.000  | -31.145 |  0.000  |   N/A   |
|    Violating Paths:|   162   |   125   |    0    |   37    |    0    |   N/A   |
|          All Paths:|   508   |   234   |   359   |   40    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.069   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.100%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 344.9M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 344.879M)

Start to trace clock trees ...
*** Begin Tracer (mem=344.9M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=344.9M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=344.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 14
There are 14 nets with 1 extra space.
routingBox: (0 0) (339685 332220)
coreBox:    (40280 40280) (299685 292220)
There are 14 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 345.9M):

Phase 1a route (0:00:00.0 345.9M):
Est net length = 3.313e+04um = 1.639e+04H + 1.674e+04V
Usage: (8.7%H 8.7%V) = (2.213e+04um 3.393e+04um) = (22391 13936)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 346.4M):
Usage: (8.7%H 8.7%V) = (2.209e+04um 3.393e+04um) = (22356 13936)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 346.4M):
Usage: (8.7%H 8.7%V) = (2.207e+04um 3.393e+04um) = (22335 13936)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 346.4M):
Usage: (8.7%H 8.7%V) = (2.207e+04um 3.393e+04um) = (22335 13936)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 346.9M):
Usage: (8.7%H 8.7%V) = (2.207e+04um 3.393e+04um) = (22335 13936)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.7%H 8.7%V) = (2.207e+04um 3.393e+04um) = (22335 13936)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.02%
  1:	0	 0.00%	3	 0.03%
  2:	0	 0.00%	2	 0.02%
  3:	0	 0.00%	108	 0.95%
  4:	0	 0.00%	130	 1.14%
  5:	0	 0.00%	94	 0.83%
  6:	0	 0.00%	243	 2.13%
  7:	0	 0.00%	238	 2.09%
  8:	0	 0.00%	356	 3.13%
  9:	0	 0.00%	648	 5.69%
 10:	0	 0.00%	958	 8.41%
 11:	1	 0.01%	1374	12.07%
 12:	302	 2.65%	2073	18.20%
 13:	1056	 9.27%	1943	17.06%
 14:	315	 2.77%	931	 8.18%
 15:	177	 1.55%	825	 7.24%
 16:	40	 0.35%	555	 4.87%
 17:	556	 4.88%	69	 0.61%
 18:	690	 6.06%	0	 0.00%
 19:	866	 7.60%	0	 0.00%
 20:	7385	64.85%	836	 7.34%

Global route (cpu=0.1s real=0.0s 346.4M)
Phase 1l route (0:00:00.1 346.4M):
There are 14 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.8%H 8.8%V) = (2.228e+04um 3.437e+04um) = (22526 14116)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.02%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	4	 0.04%
  3:	0	 0.00%	112	 0.98%
  4:	0	 0.00%	131	 1.15%
  5:	0	 0.00%	94	 0.83%
  6:	0	 0.00%	260	 2.28%
  7:	0	 0.00%	242	 2.13%
  8:	0	 0.00%	355	 3.12%
  9:	0	 0.00%	644	 5.66%
 10:	0	 0.00%	946	 8.31%
 11:	2	 0.02%	1368	12.01%
 12:	302	 2.65%	2067	18.15%
 13:	1056	 9.27%	1943	17.06%
 14:	316	 2.77%	932	 8.18%
 15:	176	 1.55%	824	 7.24%
 16:	46	 0.40%	555	 4.87%
 17:	564	 4.95%	69	 0.61%
 18:	687	 6.03%	0	 0.00%
 19:	874	 7.67%	0	 0.00%
 20:	7365	64.67%	836	 7.34%



*** Completed Phase 1 route (0:00:00.1 345.9M) ***


Total length: 3.647e+04um, number of vias: 11774
M1(H) length: 3.776e+02um, number of vias: 5890
M2(V) length: 1.585e+04um, number of vias: 5177
M3(H) length: 1.736e+04um, number of vias: 655
M4(V) length: 2.793e+03um, number of vias: 33
M5(H) length: 5.456e+01um, number of vias: 13
M6(V) length: 4.375e+01um, number of vias: 6
M7(H) length: 4.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 345.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=345.9M) ***
Peak Memory Usage was 350.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=345.9M) ***

<CMD> extractRC
Extraction called for design 'rs_layer' of instances=5911 and nets=2123 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 340.871M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...

Total number of adjacent register pair is 3990.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 234
Nr. of Buffer                  : 13
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): bvalid_reg[1]/CLK 214.1(ps)
Min trig. edge delay at sink(R): crc_left_d_reg[4]/CLK 197.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 197.4~214.1(ps)        0~10(ps)            
Fall Phase Delay               : 218.5~234.1(ps)        0~10(ps)            
Trig. Edge Skew                : 16.7(ps)               108(ps)             
Rise Skew                      : 16.7(ps)               
Fall Skew                      : 15.6(ps)               
Max. Rise Buffer Tran.         : 117.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 85.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 126.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 106.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 21(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 26.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 93.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 91.7(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 3990                   

Max. Local Skew                : 16.7(ps)               
  bvalid_reg[1]/CLK(R)->
  crc_left_d_reg[4]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=347.4M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 234
Nr. of Buffer                  : 13
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): bvalid_reg[1]/CLK 214.1(ps)
Min trig. edge delay at sink(R): crc_left_d_reg[4]/CLK 197.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 197.4~214.1(ps)        0~10(ps)            
Fall Phase Delay               : 218.5~234.1(ps)        0~10(ps)            
Trig. Edge Skew                : 16.7(ps)               108(ps)             
Rise Skew                      : 16.7(ps)               
Fall Skew                      : 15.6(ps)               
Max. Rise Buffer Tran.         : 117.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 85.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 126.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 106.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 21(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 26.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 93.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 91.7(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=347.4M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 347.4M, InitMEM = 347.4M)
Number of Loop : 0
Start delay calculation (mem=347.387M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=347.387M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 347.4M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 347.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=340.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=340.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.304  |
|           TNS (ns):|-136.803 |
|    Violating Paths:|   163   |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.069   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.100%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 345.9M **
*** Starting optimizing excluded clock nets MEM= 345.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 345.9M) ***
*** Starting optimizing excluded clock nets MEM= 345.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 345.9M) ***
*info: Start fixing DRV (Mem = 345.88M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (345.9M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 14 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=345.9M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600995
Start fixing design rules ... (0:00:00.0 345.9M)
Done fixing design rule (0:00:00.0 345.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600995
*** Completed dpFixDRCViolation (0:00:00.1 345.9M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    603
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    603
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (345.9M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 14 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=345.9M) ***
Start fixing design rules ... (0:00:00.0 345.9M)
Done fixing design rule (0:00:00.1 345.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600995
*** Completed dpFixDRCViolation (0:00:00.1 345.9M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    603
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    603
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 345.88M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=345.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.304  |
|           TNS (ns):|-136.803 |
|    Violating Paths:|   163   |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.069   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.100%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 345.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 345.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.304  | -1.279  |  0.679  | -1.304  |  0.146  |   N/A   |
|           TNS (ns):|-136.803 | -97.877 |  0.000  | -38.926 |  0.000  |   N/A   |
|    Violating Paths:|   163   |   125   |    0    |   38    |    0    |   N/A   |
|          All Paths:|   508   |   234   |   359   |   40    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.069   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.100%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 345.9M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'rs_layer' of instances=5911 and nets=2123 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 346.887M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'rs_layer' of instances=5911 and nets=2123 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./rs_layer_PI8MQQ_16070.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 341.9M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for storing RC.
Extracted 10.0121% (CPU Time= 0:00:00.0  MEM= 343.9M)
Extracted 20.0121% (CPU Time= 0:00:00.0  MEM= 343.9M)
Extracted 30.0121% (CPU Time= 0:00:00.0  MEM= 343.9M)
Extracted 40.0121% (CPU Time= 0:00:00.0  MEM= 343.9M)
Extracted 50.0121% (CPU Time= 0:00:00.0  MEM= 343.9M)
Extracted 60.0121% (CPU Time= 0:00:00.1  MEM= 343.9M)
Extracted 70.0121% (CPU Time= 0:00:00.1  MEM= 343.9M)
Extracted 80.0121% (CPU Time= 0:00:00.1  MEM= 343.9M)
Extracted 90.0121% (CPU Time= 0:00:00.1  MEM= 343.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 343.9M)
Nr. Extracted Resistors     : 28364
Nr. Extracted Ground Cap.   : 30484
Nr. Extracted Coupling Cap. : 61800
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 343.9M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2120 times net's RC data read were performed.
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 341.875M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 346.9M, InitMEM = 346.9M)
Number of Loop : 0
Start delay calculation (mem=346.887M)...
delayCal using detail RC...
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 348.9M)
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2120 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=346.887M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 346.9M) ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 6623 filler insts (cell FILL / prefix FILL).
*INFO: Total 6623 filler insts added - prefix FILL (CPU: 0:00:00.0).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 22:14:45 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 22:14:45 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 22:14:45 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        5928      30.79%
#  Metal 2        V        5928       2.80%
#  Metal 3        H        5928       0.00%
#  Metal 4        V        5928       3.26%
#  Metal 5        H        5928       8.57%
#  Metal 6        V        5928       8.25%
#  Metal 7        H        5928       0.00%
#  Metal 8        V        5928       0.00%
#  Metal 9        H        5928       0.00%
#  Metal 10       V        5928       0.00%
#  ------------------------------------------
#  Total                  59280       5.37%
#
#  14 nets (0.66%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 35232 um.
#Total half perimeter of net bounding box = 33901 um.
#Total wire length on LAYER metal1 = 59 um.
#Total wire length on LAYER metal2 = 15502 um.
#Total wire length on LAYER metal3 = 16436 um.
#Total wire length on LAYER metal4 = 2377 um.
#Total wire length on LAYER metal5 = 558 um.
#Total wire length on LAYER metal6 = 22 um.
#Total wire length on LAYER metal7 = 279 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 10031
#Up-Via Summary (total 10031):
#           
#-----------------------
#  Metal 1         5474
#  Metal 2         4081
#  Metal 3          440
#  Metal 4           23
#  Metal 5            7
#  Metal 6            6
#-----------------------
#                 10031 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 357.00 (Mb)
#Peak memory = 389.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 534
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 357.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 27
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 357.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 36161 um.
#Total half perimeter of net bounding box = 33901 um.
#Total wire length on LAYER metal1 = 1506 um.
#Total wire length on LAYER metal2 = 13856 um.
#Total wire length on LAYER metal3 = 15412 um.
#Total wire length on LAYER metal4 = 4450 um.
#Total wire length on LAYER metal5 = 637 um.
#Total wire length on LAYER metal6 = 32 um.
#Total wire length on LAYER metal7 = 267 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 13836
#Up-Via Summary (total 13836):
#           
#-----------------------
#  Metal 1         6781
#  Metal 2         5543
#  Metal 3         1448
#  Metal 4           49
#  Metal 5            9
#  Metal 6            6
#-----------------------
#                 13836 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 12
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 0.00 (Mb)
#Total memory = 357.00 (Mb)
#Peak memory = 389.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 357.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 12
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 357.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 357.00 (Mb)
#Peak memory = 398.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 36161 um.
#Total half perimeter of net bounding box = 33901 um.
#Total wire length on LAYER metal1 = 1506 um.
#Total wire length on LAYER metal2 = 13856 um.
#Total wire length on LAYER metal3 = 15412 um.
#Total wire length on LAYER metal4 = 4450 um.
#Total wire length on LAYER metal5 = 637 um.
#Total wire length on LAYER metal6 = 32 um.
#Total wire length on LAYER metal7 = 267 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 13836
#Up-Via Summary (total 13836):
#           
#-----------------------
#  Metal 1         6781
#  Metal 2         5543
#  Metal 3         1448
#  Metal 4           49
#  Metal 5            9
#  Metal 6            6
#-----------------------
#                 13836 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 12
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 0.00 (Mb)
#Total memory = 357.00 (Mb)
#Peak memory = 398.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = -5.00 (Mb)
#Total memory = 352.00 (Mb)
#Peak memory = 398.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 34
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 22:15:01 2016
#
<CMD> optDesign -postRoute -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 352.6M **
#Created 34 library cell signatures
#Created 2123 NETS and 0 SPECIALNETS signatures
#Created 12535 instance signatures
Design contains fractional 20 cells.
Begin checking placement ... (start mem=361.6M, init mem=360.6M)
*info: Placed = 12287
*info: Unplaced = 0
Placement Density:98.20%(16023/16317)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=360.6M)
setExtractRCMode -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'rs_layer' of instances=12534 and nets=2123 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./rs_layer_PI8MQQ_16070.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 360.6M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for storing RC.
Extracted 10.0067% (CPU Time= 0:00:00.0  MEM= 360.6M)
Extracted 20.0073% (CPU Time= 0:00:00.0  MEM= 360.6M)
Extracted 30.0079% (CPU Time= 0:00:00.0  MEM= 360.6M)
Extracted 40.0085% (CPU Time= 0:00:00.0  MEM= 360.6M)
Extracted 50.0091% (CPU Time= 0:00:00.1  MEM= 360.6M)
Extracted 60.0097% (CPU Time= 0:00:00.1  MEM= 360.6M)
Extracted 70.0103% (CPU Time= 0:00:00.1  MEM= 360.6M)
Extracted 80.0109% (CPU Time= 0:00:00.1  MEM= 360.6M)
Extracted 90.0115% (CPU Time= 0:00:00.1  MEM= 360.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 360.6M)
Nr. Extracted Resistors     : 29873
Nr. Extracted Ground Cap.   : 31913
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 360.566M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 360.6M, InitMEM = 360.6M)
Number of Loop : 0
Start delay calculation (mem=360.566M)...
delayCal using detail RC...
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 360.6M)
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2120 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=360.566M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 360.6M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.012  |
|           TNS (ns):| -0.012  |
|    Violating Paths:|    1    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.050   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.197%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 360.6M **
*info: Start fixing DRV (Mem = 360.57M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (360.6M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 14 nets with fixed/cover wires excluded.
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.981967
Start fixing design rules ... (0:00:00.0 360.6M)
Done fixing design rule (0:00:00.1 360.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.981967 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.1 360.6M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 360.57M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=360.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.012  |
|           TNS (ns):| -0.012  |
|    Violating Paths:|    1    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.050   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.197%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 360.6M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 22:15:02 2016
#
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N9 has logical connectivity at (109.440 110.485 M1) that is not on pin geometry(132.620 135.136 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N8 has logical connectivity at (90.060 107.635 M1) that is not on pin geometry(108.300 132.383 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N7 has logical connectivity at (100.320 97.755 M1) that is not on pin geometry(121.220 120.316 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N6 has logical connectivity at (110.580 90.725 M1) that is not on pin geometry(134.520 110.436 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N5 has logical connectivity at (115.900 80.845 M1) that is not on pin geometry(140.980 97.803 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N4 has logical connectivity at (114.760 70.870 M1) that is not on pin geometry(139.460 82.984 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N3 has logical connectivity at (118.180 53.295 M1) that is not on pin geometry(144.020 63.224 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N2 has logical connectivity at (117.040 41.325 M1) that is not on pin geometry(142.500 46.216 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N1 has logical connectivity at (118.180 33.535 M1) that is not on pin geometry(144.020 36.336 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N0 has logical connectivity at (118.180 23.655 M1) that is not on pin geometry(144.020 23.704 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L3_N0 has logical connectivity at (73.815 112.670 M1) that is not on pin geometry(87.905 137.338 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L2_N0 has logical connectivity at (70.775 68.210 M1) that is not on pin geometry(84.105 80.782 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L1_N0 has logical connectivity at (72.295 70.870 M1) that is not on pin geometry(86.005 82.998 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L1_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clks.clk has logical connectivity at (121.315 70.870 M1) that is not on pin geometry(147.945 82.998 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clks.clk has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (86.005 82.998) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (148.042 83.080) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (84.105 80.782) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (86.103 83.080) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (87.905 137.338) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (89.425 125.243) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (85.245 115.362) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (79.165 105.483) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (82.965 90.663) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (83.345 78.058) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (83.345 63.238) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (90.185 46.203) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (82.205 36.322) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (83.345 23.718) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (84.203 80.698) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (137.180 28.643) on metal1 for NET FECTS_clks_clk___L4_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (125.780 21.515) on metal1 for NET FECTS_clks_clk___L4_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (101.460 21.515) on metal1 for NET FECTS_clks_clk___L4_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (86.640 23.703) on metal1 for NET FECTS_clks_clk___L4_N0. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN CLK at (120.460 28.643) on metal1 for NET FECTS_clks_clk___L4_N0. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#14 routed nets are extracted.
#    14 (0.66%) extracted nets are partially routed.
#2107 routed nets are imported.
#2 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2123.
#Number of eco nets is 14
#
#Start data preparation...
#
#Data preparation is done on Tue Nov  8 22:15:02 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 22:15:02 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        5928      30.77%
#  Metal 2        V        5928       2.80%
#  Metal 3        H        5928       0.00%
#  Metal 4        V        5928       3.26%
#  Metal 5        H        5928       8.57%
#  Metal 6        V        5928       8.25%
#  Metal 7        H        5928       0.00%
#  Metal 8        V        5928       0.00%
#  Metal 9        H        5928       0.00%
#  Metal 10       V        5928       0.00%
#  ------------------------------------------
#  Total                  59280       5.36%
#
#  14 nets (0.66%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1     96(1.83%)   (1.83%)
#   Metal 2      7(0.12%)   (0.12%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total    103(0.18%)   (0.18%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 38096 um.
#Total half perimeter of net bounding box = 33901 um.
#Total wire length on LAYER metal1 = 1506 um.
#Total wire length on LAYER metal2 = 13860 um.
#Total wire length on LAYER metal3 = 16669 um.
#Total wire length on LAYER metal4 = 5124 um.
#Total wire length on LAYER metal5 = 637 um.
#Total wire length on LAYER metal6 = 32 um.
#Total wire length on LAYER metal7 = 267 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14555
#Up-Via Summary (total 14555):
#           
#-----------------------
#  Metal 1         7034
#  Metal 2         5793
#  Metal 3         1664
#  Metal 4           49
#  Metal 5            9
#  Metal 6            6
#-----------------------
#                 14555 
#
#Max overcon = 1 tracks.
#Total overcon = 0.18%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.00 (Mb)
#Total memory = 368.00 (Mb)
#Peak memory = 398.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 59.2% required routing.
#    number of violations = 205
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 373.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 205
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 373.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 205
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 373.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 32
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 373.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 373.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 17
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 373.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 17
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 373.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 373.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 17
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 373.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 373.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 17
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 373.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 17
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 374.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 374.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 374.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 374.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 11
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 374.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 374.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 375.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 375.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 11
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 375.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 11
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 375.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 38185 um.
#Total half perimeter of net bounding box = 33901 um.
#Total wire length on LAYER metal1 = 1511 um.
#Total wire length on LAYER metal2 = 13875 um.
#Total wire length on LAYER metal3 = 16535 um.
#Total wire length on LAYER metal4 = 5315 um.
#Total wire length on LAYER metal5 = 650 um.
#Total wire length on LAYER metal6 = 32 um.
#Total wire length on LAYER metal7 = 267 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14790
#Up-Via Summary (total 14790):
#           
#-----------------------
#  Metal 1         7064
#  Metal 2         5755
#  Metal 3         1901
#  Metal 4           55
#  Metal 5            9
#  Metal 6            6
#-----------------------
#                 14790 
#
#Total number of DRC violations = 11
#Total number of violations on LAYER metal1 = 9
#Total number of violations on LAYER metal2 = 2
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 0.00 (Mb)
#Total memory = 368.00 (Mb)
#Peak memory = 415.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 10
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 368.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 10
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 368.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 10
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 368.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 0.00 (Mb)
#Total memory = 368.00 (Mb)
#Peak memory = 415.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 38174 um.
#Total half perimeter of net bounding box = 33901 um.
#Total wire length on LAYER metal1 = 1514 um.
#Total wire length on LAYER metal2 = 13896 um.
#Total wire length on LAYER metal3 = 16536 um.
#Total wire length on LAYER metal4 = 5279 um.
#Total wire length on LAYER metal5 = 644 um.
#Total wire length on LAYER metal6 = 37 um.
#Total wire length on LAYER metal7 = 267 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14752
#Up-Via Summary (total 14752):
#           
#-----------------------
#  Metal 1         7066
#  Metal 2         5733
#  Metal 3         1877
#  Metal 4           57
#  Metal 5           13
#  Metal 6            6
#-----------------------
#                 14752 
#
#Total number of DRC violations = 10
#Total number of violations on LAYER metal1 = 9
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 0.00 (Mb)
#Total memory = 368.00 (Mb)
#Peak memory = 415.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 2123 NETS and 0 SPECIALNETS signatures
#Created 12535 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:25
#Increased memory = 17.00 (Mb)
#Total memory = 377.00 (Mb)
#Peak memory = 415.00 (Mb)
#Number of warnings = 57
#Total number of warnings = 91
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 22:15:26 2016
#
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 377.6M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'rs_layer' of instances=12534 and nets=2123 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./rs_layer_PI8MQQ_16070.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 376.6M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for storing RC.
Extracted 10.0092% (CPU Time= 0:00:00.0  MEM= 376.6M)
Extracted 20.0069% (CPU Time= 0:00:00.0  MEM= 376.6M)
Extracted 30.0103% (CPU Time= 0:00:00.0  MEM= 376.6M)
Extracted 40.008% (CPU Time= 0:00:00.1  MEM= 376.6M)
Extracted 50.0115% (CPU Time= 0:00:00.1  MEM= 376.6M)
Extracted 60.0092% (CPU Time= 0:00:00.1  MEM= 376.6M)
Extracted 70.0069% (CPU Time= 0:00:00.1  MEM= 376.6M)
Extracted 80.0103% (CPU Time= 0:00:00.1  MEM= 376.6M)
Extracted 90.008% (CPU Time= 0:00:00.1  MEM= 376.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 376.6M)
Nr. Extracted Resistors     : 31724
Nr. Extracted Ground Cap.   : 33773
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 376.566M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 376.6M, InitMEM = 376.6M)
Number of Loop : 0
Start delay calculation (mem=376.566M)...
delayCal using detail RC...
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 376.6M)
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2120 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=376.566M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 376.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 376.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.099  | -0.013  |  1.074  | -0.099  |  0.600  |   N/A   |
|           TNS (ns):| -0.289  | -0.032  |  0.000  | -0.256  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    3    |    0    |    8    |    0    |   N/A   |
|          All Paths:|   508   |   234   |   359   |   40    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    603 (603)     |   -0.050   |    603 (603)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.197%
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 376.6M **
*** Finished optDesign ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'rs_layer' of instances=12534 and nets=2123 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design rs_layer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./rs_layer_PI8MQQ_16070.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 376.6M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for storing RC.
Extracted 10.0092% (CPU Time= 0:00:00.0  MEM= 376.6M)
Extracted 20.0069% (CPU Time= 0:00:00.0  MEM= 376.6M)
Extracted 30.0103% (CPU Time= 0:00:00.0  MEM= 376.6M)
Extracted 40.008% (CPU Time= 0:00:00.0  MEM= 376.6M)
Extracted 50.0115% (CPU Time= 0:00:00.0  MEM= 376.6M)
Extracted 60.0092% (CPU Time= 0:00:00.1  MEM= 376.6M)
Extracted 70.0069% (CPU Time= 0:00:00.1  MEM= 376.6M)
Extracted 80.0103% (CPU Time= 0:00:00.1  MEM= 376.6M)
Extracted 90.008% (CPU Time= 0:00:00.1  MEM= 376.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 376.6M)
Nr. Extracted Resistors     : 31724
Nr. Extracted Ground Cap.   : 33773
Nr. Extracted Coupling Cap. : 72036
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 376.6M)
Creating parasitic data file './rs_layer_PI8MQQ_16070.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2120 times net's RC data read were performed.
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 376.566M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 376.6M, InitMEM = 376.6M)
Number of Loop : 0
Start delay calculation (mem=376.566M)...
delayCal using detail RC...
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 376.6M)
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2120 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=376.566M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 376.6M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          12534

Ports/Pins                           157
    metal layer metal2                72
    metal layer metal3                58
    metal layer metal4                 4
    metal layer metal5                16
    metal layer metal6                 1
    metal layer metal7                 6

Nets                               17722
    metal layer metal1              1918
    metal layer metal2              9928
    metal layer metal3              4725
    metal layer metal4              1105
    metal layer metal5                32
    metal layer metal6                 8
    metal layer metal7                 6

    Via Instances                  14752

Special Nets                         164
    metal layer metal1               156
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                    528

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 174
    metal layer metal1                 2
    metal layer metal2                72
    metal layer metal3                58
    metal layer metal4                 8
    metal layer metal5                32
    metal layer metal6                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 376.6M)
Closing parasitic data file './rs_layer_PI8MQQ_16070.rcdb.d/header.seq'. 2120 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 376.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  65 Viols.
  VERIFY GEOMETRY ...... Wiring         :  129 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 194 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 65
  Wiring      : 15
  Antenna     : 0
  Short       : 114
  Overlap     : 0
End Summary

  Verification Complete : 194 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.5  MEM: 23.6M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov  8 22:15:29 2016

Design Name: rs_layer
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (169.8425, 166.1100)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FECTS_clks_clk___L4_N9: dangling Wire.
Net FECTS_clks_clk___L4_N8: dangling Wire.
Net FECTS_clks_clk___L4_N7: dangling Wire.
Net FECTS_clks_clk___L4_N6: dangling Wire.
Net FECTS_clks_clk___L4_N5: dangling Wire.
Net FECTS_clks_clk___L4_N4: dangling Wire.
Net FECTS_clks_clk___L4_N3: dangling Wire.
Net FECTS_clks_clk___L4_N2: dangling Wire.
Net FECTS_clks_clk___L4_N1: dangling Wire.
Net FECTS_clks_clk___L4_N0: dangling Wire.
Net FECTS_clks_clk___L3_N0: dangling Wire.
Net FECTS_clks_clk___L2_N0: dangling Wire.
Net FECTS_clks_clk___L1_N0: dangling Wire.
Net clks.clk: dangling Wire.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    260 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    260 total info(s) created.
End Summary

End Time: Tue Nov  8 22:15:29 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 260 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)


*** Memory Usage v0.159.2.9 (Current mem = 399.980M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:01:28, real=0:05:04, mem=400.0M) ---
