// Seed: 1109360647
`define pp_3 0
`timescale 1ps / 1 ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2
);
  defparam id_3.id_4 = 1;
  logic id_5;
  always @(*)
    if (1 && 1 == id_2) id_3 <= id_3;
    else id_3 <= id_2;
endmodule
