#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar  2 11:48:24 2021
# Process ID: 5404
# Current directory: C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15728 C:\FPGA\SoCMyCock_Project-main\vivado\Synthesizer_project\Synthesizer_project.xpr
# Log file: C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/vivado.log
# Journal file: C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_vhdl_clockdivider_by_0_0
update_module_reference design_1_vhdl_clockdivider_by_1_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property location {1574 -125} [get_bd_ports lrclk_out_0]
delete_bd_objs [get_bd_nets i2s_transmitter_0_sclk_out] [get_bd_ports sclk_out_0]
delete_bd_objs [get_bd_nets i2s_transmitter_0_lrclk_out] [get_bd_ports lrclk_out_0]
save_bd_design
undo
undo
set_property location {1588 -166} [get_bd_ports sclk_out_0]
set_property location {1583 -153} [get_bd_ports lrclk_out_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list sdata_0_in_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list irq_0]]
set_property package_pin "" [get_ports [list  lrclk_out_0]]
place_ports sdata_0_in_0 N12
place_ports sclk_out_0 R12
place_ports lrclk_out_0 R15
open_bd_design {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property package_pin "" [get_ports [list  sdata_0_out_0]]
place_ports sdata_0_in_0 R13
endgroup
place_ports sdata_0_out_0 N12
place_ports sclk_out_0 N11
place_ports lrclk_out_0 P14
open_bd_design {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_ports sclk_out_0] [get_bd_pins vhdl_clockdivider_by_0/clk_out1]
connect_bd_net [get_bd_ports lrclk_out_0] [get_bd_pins vhdl_clockdivider_by_1/clk_out1]
save_bd_design
create_bd_port -dir O -type clk MCLK
connect_bd_net [get_bd_ports MCLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
save_bd_design
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
place_ports MCLK P13
set_property IOSTANDARD LVCMOS33 [get_ports [list MCLK]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports MCLK]
create_bd_port -dir I -type data MCLK
set_property location {1630 -59} [get_bd_ports MCLK]
delete_bd_objs [get_bd_ports MCLK]
create_bd_port -dir O -type data MCLK
connect_bd_net [get_bd_ports MCLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
open_bd_design {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports MCLK]
startgroup
make_bd_pins_external  [get_bd_cells i2s_transmitter_0]
make_bd_intf_pins_external  [get_bd_cells i2s_transmitter_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_EN_CLK2_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK2]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property package_pin "" [get_ports [list  FCLK_CLK2_0]]
place_ports FCLK_CLK2_0 P13
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK2] [get_bd_ports FCLK_CLK2_0]
create_bd_port -dir O MCLK
connect_bd_net [get_bd_ports MCLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK2_PORT {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_DWIDTH {16}] [get_bd_cells i2s_transmitter_0]
endgroup
undo
open_bd_design {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets s_axis_aud_0_1] [get_bd_intf_ports s_axis_aud_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets i2s_transmitter_0_irq] [get_bd_ports irq_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
