{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.480891",
   "Default View_TopLeft":"699,954",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 4060 -y 1250 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 4060 -y 1270 -defaultsOSRD
preplace port Vaux1_0 -pg 1 -lvl 0 -x -10 -y 1510 -defaultsOSRD
preplace port port-id_out_trg_0 -pg 1 -lvl 11 -x 4060 -y 1340 -defaultsOSRD
preplace portBus led_0 -pg 1 -lvl 11 -x 4060 -y 990 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 3010 -y 1300 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 9 -x 3630 -y 1470 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 8 -x 3350 -y 1440 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 8 -x 3350 -y 1580 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1820 -y 1924 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 3 -x 850 -y 1380 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1260 -y 800 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 2610 -y 1340 -defaultsOSRD
preplace inst signal_mux_0 -pg 1 -lvl 3 -x 850 -y 1620 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 2 -x 480 -y 1680 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 2 -x 480 -y 1580 -defaultsOSRD
preplace inst AXI_Data_Stream_0 -pg 1 -lvl 4 -x 1260 -y 1620 -defaultsOSRD
preplace inst greaterthan_0 -pg 1 -lvl 10 -x 3920 -y 1340 -defaultsOSRD
preplace inst slice_trapz_0 -pg 1 -lvl 2 -x 480 -y 1420 -defaultsOSRD
preplace inst slice_trapz_1 -pg 1 -lvl 3 -x 850 -y 1150 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 5 -x 1820 -y 1100 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 10 -x 3920 -y 990 -defaultsOSRD
preplace inst hier_rst -pg 1 -lvl 5 -x 1820 -y 1412 -defaultsOSRD
preplace inst hier_preproc -pg 1 -lvl 1 -x 160 -y 1620 -defaultsOSRD
preplace inst hier_gpio -pg 1 -lvl 5 -x 1820 -y 170 -defaultsOSRD
preplace inst dpp_counter_0 -pg 1 -lvl 2 -x 480 -y 1180 -defaultsOSRD
preplace inst AXI_DPP_BRam_0 -pg 1 -lvl 4 -x 1260 -y 1210 -defaultsOSRD
preplace inst hier_rst|axi_gpio_rst -pg 1 -lvl 1 -x 1900 -y 1432 -defaultsOSRD
preplace inst hier_rst|xlslice_rst_bram -pg 1 -lvl 2 -x 2140 -y 1412 -defaultsOSRD
preplace inst hier_rst|xlslice_rst_trapz -pg 1 -lvl 2 -x 2140 -y 1512 -defaultsOSRD
preplace inst hier_rst|xlslice_rst_dpp -pg 1 -lvl 2 -x 2140 -y 1612 -defaultsOSRD
preplace inst hier_rst|xlslice_rst_fir -pg 1 -lvl 2 -x 2140 -y 1712 -defaultsOSRD
preplace inst hier_gpio|axi_gpio_dpp_cmp -pg 1 -lvl 1 -x 1920 -y 130 -defaultsOSRD
preplace inst hier_gpio|axi_gpio_count -pg 1 -lvl 1 -x 1920 -y 410 -defaultsOSRD
preplace inst hier_gpio|axi_gpio_trapz -pg 1 -lvl 1 -x 1920 -y 270 -defaultsOSRD
preplace inst hier_gpio|axi_gpio_sel -pg 1 -lvl 1 -x 1920 -y 740 -defaultsOSRD
preplace inst hier_gpio|axi_gpio_0 -pg 1 -lvl 1 -x 1920 -y 880 -defaultsOSRD
preplace inst hier_gpio|axi_gpio_amp -pg 1 -lvl 1 -x 1920 -y 560 -defaultsOSRD
preplace netloc axi_gpio_0_gpio_io_o 1 5 5 2460 1180 NJ 1180 NJ 1180 NJ 1180 3800J
preplace netloc axi_gpio_1_gpio_io_o 1 1 5 310 1500 NJ 1500 NJ 1500 1550J 1242 2370
preplace netloc axi_gpio_1_gpio_io_o1 1 1 5 310 1290 640 1080 NJ 1080 1460J 1210 2360
preplace netloc axi_gpio_dpp_cmp_gpio_io_o 1 1 5 300 1490 NJ 1490 NJ 1490 1520J 1232 2380
preplace netloc clk_wiz_0_clk_out1 1 8 1 3440 1430n
preplace netloc dpp_counter_0_dpp_amp 1 2 1 650 1140n
preplace netloc dpp_counter_0_dpp_evt 1 2 2 660J 1220 N
preplace netloc dpp_counter_0_dpp_out 1 2 8 630 490 NJ 490 1560 10 NJ 10 NJ 10 NJ 10 NJ 10 3800J
preplace netloc fir_fab_0_fir_out 1 1 1 280 1610n
preplace netloc greaterthan_0_out_trg 1 3 8 1090 1340 1530J 1292 2410J 1500 2780J 1440 3250J 1310 NJ 1310 3780J 1410 4040
preplace netloc processing_system7_0_FCLK_CLK0 1 2 6 650 1510 1050 520 1490 1262 2430 1490 2770 1450 3260
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 6 660 1480 1040J 1350 1560J 1302 2400J 1510 NJ 1510 3240
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 3 3 1030 500 1500 1272 2420
preplace netloc signal_mux_0_data_out 1 3 1 1070 1580n
preplace netloc slice_trapz_0_sig_out 1 2 1 630 1420n
preplace netloc slice_trapz_1_sig_out 1 3 2 1080 510 1550
preplace netloc trapz_klm_0_trap_out 1 1 1 290 1190n
preplace netloc xadc_wiz_0_do_out 1 0 10 30 1740 NJ 1740 640 1792 NJ 1792 NJ 1792 NJ 1792 NJ 1792 NJ 1792 3450 1320 3790J
preplace netloc xadc_wiz_0_drdy_out 1 0 9 40 1520 280 1520 NJ 1520 1080 1360 1570J 1322 2390J 1520 NJ 1520 NJ 1520 3470J
preplace netloc xadc_wiz_0_eoc_out 1 8 2 3490 1330 3770
preplace netloc xlconstant_0_dout 1 8 1 3460J 1410n
preplace netloc xlslice_0_Dout 1 2 1 660J 1620n
preplace netloc xlslice_1_Dout 1 2 1 NJ 1580
preplace netloc xlslice_2_Dout 1 10 1 NJ 990
preplace netloc xlslice_rst_fir_Dout 1 0 6 40 1802 NJ 1802 NJ 1802 NJ 1802 NJ 1802 2360
preplace netloc xlslice_rst_trapz_Dout 1 0 6 20 1060 NJ 1060 NJ 1060 1070J 1100 1430J 1252 2380
preplace netloc xlslice_rst_dpp_Dout 1 1 5 310 1280 NJ 1280 1020J 1330 1540J 1312 2370
preplace netloc xlslice_rst_bram_Dout 1 3 3 1090 1320 1510J 1282 2360
preplace netloc AXI_DPP_BRam_0_M00_AXIS 1 4 1 1470 1080n
preplace netloc AXI_Data_Stream_0_M00_AXIS 1 4 1 1430 1620n
preplace netloc Vaux1_0_1 1 0 9 10J 1070 NJ 1070 NJ 1070 1060J 1090 1480J 1200 2440J 1190 NJ 1190 NJ 1190 3480J
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 2440 1250n
preplace netloc axi_dma_1_M_AXI_S2MM 1 5 1 2450 1080n
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 2760 1290n
preplace netloc processing_system7_0_DDR 1 7 4 NJ 1250 NJ 1250 NJ 1250 NJ
preplace netloc processing_system7_0_FIXED_IO 1 7 4 NJ 1270 NJ 1270 NJ 1270 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 3 5 1090 20 NJ 20 NJ 20 NJ 20 3240
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1440 720n
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1540 740n
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 1 1460 720n
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 1 1450 250n
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 1 1430 110n
preplace netloc ps7_0_axi_periph_M05_AXI 1 4 1 1520 820n
preplace netloc ps7_0_axi_periph_M06_AXI 1 4 1 1470 230n
preplace netloc ps7_0_axi_periph_M07_AXI 1 4 1 1450 860n
preplace netloc ps7_0_axi_periph_M08_AXI 1 4 1 N 880
preplace netloc hier_rst|axi_gpio_rst_gpio_io_o 1 1 1 2040 1412n
preplace netloc hier_rst|processing_system7_0_FCLK_CLK0 1 0 1 N 1432
preplace netloc hier_rst|rst_ps7_0_100M_peripheral_aresetn 1 0 1 N 1452
preplace netloc hier_rst|xlslice_rst_bram_Dout 1 2 1 NJ 1412
preplace netloc hier_rst|xlslice_rst_trapz_Dout 1 2 1 NJ 1512
preplace netloc hier_rst|xlslice_rst_dpp_Dout 1 2 1 NJ 1612
preplace netloc hier_rst|xlslice_rst_fir_Dout 1 2 1 NJ 1712
preplace netloc hier_rst|ps7_0_axi_periph_M07_AXI 1 0 1 N 1412
preplace netloc hier_gpio|processing_system7_0_FCLK_CLK0 1 0 1 1750 130n
preplace netloc hier_gpio|rst_ps7_0_100M_peripheral_aresetn 1 0 1 1770 150n
preplace netloc hier_gpio|axi_gpio_dpp_cmp_gpio_io_o 1 1 1 N 140
preplace netloc hier_gpio|dpp_counter_0_dpp_out 1 0 2 NJ 960 2070
preplace netloc hier_gpio|axi_gpio_1_gpio_io_o1 1 1 1 N 280
preplace netloc hier_gpio|axi_gpio_1_gpio_io_o 1 1 1 N 750
preplace netloc hier_gpio|axi_gpio_0_gpio_io_o 1 1 1 N 890
preplace netloc hier_gpio|gpio_io_i1_1 1 0 2 NJ 980 2060
preplace netloc hier_gpio|ps7_0_axi_periph_M04_AXI 1 0 1 N 110
preplace netloc hier_gpio|ps7_0_axi_periph_M06_AXI 1 0 1 1760 230n
preplace netloc hier_gpio|ps7_0_axi_periph_M03_AXI 1 0 1 N 250
preplace netloc hier_gpio|ps7_0_axi_periph_M02_AXI 1 0 1 N 720
preplace netloc hier_gpio|ps7_0_axi_periph_M01_AXI 1 0 1 N 860
preplace netloc hier_gpio|Conn1 1 0 1 1740 540n
levelinfo -pg 1 -10 160 480 850 1260 1820 2610 3010 3350 3630 3920 4060
levelinfo -hier hier_rst * 1900 2140 *
levelinfo -hier hier_gpio * 1920 *
pagesize -pg 1 -db -bbox -sgen -120 0 4180 2070
pagesize -hier hier_rst -db -bbox -sgen 1730 1352 2270 1772
pagesize -hier hier_gpio -db -bbox -sgen 1710 50 2100 990
"
}
{
   "da_axi4_cnt":"10",
   "da_clkrst_cnt":"2",
   "da_ps7_cnt":"1"
}
