// Seed: 2498455950
module module_0 (
    input wire id_0,
    input wire id_1,
    output wire id_2
    , id_9,
    output tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7
);
  tri0 id_10 = 1 - 1;
  assign id_4 = id_1;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output wand  id_1,
    output tri1  id_2,
    input  uwire id_3
);
  tri0 id_5;
  assign id_1 = id_3;
  assign id_5 = 1'b0;
  wire id_6;
  id_7(
      .id_0(1), .id_1(id_0), .id_2(""), .id_3(id_5)
  );
  wire id_8;
  wire id_9;
  supply1 id_10 = id_3;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_5,
      id_1,
      id_5,
      id_0,
      id_10,
      id_10
  );
  uwire id_11 = 1;
endmodule
