<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p881" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_881{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_881{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_881{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_881{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_881{left:96px;bottom:1038px;}
#t6_881{left:124px;bottom:1038px;letter-spacing:0.09px;word-spacing:-0.77px;}
#t7_881{left:452px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.85px;}
#t8_881{left:124px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t9_881{left:124px;bottom:996px;letter-spacing:0.12px;word-spacing:-1.15px;}
#ta_881{left:124px;bottom:974px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_881{left:96px;bottom:947px;}
#tc_881{left:124px;bottom:947px;letter-spacing:0.14px;word-spacing:-0.45px;}
#td_881{left:411px;bottom:947px;letter-spacing:0.12px;word-spacing:-0.49px;}
#te_881{left:124px;bottom:925px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tf_881{left:96px;bottom:898px;}
#tg_881{left:124px;bottom:898px;letter-spacing:0.15px;}
#th_881{left:269px;bottom:899px;}
#ti_881{left:274px;bottom:898px;letter-spacing:0.14px;word-spacing:-0.77px;}
#tj_881{left:485px;bottom:898px;letter-spacing:0.12px;word-spacing:-0.77px;}
#tk_881{left:124px;bottom:876px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tl_881{left:124px;bottom:855px;letter-spacing:0.1px;word-spacing:-0.45px;}
#tm_881{left:124px;bottom:710px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tn_881{left:124px;bottom:688px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_881{left:96px;bottom:661px;}
#tp_881{left:124px;bottom:661px;letter-spacing:0.03px;word-spacing:-0.4px;}
#tq_881{left:509px;bottom:661px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tr_881{left:124px;bottom:640px;letter-spacing:0.12px;word-spacing:-0.47px;}
#ts_881{left:124px;bottom:618px;letter-spacing:0.13px;word-spacing:-0.82px;}
#tt_881{left:124px;bottom:597px;letter-spacing:0.12px;}
#tu_881{left:96px;bottom:569px;}
#tv_881{left:124px;bottom:569px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_881{left:412px;bottom:569px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tx_881{left:124px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_881{left:96px;bottom:520px;}
#tz_881{left:124px;bottom:520px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t10_881{left:395px;bottom:520px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t11_881{left:124px;bottom:499px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t12_881{left:96px;bottom:471px;}
#t13_881{left:124px;bottom:471px;letter-spacing:-0.03px;word-spacing:-0.29px;}
#t14_881{left:342px;bottom:471px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t15_881{left:124px;bottom:450px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t16_881{left:124px;bottom:429px;letter-spacing:0.12px;word-spacing:-0.78px;}
#t17_881{left:124px;bottom:407px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_881{left:96px;bottom:380px;}
#t19_881{left:124px;bottom:380px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1a_881{left:353px;bottom:380px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1b_881{left:124px;bottom:358px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_881{left:96px;bottom:331px;}
#t1d_881{left:124px;bottom:331px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1e_881{left:411px;bottom:331px;letter-spacing:0.12px;word-spacing:-0.49px;}
#t1f_881{left:124px;bottom:309px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1g_881{left:124px;bottom:288px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1h_881{left:124px;bottom:267px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1i_881{left:96px;bottom:239px;}
#t1j_881{left:124px;bottom:239px;letter-spacing:0.14px;word-spacing:-0.98px;}
#t1k_881{left:398px;bottom:239px;letter-spacing:0.12px;word-spacing:-0.95px;}
#t1l_881{left:124px;bottom:218px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1m_881{left:124px;bottom:196px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1n_881{left:96px;bottom:169px;}
#t1o_881{left:124px;bottom:169px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1p_881{left:510px;bottom:169px;letter-spacing:0.12px;word-spacing:-0.51px;}
#t1q_881{left:124px;bottom:147px;letter-spacing:0.11px;word-spacing:-1px;}
#t1r_881{left:124px;bottom:126px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1s_881{left:155px;bottom:823px;letter-spacing:-0.08px;}
#t1t_881{left:214px;bottom:823px;letter-spacing:0.13px;word-spacing:0.08px;}
#t1u_881{left:162px;bottom:802px;letter-spacing:0.14px;}
#t1v_881{left:224px;bottom:802px;letter-spacing:0.11px;word-spacing:0.08px;}
#t1w_881{left:162px;bottom:780px;letter-spacing:0.14px;}
#t1x_881{left:222px;bottom:780px;letter-spacing:0.13px;word-spacing:0.08px;}
#t1y_881{left:162px;bottom:759px;letter-spacing:0.14px;}
#t1z_881{left:223px;bottom:759px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t20_881{left:162px;bottom:738px;letter-spacing:-0.42px;}
#t21_881{left:217px;bottom:738px;letter-spacing:0.14px;}
#t22_881{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_881{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_881{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_881{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_881{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_881{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_881{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s7_881{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.s8_881{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s9_881{font-size:15px;font-family:Arial_61s;color:#000;}
.sa_881{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts881" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg881Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg881" style="-webkit-user-select: none;"><object width="935" height="1210" data="881/881.svg" type="image/svg+xml" id="pdf881" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_881" class="t s1_881">Software Debug and Performance Resources </span><span id="t2_881" class="t s2_881">426 </span>
<span id="t3_881" class="t s3_881">24593—Rev. 3.41—June 2023 </span><span id="t4_881" class="t s3_881">AMD64 Technology </span>
<span id="t5_881" class="t s4_881">• </span><span id="t6_881" class="t s5_881">IbsRandEn (IBS Randomize Tagging Enable)</span><span id="t7_881" class="t s6_881">—Bit 57, read/write. Software sets this bit to 1 to add </span>
<span id="t8_881" class="t s6_881">variability to the interval at which fetch operations are selected for tagging. When set, bits 3:0 of </span>
<span id="t9_881" class="t s6_881">the fetch interval counter are set to a pseudo-random value when the IbsFetchCtl register is written. </span>
<span id="ta_881" class="t s6_881">Clearing this bit causes bits 3:0 of the fetch interval counter to be reset to zero. </span>
<span id="tb_881" class="t s4_881">• </span><span id="tc_881" class="t s5_881">IbsL1TlbMiss (IBS Fetch L1 TLB Miss)</span><span id="td_881" class="t s6_881">—Bit 55, read/write. This bit is set if the tagged fetch </span>
<span id="te_881" class="t s6_881">missed in the L1 TLB. </span>
<span id="tf_881" class="t s4_881">• </span><span id="tg_881" class="t s5_881">IbsL1TlbPgSz[1:0] </span><span id="th_881" class="t s7_881">(</span><span id="ti_881" class="t s5_881">IBS Fetch L1 TLB Page Size)</span><span id="tj_881" class="t s6_881">—Bits 54:53, read/write. This field indicates the </span>
<span id="tk_881" class="t s6_881">page size of the translation in the L1 TLB for the tagged fetch. This field is valid only if </span>
<span id="tl_881" class="t s6_881">IbsPhyAddrVal = 1. The table below defines the encoding of this two-bit field: </span>
<span id="tm_881" class="t s6_881">Some implementations might not support all page sizes. Note: The page size in the L1 TLB might </span>
<span id="tn_881" class="t s6_881">not match the page size in the page table. </span>
<span id="to_881" class="t s4_881">• </span><span id="tp_881" class="t s5_881">IbsPhyAddrValid (IBS Fetch Physical Address Valid)</span><span id="tq_881" class="t s6_881">—Bit 52, read/write. This bit is set if the </span>
<span id="tr_881" class="t s6_881">physical address of the tagged fetch is valid. When this bit is set, the IbsL1TlbPgSz field and the </span>
<span id="ts_881" class="t s6_881">contents of the IBS Fetch Physical Address Register (see definition of this register below) are both </span>
<span id="tt_881" class="t s6_881">valid. </span>
<span id="tu_881" class="t s4_881">• </span><span id="tv_881" class="t s5_881">IbsIcMiss (IBS Instruction Cache Miss)</span><span id="tw_881" class="t s6_881">—Bit 51, read/write. This bit is set if the tagged fetch </span>
<span id="tx_881" class="t s6_881">missed in the instruction cache. </span>
<span id="ty_881" class="t s4_881">• </span><span id="tz_881" class="t s5_881">IbsFetchComp (IBS Fetch Complete)</span><span id="t10_881" class="t s6_881">—Bit 50, read/write. This bit is set if the tagged fetch </span>
<span id="t11_881" class="t s6_881">completes and data is available for use by the instruction decoder. </span>
<span id="t12_881" class="t s4_881">• </span><span id="t13_881" class="t s5_881">IbsFetchVal (IBS Fetch Valid)</span><span id="t14_881" class="t s6_881">—Bit 49, read/write. This bit is set if the tagged fetch either </span>
<span id="t15_881" class="t s6_881">completes or is aborted. When the bit is set, captured data for the tagged fetch is available and the </span>
<span id="t16_881" class="t s6_881">fetch interval counter stops. An interrupt is generated as specified by the local APIC. The interrupt </span>
<span id="t17_881" class="t s6_881">handler should read and save the captured performance data before clearing the bit. </span>
<span id="t18_881" class="t s4_881">• </span><span id="t19_881" class="t s5_881">IbsFetchEn (IBS Fetch Enable)</span><span id="t1a_881" class="t s6_881">—Bit 48, read/write. Software sets this bit to enable fetch </span>
<span id="t1b_881" class="t s6_881">sampling. Clearing this bit to 0 disables fetch sampling. </span>
<span id="t1c_881" class="t s4_881">• </span><span id="t1d_881" class="t s5_881">IbsFetchLat[15:0] (IBS Fetch Latency)</span><span id="t1e_881" class="t s6_881">—Bits 47:32, read/write. This 16-bit field indicates the </span>
<span id="t1f_881" class="t s6_881">number of core clock cycles from the initiation of the fetch to the delivery of the instruction bytes </span>
<span id="t1g_881" class="t s6_881">to the core. If the fetch is aborted before it completes, this field returns the number of clock cycles </span>
<span id="t1h_881" class="t s6_881">from the initiation of the fetch to its abortion. </span>
<span id="t1i_881" class="t s4_881">• </span><span id="t1j_881" class="t s5_881">IbsFetchCnt[15:0] (IBS Fetch Count)</span><span id="t1k_881" class="t s6_881">—Bits 31:16, read/write. This 16-bit field returns the current </span>
<span id="t1l_881" class="t s6_881">value of bits 19:4 of the fetch interval counter on a read. Bits 19:4 of the fetch interval counter are </span>
<span id="t1m_881" class="t s6_881">set to this value on a write. </span>
<span id="t1n_881" class="t s4_881">• </span><span id="t1o_881" class="t s5_881">IbsFetchMaxCnt[15:0] (IBS Fetch Maximum Count)</span><span id="t1p_881" class="t s6_881">—Bits 15:0, read/write. This 16-bit field </span>
<span id="t1q_881" class="t s6_881">specifies the maximum count value of bits 19:4 of the fetch interval counter. When the value in bits </span>
<span id="t1r_881" class="t s6_881">19:4 of the fetch counter equals the value in this field, the next fetch block is tagged for profiling. </span>
<span id="t1s_881" class="t s8_881">Value </span><span id="t1t_881" class="t s8_881">Page Size </span>
<span id="t1u_881" class="t s9_881">00b </span><span id="t1v_881" class="t s9_881">4 Kbyte </span>
<span id="t1w_881" class="t s9_881">01b </span><span id="t1x_881" class="t s9_881">2 Mbyte </span>
<span id="t1y_881" class="t s9_881">10b </span><span id="t1z_881" class="t s9_881">1 Gbyte </span>
<span id="t20_881" class="t s9_881">11b </span><span id="t21_881" class="t s9_881">Reserved </span>
<span id="t22_881" class="t sa_881">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
