
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3814 (git sha1 da1d06d7, gcc 10.2.0-13ubuntu1 -fPIC -Os)


-- Executing script file `syn_ice40.ys' --

1. Executing Verilog-2005 frontend: ../../source/Integer_Multiplier.v
Parsing Verilog input from `../../source/Integer_Multiplier.v' to AST representation.
Generating RTLIL representation for module `\Integer_Multiplier'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../source/Goldschmidt_Convergence_Division.v
Parsing Verilog input from `../../source/Goldschmidt_Convergence_Division.v' to AST representation.
Generating RTLIL representation for module `\Goldschmidt_Convergence_Division'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../source/HCC_Arithmetic_Processor.v
Parsing Verilog input from `../../source/HCC_Arithmetic_Processor.v' to AST representation.
Generating RTLIL representation for module `\HCC_Arithmetic_Processor'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../source/Generic_BRAM.v
Parsing Verilog input from `../../source/Generic_BRAM.v' to AST representation.
Generating RTLIL representation for module `\Generic_BRAM'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../source/Memory_Backplane.v
Parsing Verilog input from `../../source/Memory_Backplane.v' to AST representation.
Generating RTLIL representation for module `\Memory_Backplane'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../source/Hart_Core.v
Parsing Verilog input from `../../source/Hart_Core.v' to AST representation.
Generating RTLIL representation for module `\Hart_Core'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../source/ORC_R32IMAZicsr.v
Parsing Verilog input from `../../source/ORC_R32IMAZicsr.v' to AST representation.
Generating RTLIL representation for module `\ORC_R32IMAZicsr'.
Successfully finished Verilog frontend.

8. Executing SYNTH_ICE40 pass.

8.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

8.2. Executing HIERARCHY pass (managing design hierarchy).

8.2.1. Analyzing design hierarchy..
Top module:  \ORC_R32IMAZicsr
Used module:     \Memory_Backplane
Used module:         \Generic_BRAM
Used module:     \HCC_Arithmetic_Processor
Used module:         \Goldschmidt_Convergence_Division
Used module:         \Integer_Multiplier
Used module:     \Hart_Core
Parameter 1 (\P_GCD_FACTORS_MSB) = 7
Parameter 2 (\P_GCD_ACCURACY) = 2
Parameter 3 (\P_GCD_MEM_ADDR_MSB) = 0

8.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\Goldschmidt_Convergence_Division'.
Parameter 1 (\P_GCD_FACTORS_MSB) = 7
Parameter 2 (\P_GCD_ACCURACY) = 2
Parameter 3 (\P_GCD_MEM_ADDR_MSB) = 0
Generating RTLIL representation for module `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=7\P_GCD_ACCURACY=2\P_GCD_MEM_ADDR_MSB=0'.
Parameter 1 (\P_MUL_MULTIPLICAND_MSB) = 15
Parameter 2 (\P_MUL_MULTIPLIER_MSB) = 15
Parameter 3 (\P_MUL_PRODUCT_MSB) = 31

8.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\Integer_Multiplier'.
Parameter 1 (\P_MUL_MULTIPLICAND_MSB) = 15
Parameter 2 (\P_MUL_MULTIPLIER_MSB) = 15
Parameter 3 (\P_MUL_PRODUCT_MSB) = 31
Generating RTLIL representation for module `$paramod$2786904bef8a389d5335000f3c16a5edfafcec6b\Integer_Multiplier'.
Parameter 1 (\P_DATA_MSB) = 32'11111111111111111111111111111111
Parameter 2 (\P_ADDRESS_MSB) = 0
Parameter 3 (\P_DEPTH) = 0

8.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\Generic_BRAM'.
Parameter 1 (\P_DATA_MSB) = 32'11111111111111111111111111111111
Parameter 2 (\P_ADDRESS_MSB) = 0
Parameter 3 (\P_DEPTH) = 0
Generating RTLIL representation for module `$paramod$41f1d0c525af41446584ab65d8041250496a6e9a\Generic_BRAM'.
Parameter 1 (\P_DATA_MSB) = 32'11111111111111111111111111111111
Parameter 2 (\P_ADDRESS_MSB) = 0
Parameter 3 (\P_DEPTH) = 0
Found cached RTLIL representation for module `$paramod$41f1d0c525af41446584ab65d8041250496a6e9a\Generic_BRAM'.
Parameter 1 (\P_MEM_ADDR_MSB) = 4
Parameter 2 (\P_MEM_DEPTH) = 32
Parameter 3 (\P_MEM_WIDTH) = 32
Parameter 4 (\P_NUM_GENERAL_REGS) = 32

8.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\Memory_Backplane'.
Parameter 1 (\P_MEM_ADDR_MSB) = 4
Parameter 2 (\P_MEM_DEPTH) = 32
Parameter 3 (\P_MEM_WIDTH) = 32
Parameter 4 (\P_NUM_GENERAL_REGS) = 32
Generating RTLIL representation for module `$paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane'.
Parameter 1 (\P_HCC_FACTORS_MSB) = 31
Parameter 2 (\P_HCC_MEM_ADDR_MSB) = 4
Parameter 3 (\P_HCC_DIV_ACCURACY) = 3

8.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\HCC_Arithmetic_Processor'.
Parameter 1 (\P_HCC_FACTORS_MSB) = 31
Parameter 2 (\P_HCC_MEM_ADDR_MSB) = 4
Parameter 3 (\P_HCC_DIV_ACCURACY) = 3
Generating RTLIL representation for module `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor'.
Parameter 1 (\P_CORE_INITIAL_FETCH_ADDR) = 0
Parameter 2 (\P_CORE_MEMORY_ADDR_MSB) = 4

8.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Hart_Core'.
Parameter 1 (\P_CORE_INITIAL_FETCH_ADDR) = 0
Parameter 2 (\P_CORE_MEMORY_ADDR_MSB) = 4
Generating RTLIL representation for module `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4'.

8.2.8. Analyzing design hierarchy..
Top module:  \ORC_R32IMAZicsr
Used module:     $paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane
Used module:         \Generic_BRAM
Used module:     $paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor
Used module:         \Goldschmidt_Convergence_Division
Used module:         \Integer_Multiplier
Used module:     $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4
Parameter 1 (\P_GCD_FACTORS_MSB) = 31
Parameter 2 (\P_GCD_ACCURACY) = 3
Parameter 3 (\P_GCD_MEM_ADDR_MSB) = 4

8.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Goldschmidt_Convergence_Division'.
Parameter 1 (\P_GCD_FACTORS_MSB) = 31
Parameter 2 (\P_GCD_ACCURACY) = 3
Parameter 3 (\P_GCD_MEM_ADDR_MSB) = 4
Generating RTLIL representation for module `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4'.
Parameter 1 (\P_MUL_MULTIPLICAND_MSB) = 63
Parameter 2 (\P_MUL_MULTIPLIER_MSB) = 63
Parameter 3 (\P_MUL_PRODUCT_MSB) = 127

8.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\Integer_Multiplier'.
Parameter 1 (\P_MUL_MULTIPLICAND_MSB) = 63
Parameter 2 (\P_MUL_MULTIPLIER_MSB) = 63
Parameter 3 (\P_MUL_PRODUCT_MSB) = 127
Generating RTLIL representation for module `$paramod$d1f435f29cef3a8848b185b412108ac612bbf23a\Integer_Multiplier'.
Parameter 1 (\P_DATA_MSB) = 31
Parameter 2 (\P_ADDRESS_MSB) = 4
Parameter 3 (\P_DEPTH) = 32

8.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\Generic_BRAM'.
Parameter 1 (\P_DATA_MSB) = 31
Parameter 2 (\P_ADDRESS_MSB) = 4
Parameter 3 (\P_DEPTH) = 32
Generating RTLIL representation for module `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32'.
Parameter 1 (\P_DATA_MSB) = 31
Parameter 2 (\P_ADDRESS_MSB) = 4
Parameter 3 (\P_DEPTH) = 32
Found cached RTLIL representation for module `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32'.

8.2.12. Analyzing design hierarchy..
Top module:  \ORC_R32IMAZicsr
Used module:     $paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane
Used module:         $paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32
Used module:     $paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor
Used module:         $paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4
Used module:         $paramod$d1f435f29cef3a8848b185b412108ac612bbf23a\Integer_Multiplier
Used module:     $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4

8.2.13. Analyzing design hierarchy..
Top module:  \ORC_R32IMAZicsr
Used module:     $paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane
Used module:         $paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32
Used module:     $paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor
Used module:         $paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4
Used module:         $paramod$d1f435f29cef3a8848b185b412108ac612bbf23a\Integer_Multiplier
Used module:     $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4
Removing unused module `$paramod$41f1d0c525af41446584ab65d8041250496a6e9a\Generic_BRAM'.
Removing unused module `$paramod$2786904bef8a389d5335000f3c16a5edfafcec6b\Integer_Multiplier'.
Removing unused module `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=7\P_GCD_ACCURACY=2\P_GCD_MEM_ADDR_MSB=0'.
Removing unused module `\Hart_Core'.
Removing unused module `\Memory_Backplane'.
Removing unused module `\Generic_BRAM'.
Removing unused module `\HCC_Arithmetic_Processor'.
Removing unused module `\Goldschmidt_Convergence_Division'.
Removing unused module `\Integer_Multiplier'.
Removed 9 unused modules.

8.3. Executing PROC pass (convert processes to netlists).

8.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$653 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$646 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$642 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$635 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$632 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$629 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$626 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$623 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$615 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$608 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$604 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$597 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$594 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$591 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$588 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$585 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$../../source/Hart_Core.v:606$1176 in module $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.
Marked 2 switch rules as full_case in process $proc$../../source/Hart_Core.v:583$1168 in module $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.
Marked 9 switch rules as full_case in process $proc$../../source/Hart_Core.v:417$1142 in module $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.
Marked 10 switch rules as full_case in process $proc$../../source/Hart_Core.v:286$1125 in module $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.
Marked 3 switch rules as full_case in process $proc$../../source/HCC_Arithmetic_Processor.v:118$902 in module $paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.
Marked 1 switch rules as full_case in process $proc$../../source/Memory_Backplane.v:117$884 in module $paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane.
Marked 8 switch rules as full_case in process $proc$../../source/Goldschmidt_Convergence_Division.v:199$1239 in module $paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.
Marked 9 switch rules as full_case in process $proc$../../source/Goldschmidt_Convergence_Division.v:150$1228 in module $paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.
Removed a total of 0 dead cases.

8.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 24 assignments to connections.

8.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$656'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$652'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$645'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$641'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$634'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$631'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$628'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$625'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$622'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$620'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$618'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$614'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$607'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$603'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$596'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$593'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$590'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$587'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$584'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$582'.
  Set init value: \Q = 1'0

8.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$653'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$642'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$632'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$626'.
Found async reset \S in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$615'.
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$604'.
Found async reset \S in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$594'.
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$588'.

8.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$656'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$653'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$652'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$646'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$645'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$642'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$641'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$635'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$634'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$632'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$631'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$629'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$628'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$626'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$625'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$623'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$622'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$621'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$620'.
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$619'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$618'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$615'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$614'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$608'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$607'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$604'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$603'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$597'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$596'.
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$594'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$593'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$591'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$590'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$588'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$587'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$585'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$584'.
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$583'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$582'.
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$581'.
Creating decoders for process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:606$1176'.
     1/1: $0\r_master_write_ready[0:0]
Creating decoders for process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:583$1168'.
     1/2: $0\r_master_read_addr[31:0]
     2/2: $0\r_master_read_ready[0:0]
Creating decoders for process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
     1/12: $0\r_high_results[0:0]
     2/12: $0\r_div[0:0]
     3/12: $0\r_mul[0:0]
     4/12: $0\r_rro[0:0]
     5/12: $0\r_rii[0:0]
     6/12: $0\r_scc[0:0]
     7/12: $0\r_lcc[0:0]
     8/12: $0\r_bcc[0:0]
     9/12: $0\r_jalr[0:0]
    10/12: $0\r_low_results[0:0]
    11/12: $0\r_uimm[31:0]
    12/12: $0\r_simm[31:0]
Creating decoders for process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:286$1125'.
     1/5: $0\r_program_counter_valid[0:0]
     2/5: $0\r_program_counter_state[2:0]
     3/5: $0\r_inst_data[31:0]
     4/5: $0\r_next_pc_decode[31:0]
     5/5: $0\r_next_pc_fetch[31:0]
Creating decoders for process `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.$proc$../../source/HCC_Arithmetic_Processor.v:118$902'.
     1/4: $0\r_tgd[0:0]
     2/4: $0\r_addr[4:0]
     3/4: $0\r_select[0:0]
     4/4: $0\r_wait_ack[0:0]
Creating decoders for process `$paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane.$proc$../../source/Memory_Backplane.v:117$884'.
     1/1: $0\reset_index[4:0]
Creating decoders for process `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$proc$../../source/Generic_BRAM.v:42$1257'.
Creating decoders for process `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$proc$../../source/Generic_BRAM.v:36$1252'.
     1/3: $0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255
     2/3: $0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_DATA[31:0]$1254
     3/3: $0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_ADDR[4:0]$1253
Creating decoders for process `$paramod$d1f435f29cef3a8848b185b412108ac612bbf23a\Integer_Multiplier.$proc$../../source/Integer_Multiplier.v:68$1249'.
Creating decoders for process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:199$1239'.
     1/7: $0\r_divider_state[2:0]
     2/7: $0\r_div_write_stb[0:0]
     3/7: $0\r_multiplier[63:0]
     4/7: $0\r_multiplicand[63:0]
     5/7: $0\r_divisor[31:0]
     6/7: $0\r_dividend[31:0]
     7/7: $0\r_calculate_remainder[0:0]
Creating decoders for process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:150$1228'.
     1/1: $0\r_lut_value[31:0]

8.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

8.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$653'.
  created $adff cell `$procdff$1819' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$646'.
  created $dff cell `$procdff$1820' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$642'.
  created $adff cell `$procdff$1821' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$635'.
  created $dff cell `$procdff$1822' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$632'.
  created $adff cell `$procdff$1823' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$629'.
  created $dff cell `$procdff$1824' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$626'.
  created $adff cell `$procdff$1825' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$623'.
  created $dff cell `$procdff$1826' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$621'.
  created $dff cell `$procdff$1827' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$619'.
  created $dff cell `$procdff$1828' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$615'.
  created $adff cell `$procdff$1829' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$608'.
  created $dff cell `$procdff$1830' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$604'.
  created $adff cell `$procdff$1831' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$597'.
  created $dff cell `$procdff$1832' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$594'.
  created $adff cell `$procdff$1833' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$591'.
  created $dff cell `$procdff$1834' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$588'.
  created $adff cell `$procdff$1835' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$585'.
  created $dff cell `$procdff$1836' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$583'.
  created $dff cell `$procdff$1837' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$581'.
  created $dff cell `$procdff$1838' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_master_write_ready' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:606$1176'.
  created $dff cell `$procdff$1839' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_master_read_ready' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:583$1168'.
  created $dff cell `$procdff$1840' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_master_read_addr' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:583$1168'.
  created $dff cell `$procdff$1841' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_simm' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1842' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_uimm' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1843' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_jalr' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1844' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_bcc' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1845' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_lcc' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1846' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_scc' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1847' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_rii' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1848' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_rro' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1849' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_mul' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1850' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_div' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1851' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_low_results' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1852' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_high_results' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
  created $dff cell `$procdff$1853' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_next_pc_fetch' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:286$1125'.
  created $dff cell `$procdff$1854' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_next_pc_decode' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:286$1125'.
  created $dff cell `$procdff$1855' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_program_counter_valid' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:286$1125'.
  created $dff cell `$procdff$1856' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_inst_data' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:286$1125'.
  created $dff cell `$procdff$1857' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.\r_program_counter_state' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:286$1125'.
  created $dff cell `$procdff$1858' with positive edge clock.
Creating register for signal `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.\r_wait_ack' using process `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.$proc$../../source/HCC_Arithmetic_Processor.v:118$902'.
  created $dff cell `$procdff$1859' with positive edge clock.
Creating register for signal `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.\r_select' using process `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.$proc$../../source/HCC_Arithmetic_Processor.v:118$902'.
  created $dff cell `$procdff$1860' with positive edge clock.
Creating register for signal `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.\r_addr' using process `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.$proc$../../source/HCC_Arithmetic_Processor.v:118$902'.
  created $dff cell `$procdff$1861' with positive edge clock.
Creating register for signal `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.\r_tgd' using process `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.$proc$../../source/HCC_Arithmetic_Processor.v:118$902'.
  created $dff cell `$procdff$1862' with positive edge clock.
Creating register for signal `$paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane.\reset_index' using process `$paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane.$proc$../../source/Memory_Backplane.v:117$884'.
  created $dff cell `$procdff$1863' with positive edge clock.
Creating register for signal `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.\r_rdata' using process `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$proc$../../source/Generic_BRAM.v:42$1257'.
  created $dff cell `$procdff$1864' with positive edge clock.
Creating register for signal `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_ADDR' using process `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$proc$../../source/Generic_BRAM.v:36$1252'.
  created $dff cell `$procdff$1865' with positive edge clock.
Creating register for signal `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_DATA' using process `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$proc$../../source/Generic_BRAM.v:36$1252'.
  created $dff cell `$procdff$1866' with positive edge clock.
Creating register for signal `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN' using process `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$proc$../../source/Generic_BRAM.v:36$1252'.
  created $dff cell `$procdff$1867' with positive edge clock.
Creating register for signal `$paramod$d1f435f29cef3a8848b185b412108ac612bbf23a\Integer_Multiplier.\r_product' using process `$paramod$d1f435f29cef3a8848b185b412108ac612bbf23a\Integer_Multiplier.$proc$../../source/Integer_Multiplier.v:68$1249'.
  created $dff cell `$procdff$1868' with positive edge clock.
Creating register for signal `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.\r_divider_state' using process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:199$1239'.
  created $dff cell `$procdff$1869' with positive edge clock.
Creating register for signal `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.\r_calculate_remainder' using process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:199$1239'.
  created $dff cell `$procdff$1870' with positive edge clock.
Creating register for signal `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.\r_dividend' using process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:199$1239'.
  created $dff cell `$procdff$1871' with positive edge clock.
Creating register for signal `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.\r_divisor' using process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:199$1239'.
  created $dff cell `$procdff$1872' with positive edge clock.
Creating register for signal `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.\r_multiplicand' using process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:199$1239'.
  created $dff cell `$procdff$1873' with positive edge clock.
Creating register for signal `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.\r_multiplier' using process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:199$1239'.
  created $dff cell `$procdff$1874' with positive edge clock.
Creating register for signal `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.\r_div_write_stb' using process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:199$1239'.
  created $dff cell `$procdff$1875' with positive edge clock.
Creating register for signal `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.\r_lut_value' using process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:150$1228'.
  created $dff cell `$procdff$1876' with positive edge clock.

8.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$656'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$653'.
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$653'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$652'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$646'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$646'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$645'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$642'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$642'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$641'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$635'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$635'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$634'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$632'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$631'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$629'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$629'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$628'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$626'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$625'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$623'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$623'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$622'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$621'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$621'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$620'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$619'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$618'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$615'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$615'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$614'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$608'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$608'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$607'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$604'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$604'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$603'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$597'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$597'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$596'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$594'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$593'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$591'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$591'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$590'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$588'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$587'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$585'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$585'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$584'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$583'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$583'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$582'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$581'.
Found and cleaned up 3 empty switches in `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:606$1176'.
Removing empty process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:606$1176'.
Found and cleaned up 3 empty switches in `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:583$1168'.
Removing empty process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:583$1168'.
Found and cleaned up 9 empty switches in `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
Removing empty process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:417$1142'.
Found and cleaned up 12 empty switches in `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:286$1125'.
Removing empty process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.$proc$../../source/Hart_Core.v:286$1125'.
Found and cleaned up 4 empty switches in `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.$proc$../../source/HCC_Arithmetic_Processor.v:118$902'.
Removing empty process `$paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.$proc$../../source/HCC_Arithmetic_Processor.v:118$902'.
Found and cleaned up 1 empty switch in `$paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane.$proc$../../source/Memory_Backplane.v:117$884'.
Removing empty process `$paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane.$proc$../../source/Memory_Backplane.v:117$884'.
Removing empty process `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$proc$../../source/Generic_BRAM.v:42$1257'.
Found and cleaned up 1 empty switch in `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$proc$../../source/Generic_BRAM.v:36$1252'.
Removing empty process `$paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.$proc$../../source/Generic_BRAM.v:36$1252'.
Removing empty process `$paramod$d1f435f29cef3a8848b185b412108ac612bbf23a\Integer_Multiplier.$proc$../../source/Integer_Multiplier.v:68$1249'.
Found and cleaned up 9 empty switches in `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:199$1239'.
Removing empty process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:199$1239'.
Found and cleaned up 10 empty switches in `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:150$1228'.
Removing empty process `$paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.$proc$../../source/Goldschmidt_Convergence_Division.v:150$1228'.
Cleaned up 70 empty switches.

8.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=4.
Deleting now unused module $paramod$05dcd8fb64c6eb703b60c05ec4174bfbfba2f3d6\HCC_Arithmetic_Processor.
Deleting now unused module $paramod$481a3bf8907daa661e283aacbc57322892e78537\Memory_Backplane.
Deleting now unused module $paramod\Generic_BRAM\P_DATA_MSB=31\P_ADDRESS_MSB=4\P_DEPTH=32.
Deleting now unused module $paramod$d1f435f29cef3a8848b185b412108ac612bbf23a\Integer_Multiplier.
Deleting now unused module $paramod\Goldschmidt_Convergence_Division\P_GCD_FACTORS_MSB=31\P_GCD_ACCURACY=3\P_GCD_MEM_ADDR_MSB=4.
<suppressed ~7 debug messages>

8.5. Executing TRIBUF pass.

8.6. Executing DEMINOUT pass (demote inout ports to input or output).

8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~128 debug messages>

8.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 29 unused cells and 357 unused wires.
<suppressed ~38 debug messages>

8.9. Executing CHECK pass (checking for obvious problems).
Checking module ORC_R32IMAZicsr...
Found and reported 0 problems.

8.10. Executing OPT pass (performing simple optimizations).

8.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
<suppressed ~291 debug messages>
Removed a total of 97 cells.

8.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32IMAZicsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

8.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32IMAZicsr.
    Consolidated identical input bits for $mux cell $flatten\mem_access_controller.\mem_space0.$procmux$1626:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255
      New ports: A=1'0, B=1'1, Y=$flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0]
      New connections: $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [31:1] = { $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space0.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] }
    Consolidated identical input bits for $mux cell $flatten\mem_access_controller.\mem_space1.$procmux$1626:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255
      New ports: A=1'0, B=1'1, Y=$flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0]
      New connections: $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [31:1] = { $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] $flatten\mem_access_controller.\mem_space1.$0$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN[31:0]$1255 [0] }
    New ctrl vector for $pmux cell $flatten\mul_div_processor.\div.$procmux$1634: { $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:129$1208_Y $flatten\mul_div_processor.\div.$procmux$1644_CMP $flatten\mul_div_processor.\div.$procmux$1642_CMP $auto$opt_reduce.cc:134:opt_mux$1878 }
    New ctrl vector for $pmux cell $flatten\mul_div_processor.\div.$procmux$1662: { $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:129$1208_Y $flatten\mul_div_processor.\div.$procmux$1642_CMP $auto$opt_reduce.cc:134:opt_mux$1880 $flatten\mul_div_processor.\div.$procmux$1663_CMP }
    New ctrl vector for $pmux cell $flatten\mul_div_processor.\div.$procmux$1691: { $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:129$1208_Y $flatten\mul_div_processor.\div.$procmux$1644_CMP $flatten\mul_div_processor.\div.$procmux$1642_CMP $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:124$1203_Y $auto$opt_reduce.cc:134:opt_mux$1882 }
    New ctrl vector for $pmux cell $flatten\mul_div_processor.\div.$procmux$1731: { $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:129$1208_Y $auto$opt_reduce.cc:134:opt_mux$1884 }
    New ctrl vector for $pmux cell $flatten\mul_div_processor.\div.$procmux$1754: { $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:129$1208_Y $auto$opt_reduce.cc:134:opt_mux$1886 }
    New ctrl vector for $pmux cell $flatten\mul_div_processor.\div.$procmux$1777: { $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:129$1208_Y $auto$opt_reduce.cc:134:opt_mux$1888 }
  Optimizing cells in module \ORC_R32IMAZicsr.
Performed a total of 8 changes.

8.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

8.10.6. Executing OPT_DFF pass (perform DFF optimizations).

8.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 0 unused cells and 113 unused wires.
<suppressed ~1 debug messages>

8.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.10.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32IMAZicsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

8.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32IMAZicsr.
Performed a total of 0 changes.

8.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.10.13. Executing OPT_DFF pass (perform DFF optimizations).

8.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.10.16. Finished OPT passes. (There is nothing left to do.)

8.11. Executing FSM pass (extract and optimize FSM).

8.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ORC_R32IMAZicsr.$flatten\mem_access_controller.\mem_space0.$memwr$\r_mem$../../source/Generic_BRAM.v:38$1251_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ORC_R32IMAZicsr.core.r_program_counter_state.
Found FSM state register ORC_R32IMAZicsr.mul_div_processor.div.r_divider_state.
Not marking ORC_R32IMAZicsr.mul_div_processor.div.r_lut_value as FSM state register:
    Users of register don't seem to benefit from recoding.

8.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\core.r_program_counter_state' from module `\ORC_R32IMAZicsr'.
  found $dff cell for state register: $flatten\core.$procdff$1858
  root of input selection tree: $flatten\core.$0\r_program_counter_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \i_reset_sync
  found ctrl input: $flatten\core.$procmux$1484_CMP
  found ctrl input: $flatten\core.$procmux$1488_CMP
  found ctrl input: $flatten\core.$procmux$1492_CMP
  found ctrl input: $flatten\core.$procmux$1502_CMP
  found state code: 3'001
  found ctrl input: \core.i_master_hcc_processor_ack
  found state code: 3'101
  found ctrl input: \i_master_write_ack
  found state code: 3'100
  found ctrl input: \i_master_read_ack
  found state code: 3'011
  found ctrl input: $flatten\core.$logic_or$../../source/Hart_Core.v:342$1135_Y
  found ctrl input: \core.r_lcc
  found ctrl input: \core.r_scc
  found state code: 3'000
  found ctrl output: $flatten\core.$procmux$1509_CMP
  found ctrl output: $flatten\core.$procmux$1508_CMP
  found ctrl output: $flatten\core.$procmux$1502_CMP
  found ctrl output: $flatten\core.$procmux$1492_CMP
  found ctrl output: $flatten\core.$procmux$1488_CMP
  found ctrl output: $flatten\core.$procmux$1484_CMP
  ctrl inputs: { \core.i_master_hcc_processor_ack \core.r_lcc \core.r_scc $flatten\core.$logic_or$../../source/Hart_Core.v:342$1135_Y \i_master_write_ack \i_master_read_ack \i_reset_sync }
  ctrl outputs: { $flatten\core.$0\r_program_counter_state[2:0] $flatten\core.$procmux$1484_CMP $flatten\core.$procmux$1488_CMP $flatten\core.$procmux$1492_CMP $flatten\core.$procmux$1502_CMP $flatten\core.$procmux$1508_CMP $flatten\core.$procmux$1509_CMP }
  transition:      3'000 7'------0 ->      3'001 9'001000001
  transition:      3'000 7'------1 ->      3'000 9'000000001
  transition:      3'100 7'----0-0 ->      3'100 9'100010000
  transition:      3'100 7'----1-0 ->      3'001 9'001010000
  transition:      3'100 7'------1 ->      3'000 9'000010000
  transition:      3'001 7'------0 ->      3'001 9'001000010
  transition:      3'001 7'------1 ->      3'000 9'000000010
  transition:      3'101 7'0-----0 ->      3'101 9'101100000
  transition:      3'101 7'1-----0 ->      3'001 9'001100000
  transition:      3'101 7'------1 ->      3'000 9'000100000
  transition:      3'011 7'-----00 ->      3'011 9'011001000
  transition:      3'011 7'-----10 ->      3'001 9'001001000
  transition:      3'011 7'------1 ->      3'000 9'000001000
Extracting FSM `\mul_div_processor.div.r_divider_state' from module `\ORC_R32IMAZicsr'.
  found $dff cell for state register: $flatten\mul_div_processor.\div.$procdff$1869
  root of input selection tree: $flatten\mul_div_processor.\div.$0\r_divider_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \i_reset_sync
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$1878
  found ctrl input: $flatten\mul_div_processor.\div.$procmux$1642_CMP
  found ctrl input: $flatten\mul_div_processor.\div.$procmux$1644_CMP
  found ctrl input: $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:129$1208_Y
  found state code: 3'000
  found state code: 3'011
  found ctrl input: \mul_div_processor.div.w_converged
  found state code: 3'100
  found ctrl input: \mul_div_processor.div.r_calculate_remainder
  found state code: 3'101
  found state code: 3'010
  found ctrl input: \mul_div_processor.div.i_slave_stb
  found ctrl input: \mul_div_processor.div.w_dividend_not_zero
  found ctrl input: $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:227$1244_Y
  found ctrl input: $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:234$1245_Y
  found state code: 3'001
  found ctrl output: $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:124$1203_Y
  found ctrl output: $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:129$1208_Y
  found ctrl output: $flatten\mul_div_processor.\div.$procmux$1642_CMP
  found ctrl output: $flatten\mul_div_processor.\div.$procmux$1643_CMP
  found ctrl output: $flatten\mul_div_processor.\div.$procmux$1644_CMP
  found ctrl output: $flatten\mul_div_processor.\div.$procmux$1663_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$1878 $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:234$1245_Y $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:227$1244_Y \mul_div_processor.div.i_slave_stb \mul_div_processor.div.r_calculate_remainder \mul_div_processor.div.w_dividend_not_zero \mul_div_processor.div.w_converged \i_reset_sync }
  ctrl outputs: { $flatten\mul_div_processor.\div.$procmux$1663_CMP $flatten\mul_div_processor.\div.$procmux$1644_CMP $flatten\mul_div_processor.\div.$procmux$1643_CMP $flatten\mul_div_processor.\div.$procmux$1642_CMP $flatten\mul_div_processor.\div.$0\r_divider_state[2:0] $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:129$1208_Y $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:124$1203_Y }
  transition:      3'000 8'---0---0 ->      3'000 9'000000010
  transition:      3'000 8'---1-0-0 ->      3'000 9'000000010
  transition:      3'000 8'-001-1-0 ->      3'001 9'000000110
  transition:      3'000 8'-101-1-0 ->      3'000 9'000000010
  transition:      3'000 8'--11-1-0 ->      3'000 9'000000010
  transition:      3'000 8'-------1 ->      3'000 9'000000010
  transition:      3'100 8'-------0 ->      3'011 9'000001101
  transition:      3'100 8'-------1 ->      3'000 9'000000001
  transition:      3'010 8'-------0 ->      3'011 9'001001100
  transition:      3'010 8'-------1 ->      3'000 9'001000000
  transition:      3'001 8'-------0 ->      3'010 9'010001000
  transition:      3'001 8'-------1 ->      3'000 9'010000000
  transition:      3'101 8'-------0 ->      3'000 9'100000000
  transition:      3'101 8'-------1 ->      3'000 9'100000000
  transition:      3'011 8'------00 ->      3'100 9'000110000
  transition:      3'011 8'----0-10 ->      3'000 9'000100000
  transition:      3'011 8'----1-10 ->      3'101 9'000110100
  transition:      3'011 8'-------1 ->      3'000 9'000100000

8.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mul_div_processor.div.r_divider_state$1897' from module `\ORC_R32IMAZicsr'.
  Merging pattern 8'-------0 and 8'-------1 from group (4 0 9'100000000).
  Merging pattern 8'-------1 and 8'-------0 from group (4 0 9'100000000).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$1878.
Optimizing FSM `$fsm$\core.r_program_counter_state$1889' from module `\ORC_R32IMAZicsr'.
  Removing unused input signal \core.r_lcc.
  Removing unused input signal \core.r_scc.
  Removing unused input signal $flatten\core.$logic_or$../../source/Hart_Core.v:342$1135_Y.

8.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 31 unused cells and 31 unused wires.
<suppressed ~32 debug messages>

8.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\core.r_program_counter_state$1889' from module `\ORC_R32IMAZicsr'.
  Removing unused output signal $flatten\core.$0\r_program_counter_state[2:0] [0].
  Removing unused output signal $flatten\core.$0\r_program_counter_state[2:0] [1].
  Removing unused output signal $flatten\core.$0\r_program_counter_state[2:0] [2].
Optimizing FSM `$fsm$\mul_div_processor.div.r_divider_state$1897' from module `\ORC_R32IMAZicsr'.
  Removing unused output signal $flatten\mul_div_processor.\div.$0\r_divider_state[2:0] [0].
  Removing unused output signal $flatten\mul_div_processor.\div.$0\r_divider_state[2:0] [1].
  Removing unused output signal $flatten\mul_div_processor.\div.$0\r_divider_state[2:0] [2].

8.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\core.r_program_counter_state$1889' from module `\ORC_R32IMAZicsr' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  001 -> --1--
  101 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\mul_div_processor.div.r_divider_state$1897' from module `\ORC_R32IMAZicsr' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----

8.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\core.r_program_counter_state$1889' from module `ORC_R32IMAZicsr':
-------------------------------------

  Information on FSM $fsm$\core.r_program_counter_state$1889 (\core.r_program_counter_state):

  Number of input signals:    4
  Number of output signals:   6
  Number of state bits:       5

  Input signals:
    0: \i_reset_sync
    1: \i_master_read_ack
    2: \i_master_write_ack
    3: \core.i_master_hcc_processor_ack

  Output signals:
    0: $flatten\core.$procmux$1509_CMP
    1: $flatten\core.$procmux$1508_CMP
    2: $flatten\core.$procmux$1502_CMP
    3: $flatten\core.$procmux$1492_CMP
    4: $flatten\core.$procmux$1488_CMP
    5: $flatten\core.$procmux$1484_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---1   ->     0 6'000001
      1:     0 4'---0   ->     2 6'000001
      2:     1 4'---1   ->     0 6'010000
      3:     1 4'-0-0   ->     1 6'010000
      4:     1 4'-1-0   ->     2 6'010000
      5:     2 4'---1   ->     0 6'000010
      6:     2 4'---0   ->     2 6'000010
      7:     3 4'---1   ->     0 6'100000
      8:     3 4'1--0   ->     2 6'100000
      9:     3 4'0--0   ->     3 6'100000
     10:     4 4'---1   ->     0 6'001000
     11:     4 4'--10   ->     2 6'001000
     12:     4 4'--00   ->     4 6'001000

-------------------------------------

FSM `$fsm$\mul_div_processor.div.r_divider_state$1897' from module `ORC_R32IMAZicsr':
-------------------------------------

  Information on FSM $fsm$\mul_div_processor.div.r_divider_state$1897 (\mul_div_processor.div.r_divider_state):

  Number of input signals:    7
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \i_reset_sync
    1: \mul_div_processor.div.w_converged
    2: \mul_div_processor.div.w_dividend_not_zero
    3: \mul_div_processor.div.r_calculate_remainder
    4: \mul_div_processor.div.i_slave_stb
    5: $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:227$1244_Y
    6: $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:234$1245_Y

  Output signals:
    0: $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:124$1203_Y
    1: $flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:129$1208_Y
    2: $flatten\mul_div_processor.\div.$procmux$1642_CMP
    3: $flatten\mul_div_processor.\div.$procmux$1643_CMP
    4: $flatten\mul_div_processor.\div.$procmux$1644_CMP
    5: $flatten\mul_div_processor.\div.$procmux$1663_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'--1-0-0   ->     0 6'000010
      1:     0 7'101-1-0   ->     0 6'000010
      2:     0 7'-11-1-0   ->     0 6'000010
      3:     0 7'--0---0   ->     0 6'000010
      4:     0 7'------1   ->     0 6'000010
      5:     0 7'001-1-0   ->     3 6'000010
      6:     1 7'------1   ->     0 6'000001
      7:     1 7'------0   ->     5 6'000001
      8:     2 7'------1   ->     0 6'001000
      9:     2 7'------0   ->     5 6'001000
     10:     3 7'------1   ->     0 6'010000
     11:     3 7'------0   ->     2 6'010000
     12:     4 7'-------   ->     0 6'100000
     13:     5 7'---0-10   ->     0 6'000100
     14:     5 7'------1   ->     0 6'000100
     15:     5 7'-----00   ->     1 6'000100
     16:     5 7'---1-10   ->     4 6'000100

-------------------------------------

8.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\core.r_program_counter_state$1889' from module `\ORC_R32IMAZicsr'.
Mapping FSM `$fsm$\mul_div_processor.div.r_divider_state$1897' from module `\ORC_R32IMAZicsr'.

8.12. Executing OPT pass (performing simple optimizations).

8.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~10 debug messages>

8.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

8.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32IMAZicsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 4/7 on $pmux $flatten\core.$procmux$1483.
    dead port 1/2 on $mux $flatten\core.$procmux$1494.
    dead port 2/2 on $mux $flatten\core.$procmux$1494.
    dead port 1/2 on $mux $flatten\core.$procmux$1497.
    dead port 2/2 on $mux $flatten\core.$procmux$1497.
    dead port 1/2 on $mux $flatten\core.$procmux$1500.
    dead port 2/2 on $mux $flatten\core.$procmux$1500.
    dead port 1/2 on $mux $flatten\core.$procmux$1571.
    dead port 2/2 on $mux $flatten\core.$procmux$1571.
    dead port 1/2 on $mux $flatten\core.$procmux$1574.
    dead port 2/2 on $mux $flatten\core.$procmux$1574.
    dead port 1/2 on $mux $flatten\core.$procmux$1577.
    dead port 2/2 on $mux $flatten\core.$procmux$1577.
    dead port 1/2 on $mux $flatten\core.$procmux$1580.
    dead port 2/2 on $mux $flatten\core.$procmux$1580.
    dead port 1/3 on $pmux $flatten\core.$procmux$1582.
    dead port 1/2 on $mux $flatten\core.$ternary$../../source/Hart_Core.v:206$1034.
    dead port 2/2 on $mux $flatten\core.$ternary$../../source/Hart_Core.v:206$1034.
Removed 18 multiplexer ports.
<suppressed ~54 debug messages>

8.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32IMAZicsr.
Performed a total of 0 changes.

8.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\mul_div_processor.\div.$procdff$1876 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1814_Y, Q = \mul_div_processor.div.r_lut_value, rval = 4).
Adding EN signal on $auto$opt_dff.cc:702:run$1991 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1812_Y, Q = \mul_div_processor.div.r_lut_value).
Adding SRST signal on $flatten\mul_div_processor.\div.$procdff$1875 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1662_Y, Q = \mul_div_processor.div.r_div_write_stb, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$1993 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1662_Y, Q = \mul_div_processor.div.r_div_write_stb).
Adding SRST signal on $flatten\mul_div_processor.\div.$procdff$1874 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1691_Y, Q = \mul_div_processor.div.r_multiplier, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2003 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1691_Y, Q = \mul_div_processor.div.r_multiplier).
Adding SRST signal on $flatten\mul_div_processor.\div.$procdff$1873 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1711_Y, Q = \mul_div_processor.div.r_multiplicand, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2013 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1711_Y, Q = \mul_div_processor.div.r_multiplicand).
Adding SRST signal on $flatten\mul_div_processor.\div.$procdff$1872 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1731_Y, Q = \mul_div_processor.div.r_divisor, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$2023 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1731_Y, Q = \mul_div_processor.div.r_divisor).
Adding SRST signal on $flatten\mul_div_processor.\div.$procdff$1871 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1754_Y, Q = \mul_div_processor.div.r_dividend, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$2027 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1754_Y, Q = \mul_div_processor.div.r_dividend).
Adding SRST signal on $flatten\mul_div_processor.\div.$procdff$1870 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1777_Y, Q = \mul_div_processor.div.r_calculate_remainder, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$2031 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.\div.$procmux$1777_Y, Q = \mul_div_processor.div.r_calculate_remainder).
Adding SRST signal on $flatten\mul_div_processor.$procdff$1862 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.$procmux$1595_Y, Q = \mul_div_processor.r_tgd, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$2035 ($sdff) from module ORC_R32IMAZicsr (D = \core.r_high_results, Q = \mul_div_processor.r_tgd).
Adding SRST signal on $flatten\mul_div_processor.$procdff$1861 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.$procmux$1601_Y, Q = \mul_div_processor.r_addr, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$2037 ($sdff) from module ORC_R32IMAZicsr (D = \core.r_inst_data [11:7], Q = \mul_div_processor.r_addr).
Adding SRST signal on $flatten\mul_div_processor.$procdff$1860 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.$procmux$1607_Y, Q = \mul_div_processor.r_select, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$2039 ($sdff) from module ORC_R32IMAZicsr (D = \core.r_div, Q = \mul_div_processor.r_select).
Adding SRST signal on $flatten\mul_div_processor.$procdff$1859 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.$procmux$1618_Y, Q = \mul_div_processor.r_wait_ack, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$2041 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\mul_div_processor.$procmux$1618_Y, Q = \mul_div_processor.r_wait_ack).
Adding SRST signal on $flatten\mem_access_controller.$procdff$1863 ($dff) from module ORC_R32IMAZicsr (D = $flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:119$886_Y [4:0], Q = \mem_access_controller.reset_index, rval = 5'00000).
Adding SRST signal on $flatten\core.$procdff$1857 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1552_Y, Q = \core.r_inst_data, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$2046 ($sdff) from module ORC_R32IMAZicsr (D = \i_inst_read_data, Q = \core.r_inst_data).
Adding SRST signal on $flatten\core.$procdff$1856 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1483_Y, Q = \core.r_program_counter_valid, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$1855 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1562_Y, Q = \core.r_next_pc_decode, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$2051 ($sdff) from module ORC_R32IMAZicsr (D = \core.r_next_pc_fetch, Q = \core.r_next_pc_decode).
Adding SRST signal on $flatten\core.$procdff$1854 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1582_Y, Q = \core.r_next_pc_fetch, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$2053 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1586_Y, Q = \core.r_next_pc_fetch).
Adding SRST signal on $flatten\core.$procdff$1853 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$or$../../source/Hart_Core.v:455$1155_Y, Q = \core.r_high_results, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$1852 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1426_Y, Q = \core.r_low_results, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$2066 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1424_Y, Q = \core.r_low_results).
Adding SRST signal on $flatten\core.$procdff$1851 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$or$../../source/Hart_Core.v:452$1153_Y, Q = \core.r_div, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$1850 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$or$../../source/Hart_Core.v:451$1152_Y, Q = \core.r_mul, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$1849 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1365_Y, Q = \core.r_rro, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$1848 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1376_Y, Q = \core.r_rii, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$1847 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1385_Y, Q = \core.r_scc, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$1846 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1394_Y, Q = \core.r_lcc, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$1845 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1403_Y, Q = \core.r_bcc, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$1844 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1412_Y, Q = \core.r_jalr, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$1843 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1450_Y, Q = \core.r_uimm, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$2118 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1448_Y, Q = \core.r_uimm).
Adding SRST signal on $flatten\core.$procdff$1842 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1474_Y, Q = \core.r_simm, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$2124 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1472_Y, Q = \core.r_simm).
Adding SRST signal on $flatten\core.$procdff$1841 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1313_Y, Q = \core.r_master_read_addr, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$2130 ($sdff) from module ORC_R32IMAZicsr (D = \core.w_master_addr, Q = \core.r_master_read_addr).
Adding SRST signal on $flatten\core.$procdff$1840 ($dff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1321_Y, Q = \core.r_master_read_ready, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$2132 ($sdff) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1321_Y, Q = \core.r_master_read_ready).

8.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 75 unused cells and 105 unused wires.
<suppressed ~79 debug messages>

8.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~13 debug messages>

8.12.9. Rerunning OPT passes. (Maybe there is more to do..)

8.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32IMAZicsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

8.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32IMAZicsr.
Performed a total of 0 changes.

8.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

8.12.13. Executing OPT_DFF pass (perform DFF optimizations).

8.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 1 unused cells and 28 unused wires.
<suppressed ~2 debug messages>

8.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.12.16. Rerunning OPT passes. (Maybe there is more to do..)

8.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32IMAZicsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

8.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32IMAZicsr.
Performed a total of 0 changes.

8.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.12.20. Executing OPT_DFF pass (perform DFF optimizations).

8.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.12.23. Finished OPT passes. (There is nothing left to do.)

8.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 5) from port B of cell ORC_R32IMAZicsr.$auto$fsm_map.cc:77:implement_pattern_cache$1978 ($eq).
Removed top 30 bits (of 32) from FF cell ORC_R32IMAZicsr.$auto$opt_dff.cc:764:run$2131 ($sdffe).
Removed cell ORC_R32IMAZicsr.$flatten\core.$procmux$1457 ($mux).
Removed cell ORC_R32IMAZicsr.$flatten\core.$procmux$1433 ($mux).
Removed cell ORC_R32IMAZicsr.$flatten\core.$procmux$1318 ($mux).
Removed top 2 bits (of 4) from mux cell ORC_R32IMAZicsr.$flatten\core.$ternary$../../source/Hart_Core.v:624$1190 ($mux).
Removed top 1 bits (of 7) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:525$1165 ($eq).
Removed top 5 bits (of 7) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:511$1162 ($eq).
Removed top 6 bits (of 7) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:448$1151 ($eq).
Removed top 1 bits (of 7) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:446$1150 ($eq).
Removed top 2 bits (of 7) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:435$1147 ($eq).
Removed top 29 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\core.$add$../../source/Hart_Core.v:262$1112 ($add).
Removed top 29 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\core.$add$../../source/Hart_Core.v:258$1105 ($add).
Removed top 2 bits (of 7) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:235$1077 ($eq).
Removed top 1 bits (of 7) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:235$1076 ($eq).
Removed top 1 bits (of 3) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:226$1055 ($eq).
Removed top 1 bits (of 3) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:225$1054 ($eq).
Removed top 2 bits (of 3) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:224$1053 ($eq).
Removed top 31 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\core.$ternary$../../source/Hart_Core.v:186$986 ($mux).
Removed top 1 bits (of 3) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:186$984 ($eq).
Removed top 31 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\core.$ternary$../../source/Hart_Core.v:185$983 ($mux).
Removed top 1 bits (of 3) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:185$981 ($eq).
Removed top 16 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\core.$ternary$../../source/Hart_Core.v:175$963 ($mux).
Removed top 1 bits (of 2) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:175$962 ($eq).
Removed top 2 bits (of 3) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:170$944 ($eq).
Removed top 1 bits (of 2) from port B of cell ORC_R32IMAZicsr.$flatten\core.$eq$../../source/Hart_Core.v:168$932 ($eq).
Removed top 1 bits (of 32) from FF cell ORC_R32IMAZicsr.$auto$opt_dff.cc:764:run$2049 ($sdffe).
Removed top 30 bits (of 64) from port A of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$add$../../source/Goldschmidt_Convergence_Division.v:125$1206 ($add).
Removed top 31 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$add$../../source/Goldschmidt_Convergence_Division.v:132$1214 ($add).
Removed top 27 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:156$1231 ($lt).
Removed top 24 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:160$1232 ($lt).
Removed top 21 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:164$1233 ($lt).
Removed top 17 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:168$1234 ($lt).
Removed top 14 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:172$1235 ($lt).
Removed top 11 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:176$1236 ($lt).
Removed top 7 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:180$1237 ($lt).
Removed top 4 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:184$1238 ($lt).
Removed top 30 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:227$1244 ($eq).
Removed top 31 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$eq$../../source/Goldschmidt_Convergence_Division.v:234$1245 ($eq).
Removed top 1 bits (of 3) from port B of cell ORC_R32IMAZicsr.$auto$fsm_map.cc:77:implement_pattern_cache$1947 ($eq).
Removed cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1667 ($mux).
Removed cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1669 ($mux).
Removed cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1696 ($mux).
Removed cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1704 ($mux).
Removed cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1716 ($mux).
Removed top 26 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1791 ($mux).
Removed top 23 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1794 ($mux).
Removed top 19 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1797 ($mux).
Removed top 16 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1800 ($mux).
Removed top 13 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1803 ($mux).
Removed top 9 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1806 ($mux).
Removed top 6 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1809 ($mux).
Removed top 3 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1812 ($mux).
Removed top 3 bits (of 32) from FF cell ORC_R32IMAZicsr.$auto$opt_dff.cc:764:run$1992 ($sdffe).
Removed top 32 bits (of 128) from FF cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$procdff$1868 ($dff).
Removed cell ORC_R32IMAZicsr.$flatten\mul_div_processor.$procmux$1612 ($mux).
Removed top 64 bits (of 128) from port A of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250 ($mul).
Removed top 64 bits (of 128) from port B of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250 ($mul).
Removed top 32 bits (of 128) from port Y of cell ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250 ($mul).
Removed cell ORC_R32IMAZicsr.$flatten\mem_access_controller.\mem_space0.$procmux$1628 ($mux).
Removed cell ORC_R32IMAZicsr.$flatten\mem_access_controller.\mem_space0.$procmux$1630 ($mux).
Removed top 31 bits (of 32) from FF cell ORC_R32IMAZicsr.$flatten\mem_access_controller.\mem_space0.$procdff$1867 ($dff).
Removed top 31 bits (of 32) from port B of cell ORC_R32IMAZicsr.$flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:119$886 ($add).
Removed top 27 bits (of 32) from port Y of cell ORC_R32IMAZicsr.$flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:119$886 ($add).
Removed top 20 bits (of 32) from mux cell ORC_R32IMAZicsr.$flatten\core.$procmux$1436 ($mux).
Removed top 20 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\core.$procmux$1433_Y.
Removed top 20 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\core.$procmux$1436_Y.
Removed top 16 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\core.$ternary$../../source/Hart_Core.v:175$963_Y.
Removed top 31 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\core.$ternary$../../source/Hart_Core.v:185$983_Y.
Removed top 31 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\core.$ternary$../../source/Hart_Core.v:186$986_Y.
Removed top 2 bits (of 4) from wire ORC_R32IMAZicsr.$flatten\core.$ternary$../../source/Hart_Core.v:624$1190_Y.
Removed top 27 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:119$886_Y.
Removed top 32 bits (of 64) from wire ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1716_Y.
Removed top 26 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1791_Y.
Removed top 23 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1794_Y.
Removed top 19 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1797_Y.
Removed top 16 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1800_Y.
Removed top 13 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1803_Y.
Removed top 9 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1806_Y.
Removed top 6 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1809_Y.
Removed top 3 bits (of 32) from wire ORC_R32IMAZicsr.$flatten\mul_div_processor.\div.$procmux$1812_Y.
Removed top 32 bits (of 128) from wire ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$0\r_product[127:0].
Removed top 9 bits (of 32) from wire ORC_R32IMAZicsr.w_core0_read_data.

8.14. Executing PEEPOPT pass (run peephole optimizers).

8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

8.16. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module ORC_R32IMAZicsr that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\core.$sshr$../../source/Hart_Core.v:190$997 ($sshr):
    Found 6 activation_patterns using ctrl signal { \mem_access_controller.i_slave_core0_write_stb \core.i_master_hcc_processor_ack \core.r_inst_data [30] $flatten\core.$eq$../../source/Hart_Core.v:165$919_Y $flatten\core.$eq$../../source/Hart_Core.v:165$920_Y $flatten\core.$eq$../../source/Hart_Core.v:170$944_Y $flatten\core.$eq$../../source/Hart_Core.v:182$975_Y $flatten\core.$eq$../../source/Hart_Core.v:183$977_Y $flatten\core.$eq$../../source/Hart_Core.v:185$981_Y $flatten\core.$eq$../../source/Hart_Core.v:186$984_Y $flatten\core.$eq$../../source/Hart_Core.v:193$1007_Y $flatten\core.$logic_and$../../source/Hart_Core.v:234$1075_Y $flatten\core.$eq$../../source/Hart_Core.v:235$1076_Y $flatten\core.$eq$../../source/Hart_Core.v:235$1077_Y $flatten\core.$logic_and$../../source/Hart_Core.v:237$1087_Y $flatten\core.$logic_and$../../source/Hart_Core.v:262$1111_Y $flatten\core.$logic_and$../../source/Hart_Core.v:267$1117_Y \i_reset_sync }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core.$shr$../../source/Hart_Core.v:191$998 ($shr):
    Found 6 activation_patterns using ctrl signal { \mem_access_controller.i_slave_core0_write_stb \core.i_master_hcc_processor_ack \core.r_inst_data [30] $flatten\core.$eq$../../source/Hart_Core.v:165$919_Y $flatten\core.$eq$../../source/Hart_Core.v:165$920_Y $flatten\core.$eq$../../source/Hart_Core.v:170$944_Y $flatten\core.$eq$../../source/Hart_Core.v:182$975_Y $flatten\core.$eq$../../source/Hart_Core.v:183$977_Y $flatten\core.$eq$../../source/Hart_Core.v:185$981_Y $flatten\core.$eq$../../source/Hart_Core.v:186$984_Y $flatten\core.$eq$../../source/Hart_Core.v:193$1007_Y $flatten\core.$logic_and$../../source/Hart_Core.v:234$1075_Y $flatten\core.$eq$../../source/Hart_Core.v:235$1076_Y $flatten\core.$eq$../../source/Hart_Core.v:235$1077_Y $flatten\core.$logic_and$../../source/Hart_Core.v:237$1087_Y $flatten\core.$logic_and$../../source/Hart_Core.v:262$1111_Y $flatten\core.$logic_and$../../source/Hart_Core.v:267$1117_Y \i_reset_sync }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core.$shl$../../source/Hart_Core.v:189$995 ($shl):
    Found 6 activation_patterns using ctrl signal { \mem_access_controller.i_slave_core0_write_stb \core.i_master_hcc_processor_ack $flatten\core.$eq$../../source/Hart_Core.v:165$919_Y $flatten\core.$eq$../../source/Hart_Core.v:165$920_Y $flatten\core.$eq$../../source/Hart_Core.v:170$944_Y $flatten\core.$eq$../../source/Hart_Core.v:182$975_Y $flatten\core.$eq$../../source/Hart_Core.v:183$977_Y $flatten\core.$eq$../../source/Hart_Core.v:185$981_Y $flatten\core.$eq$../../source/Hart_Core.v:186$984_Y $flatten\core.$eq$../../source/Hart_Core.v:193$1007_Y $flatten\core.$logic_and$../../source/Hart_Core.v:234$1075_Y $flatten\core.$eq$../../source/Hart_Core.v:235$1076_Y $flatten\core.$eq$../../source/Hart_Core.v:235$1077_Y $flatten\core.$logic_and$../../source/Hart_Core.v:237$1087_Y $flatten\core.$logic_and$../../source/Hart_Core.v:262$1111_Y $flatten\core.$logic_and$../../source/Hart_Core.v:267$1117_Y \i_reset_sync }.
    No candidates found.

8.17. Executing TECHMAP pass (map to technology primitives).

8.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

8.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~270 debug messages>

8.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.20. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\mem_access_controller.\mem_space0.$memwr$\r_mem$../../source/Generic_BRAM.v:0$1259' in module `\ORC_R32IMAZicsr': merged $dff to cell.
Checking cell `$flatten\mem_access_controller.\mem_space1.$memwr$\r_mem$../../source/Generic_BRAM.v:0$1259' in module `\ORC_R32IMAZicsr': merged $dff to cell.
Checking cell `$flatten\mem_access_controller.\mem_space0.$memrd$\r_mem$../../source/Generic_BRAM.v:43$1258' in module `\ORC_R32IMAZicsr': merged data $dff to cell.
Checking cell `$flatten\mem_access_controller.\mem_space1.$memrd$\r_mem$../../source/Generic_BRAM.v:43$1258' in module `\ORC_R32IMAZicsr': merged data $dff to cell.

8.21. Executing WREDUCE pass (reducing word size of cells).

8.22. Executing TECHMAP pass (map to technology primitives).

8.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

8.22.3. Continuing TECHMAP pass.
Using template $paramod$ed51989dd246b5081db32bc35967010c070fadfe\_80_mul for cells of type $mul.
Using template $paramod$b33b12a47519b173fda59112fff4f7f2fae9da6c\_80_mul for cells of type $__mul.
Using template $paramod$abbbabf648fb46d05628b9bbafa276e376c3f65d\_80_mul for cells of type $__mul.
Using template $paramod$7e13b9c3f7f5a80be257768b79a32cde633876ad\_80_mul for cells of type $__mul.
Using template $paramod$02b420198a74ea28b293ad318cdb7fda6291a21e\_80_mul for cells of type $__mul.
Using template $paramod$6022826679ba3c58e52ccfe8c7055c62f8fc5a2c\_80_mul for cells of type $__mul.
Using template $paramod$60649d0b8c819ae741d71968442e4a4acc02a2b7\_80_mul for cells of type $__mul.
Using template $paramod\$__MUL16X16\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=32 for cells of type $__MUL16X16.
Using template $paramod\$__MUL16X16\A_SIGNED=0\B_SIGNED=1\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=32 for cells of type $__MUL16X16.
Using template $paramod\$__MUL16X16\A_SIGNED=1\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=32 for cells of type $__MUL16X16.
Using template $paramod\$__MUL16X16\A_SIGNED=1\B_SIGNED=1\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=32 for cells of type $__MUL16X16.
No more expansions possible.
<suppressed ~601 debug messages>

8.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~30 debug messages>

8.24. Executing WREDUCE pass (reducing word size of cells).
Removed top 16 bits (of 48) from port A of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167 ($add).
Removed top 32 bits (of 64) from port A of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add).
Removed top 48 bits (of 64) from port B of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add).
Removed top 31 bits (of 64) from port Y of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add).
Removed top 16 bits (of 48) from port A of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167 ($add).
Removed top 32 bits (of 64) from port A of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add).
Removed top 48 bits (of 64) from port B of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add).
Removed top 31 bits (of 64) from port Y of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add).
Removed top 16 bits (of 32) from port Y of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$2169 ($add).
Removed top 16 bits (of 32) from port A of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$2169 ($add).
Removed top 16 bits (of 32) from port B of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$2169 ($add).
Removed top 16 bits (of 48) from port A of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167 ($add).
Removed top 16 bits (of 48) from port Y of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167 ($add).
Removed top 16 bits (of 48) from port B of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167 ($add).
Removed top 32 bits (of 64) from port A of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add).
Removed top 48 bits (of 64) from port B of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add).
Removed top 31 bits (of 64) from port Y of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add).
Removed top 16 bits (of 48) from port A of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2174 ($add).
Removed cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$2176 ($add).
Removed top 32 bits (of 64) from port A of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2172 ($add).
Removed top 48 bits (of 64) from port B of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2172 ($add).
Removed top 31 bits (of 64) from port Y of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2172 ($add).
Removed top 16 bits (of 80) from port B of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.$add$/usr/local/bin/../share/yosys/mul2dsp.v:159$2158 ($add).
Removed top 31 bits (of 48) from port B of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2174 ($add).
Removed top 32 bits (of 48) from port Y of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2174 ($add).
Removed top 16 bits (of 32) from port A of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2174 ($add).
Removed top 1 bits (of 17) from port B of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2174 ($add).
Removed top 1 bits (of 33) from port Y of cell ORC_R32IMAZicsr.$techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2172 ($add).

8.25. Executing ICE40_DSP pass (map multipliers).
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.sliceB[1].mul for iCE40 DSP inference.
  adder $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add)
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.sliceB[0].mul for iCE40 DSP inference.
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.mul_sliceB_last for iCE40 DSP inference.
  adder $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$2169 ($add)
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.mul_sliceB_last for iCE40 DSP inference.
  adder $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$2169 ($add)
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.sliceB[1].mul for iCE40 DSP inference.
  adder $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2172 ($add)
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.sliceB[1].mul for iCE40 DSP inference.
  adder $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add)
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.sliceB[0].mul for iCE40 DSP inference.
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.mul_sliceB_last for iCE40 DSP inference.
  adder $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$2169 ($add)
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.sliceB[2].mul for iCE40 DSP inference.
  adder $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2174 ($add)
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.sliceB[2].mul for iCE40 DSP inference.
  adder/accumulator ($flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.partial_sum[2] [79:32]) is too large (48 > 33).
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.sliceB[2].mul for iCE40 DSP inference.
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.sliceB[0].mul for iCE40 DSP inference.
  clock: \i_clk (posedge) ffO:$flatten\mul_div_processor.\mul.$procdff$1868
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.sliceB[2].mul for iCE40 DSP inference.
  adder/accumulator ($flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.partial_sum[2] [79:32]) is too large (48 > 33).
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.sliceB[2].mul for iCE40 DSP inference.
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA.last.sliceB[0].mul for iCE40 DSP inference.
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.sliceB[1].mul for iCE40 DSP inference.
  adder $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2165 ($add)
Checking ORC_R32IMAZicsr.$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.sliceB[2].mul for iCE40 DSP inference.
  adder $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[2].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167 ($add)
<suppressed ~170 debug messages>

8.26. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ORC_R32IMAZicsr:
  creating $macc model for $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167 ($add).
  creating $macc model for $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167 ($add).
  creating $macc model for $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.$add$/usr/local/bin/../share/yosys/mul2dsp.v:173$2162 ($add).
  creating $macc model for $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.$add$/usr/local/bin/../share/yosys/mul2dsp.v:159$2160 ($add).
  creating $macc model for $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.$add$/usr/local/bin/../share/yosys/mul2dsp.v:159$2158 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:163$918 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:188$992 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:252$1103 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:258$1105 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:262$1112 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:318$1131 ($add).
  creating $macc model for $flatten\core.$sub$../../source/Hart_Core.v:187$991 ($sub).
  creating $macc model for $flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:119$886 ($add).
  creating $macc model for $flatten\mul_div_processor.\div.$add$../../source/Goldschmidt_Convergence_Division.v:125$1206 ($add).
  creating $macc model for $flatten\mul_div_processor.\div.$add$../../source/Goldschmidt_Convergence_Division.v:132$1214 ($add).
  creating $alu model for $macc $flatten\mul_div_processor.\div.$add$../../source/Goldschmidt_Convergence_Division.v:132$1214.
  creating $alu model for $macc $flatten\mul_div_processor.\div.$add$../../source/Goldschmidt_Convergence_Division.v:125$1206.
  creating $alu model for $macc $flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:119$886.
  creating $alu model for $macc $flatten\core.$sub$../../source/Hart_Core.v:187$991.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:318$1131.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:262$1112.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:258$1105.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:252$1103.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:188$992.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:163$918.
  creating $alu model for $macc $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.$add$/usr/local/bin/../share/yosys/mul2dsp.v:159$2158.
  creating $alu model for $macc $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.$add$/usr/local/bin/../share/yosys/mul2dsp.v:159$2160.
  creating $alu model for $macc $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.$add$/usr/local/bin/../share/yosys/mul2dsp.v:173$2162.
  creating $alu model for $macc $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167.
  creating $alu model for $macc $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167.
  creating $alu model for $flatten\core.$lt$../../source/Hart_Core.v:185$982 ($lt): merged with $flatten\core.$sub$../../source/Hart_Core.v:187$991.
  creating $alu model for $flatten\core.$lt$../../source/Hart_Core.v:186$985 ($lt): new $alu
  creating $alu model for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:156$1231 ($lt): new $alu
  creating $alu model for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:160$1232 ($lt): new $alu
  creating $alu model for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:164$1233 ($lt): new $alu
  creating $alu model for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:168$1234 ($lt): new $alu
  creating $alu model for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:172$1235 ($lt): new $alu
  creating $alu model for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:176$1236 ($lt): new $alu
  creating $alu model for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:180$1237 ($lt): new $alu
  creating $alu model for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:184$1238 ($lt): new $alu
  creating $alu cell for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:184$1238: $auto$alumacc.cc:485:replace_alu$2263
  creating $alu cell for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:180$1237: $auto$alumacc.cc:485:replace_alu$2274
  creating $alu cell for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:176$1236: $auto$alumacc.cc:485:replace_alu$2285
  creating $alu cell for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:172$1235: $auto$alumacc.cc:485:replace_alu$2296
  creating $alu cell for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:168$1234: $auto$alumacc.cc:485:replace_alu$2307
  creating $alu cell for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:164$1233: $auto$alumacc.cc:485:replace_alu$2318
  creating $alu cell for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:160$1232: $auto$alumacc.cc:485:replace_alu$2329
  creating $alu cell for $flatten\mul_div_processor.\div.$lt$../../source/Goldschmidt_Convergence_Division.v:156$1231: $auto$alumacc.cc:485:replace_alu$2340
  creating $alu cell for $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[1].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167: $auto$alumacc.cc:485:replace_alu$2351
  creating $alu cell for $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:216$2167: $auto$alumacc.cc:485:replace_alu$2354
  creating $alu cell for $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.$add$/usr/local/bin/../share/yosys/mul2dsp.v:173$2162: $auto$alumacc.cc:485:replace_alu$2357
  creating $alu cell for $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.$add$/usr/local/bin/../share/yosys/mul2dsp.v:159$2160: $auto$alumacc.cc:485:replace_alu$2360
  creating $alu cell for $techmap$flatten\mul_div_processor.\mul.$mul$../../source/Integer_Multiplier.v:70$1250.$add$/usr/local/bin/../share/yosys/mul2dsp.v:159$2158: $auto$alumacc.cc:485:replace_alu$2363
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:163$918: $auto$alumacc.cc:485:replace_alu$2366
  creating $alu cell for $flatten\core.$lt$../../source/Hart_Core.v:186$985: $auto$alumacc.cc:485:replace_alu$2369
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:188$992: $auto$alumacc.cc:485:replace_alu$2376
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:252$1103: $auto$alumacc.cc:485:replace_alu$2379
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:258$1105: $auto$alumacc.cc:485:replace_alu$2382
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:262$1112: $auto$alumacc.cc:485:replace_alu$2385
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:318$1131: $auto$alumacc.cc:485:replace_alu$2388
  creating $alu cell for $flatten\core.$sub$../../source/Hart_Core.v:187$991, $flatten\core.$lt$../../source/Hart_Core.v:185$982: $auto$alumacc.cc:485:replace_alu$2391
  creating $alu cell for $flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:119$886: $auto$alumacc.cc:485:replace_alu$2396
  creating $alu cell for $flatten\mul_div_processor.\div.$add$../../source/Goldschmidt_Convergence_Division.v:125$1206: $auto$alumacc.cc:485:replace_alu$2399
  creating $alu cell for $flatten\mul_div_processor.\div.$add$../../source/Goldschmidt_Convergence_Division.v:132$1214: $auto$alumacc.cc:485:replace_alu$2402
  created 24 $alu and 0 $macc cells.

8.27. Executing OPT pass (performing simple optimizations).

8.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~9 debug messages>

8.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32IMAZicsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

8.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32IMAZicsr.
    New ctrl vector for $pmux cell $flatten\mul_div_processor.\div.$procmux$1662: { \mul_div_processor.div.r_divider_state [0] $auto$opt_reduce.cc:134:opt_mux$1880 $auto$opt_reduce.cc:134:opt_mux$2406 }
    New ctrl vector for $pmux cell $flatten\mul_div_processor.\div.$procmux$1691: { \mul_div_processor.div.r_divider_state [3] \mul_div_processor.div.r_divider_state [5] \mul_div_processor.div.r_divider_state [1] $auto$opt_reduce.cc:134:opt_mux$1882 }
    New ctrl vector for $pmux cell $flatten\mul_div_processor.\div.$procmux$1711: { \mul_div_processor.div.r_divider_state [3:2] \mul_div_processor.div.r_divider_state [5] \mul_div_processor.div.r_divider_state [1] \mul_div_processor.div.r_divider_state [4] }
  Optimizing cells in module \ORC_R32IMAZicsr.
Performed a total of 3 changes.

8.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.27.6. Executing OPT_DFF pass (perform DFF optimizations).

8.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 15 unused cells and 226 unused wires.
<suppressed ~16 debug messages>

8.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.27.9. Rerunning OPT passes. (Maybe there is more to do..)

8.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32IMAZicsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

8.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32IMAZicsr.
Performed a total of 0 changes.

8.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.27.13. Executing OPT_DFF pass (perform DFF optimizations).

8.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.27.16. Finished OPT passes. (There is nothing left to do.)

8.28. Executing MEMORY pass.

8.28.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.28.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.28.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.28.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.28.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.28.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.30. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing ORC_R32IMAZicsr.mem_access_controller.mem_space0.r_mem:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \i_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \i_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \i_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \i_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \i_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \i_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=3, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=6, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=2, acells=1
    Selected rule 1.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \i_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \i_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: mem_access_controller.mem_space0.r_mem.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: mem_access_controller.mem_space0.r_mem.1.0.0
Processing ORC_R32IMAZicsr.mem_access_controller.mem_space1.r_mem:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \i_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \i_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \i_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \i_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \i_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \i_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=3, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=6, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=2, acells=1
    Selected rule 1.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \i_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \i_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: mem_access_controller.mem_space1.r_mem.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: mem_access_controller.mem_space1.r_mem.1.0.0

8.31. Executing TECHMAP pass (map to technology primitives).

8.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

8.31.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~75 debug messages>

8.32. Executing ICE40_BRAMINIT pass.

8.33. Executing OPT pass (performing simple optimizations).

8.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~220 debug messages>

8.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

8.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$2056 ($sdffe) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1586_Y [1], Q = \core.r_next_pc_fetch [1]).
Adding EN signal on $auto$opt_dff.cc:764:run$2056 ($sdffe) from module ORC_R32IMAZicsr (D = $flatten\core.$procmux$1586_Y [0], Q = \core.r_next_pc_fetch [0]).

8.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 0 unused cells and 148 unused wires.
<suppressed ~1 debug messages>

8.33.5. Rerunning OPT passes. (Removed registers in this run.)

8.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~4 debug messages>

8.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 1 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 2 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 3 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 4 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 5 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 6 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 7 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 8 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 9 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 10 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 11 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 12 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 13 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 14 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.
Setting constant 1-bit at position 15 on $flatten\mul_div_processor.\mul.$procdff$1868 ($dff) from module ORC_R32IMAZicsr.

8.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

8.33.10. Rerunning OPT passes. (Removed registers in this run.)

8.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$opt_dff.cc:764:run$2507 ($sdffe) from module ORC_R32IMAZicsr (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$2507 ($sdffe) from module ORC_R32IMAZicsr.

8.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.33.15. Rerunning OPT passes. (Removed registers in this run.)

8.33.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.33.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.33.18. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$2052 ($sdffe) from module ORC_R32IMAZicsr.

8.33.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.33.20. Rerunning OPT passes. (Removed registers in this run.)

8.33.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.33.22. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.33.23. Executing OPT_DFF pass (perform DFF optimizations).

8.33.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.33.25. Finished fast OPT passes.

8.34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.35. Executing OPT pass (performing simple optimizations).

8.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32IMAZicsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

8.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32IMAZicsr.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$2499: { \core.w_jal \core.r_program_counter_state [2] \i_inst_read_ack }
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1439:
      Old ports: A={ 20'00000000000000000000 $auto$wreduce.cc:454:run$2137 [11:0] }, B=0, Y=$flatten\core.$procmux$1439_Y
      New ports: A=$auto$wreduce.cc:454:run$2137 [11:0], B=12'000000000000, Y=$flatten\core.$procmux$1439_Y [11:0]
      New connections: $flatten\core.$procmux$1439_Y [31:12] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1586:
      Old ports: A={ $flatten\core.$add$../../source/Hart_Core.v:258$1105_Y [31:2] 2'xx }, B={ $flatten\core.$add$../../source/Hart_Core.v:318$1131_Y [31:1] 1'x }, Y=$flatten\core.$procmux$1586_Y
      New ports: A={ $flatten\core.$add$../../source/Hart_Core.v:258$1105_Y [31:2] 1'x }, B=$flatten\core.$add$../../source/Hart_Core.v:318$1131_Y [31:1], Y=$flatten\core.$procmux$1586_Y [31:1]
      New connections: $flatten\core.$procmux$1586_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:166$926:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [23:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:167$931:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [23:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:168$936:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [23:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:169$940:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [23:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:170$951:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [15:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:171$955:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [15:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:174$964:
      Old ports: A={ 16'0000000000000000 $auto$wreduce.cc:454:run$2138 [15:0] }, B={ 8'00000000 \mem_access_controller.mem_space1.r_rdata [7:0] 16'0000000000000000 }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:174$964_Y
      New ports: A={ 8'00000000 $auto$wreduce.cc:454:run$2138 [15:0] }, B={ \mem_access_controller.mem_space1.r_rdata [7:0] 16'0000000000000000 }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:174$964_Y [23:0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:174$964_Y [31:24] = 8'00000000
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:194$1010:
      Old ports: A=11'00000000000, B=11'11111111111, Y=\core.w_j_simm [31:21]
      New ports: A=1'0, B=1'1, Y=\core.w_j_simm [21]
      New connections: \core.w_j_simm [31:22] = { \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:439$1149:
      Old ports: A=20'00000000000000000000, B=20'11111111111111111111, Y=$flatten\core.$procmux$1457_Y [31:12]
      New ports: A=1'0, B=1'1, Y=$flatten\core.$procmux$1457_Y [12]
      New connections: $flatten\core.$procmux$1457_Y [31:13] = { $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:502$1161:
      Old ports: A=19'0000000000000000000, B=19'1111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [18:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:623$1191:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$2141 [1:0] }, B=4'0100, Y=$flatten\core.$ternary$../../source/Hart_Core.v:623$1191_Y
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$2141 [1:0] }, B=3'100, Y=$flatten\core.$ternary$../../source/Hart_Core.v:623$1191_Y [2:0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:623$1191_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:627$1197:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\core.$ternary$../../source/Hart_Core.v:627$1197_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\core.$ternary$../../source/Hart_Core.v:627$1197_Y [2] $flatten\core.$ternary$../../source/Hart_Core.v:627$1197_Y [0] }
      New connections: { $flatten\core.$ternary$../../source/Hart_Core.v:627$1197_Y [3] $flatten\core.$ternary$../../source/Hart_Core.v:627$1197_Y [1] } = { $flatten\core.$ternary$../../source/Hart_Core.v:627$1197_Y [2] $flatten\core.$ternary$../../source/Hart_Core.v:627$1197_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1791:
      Old ports: A=6'101011, B=6'000100, Y=$auto$wreduce.cc:454:run$2144 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$2144 [2] $auto$wreduce.cc:454:run$2144 [0] }
      New connections: { $auto$wreduce.cc:454:run$2144 [5:3] $auto$wreduce.cc:454:run$2144 [1] } = { $auto$wreduce.cc:454:run$2144 [0] 1'0 $auto$wreduce.cc:454:run$2144 [0] $auto$wreduce.cc:454:run$2144 [0] }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1794:
      Old ports: A=9'110101101, B={ 3'000 $auto$wreduce.cc:454:run$2144 [5:0] }, Y=$auto$wreduce.cc:454:run$2145 [8:0]
      New ports: A=7'1101101, B={ 1'0 $auto$wreduce.cc:454:run$2144 [5:0] }, Y={ $auto$wreduce.cc:454:run$2145 [7] $auto$wreduce.cc:454:run$2145 [5:0] }
      New connections: { $auto$wreduce.cc:454:run$2145 [8] $auto$wreduce.cc:454:run$2145 [6] } = { $auto$wreduce.cc:454:run$2145 [7] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1797:
      Old ports: A=13'1000011000111, B={ 4'0000 $auto$wreduce.cc:454:run$2145 [8:0] }, Y=$auto$wreduce.cc:454:run$2146 [12:0]
      New ports: A=10'1011000111, B={ 1'0 $auto$wreduce.cc:454:run$2145 [8:0] }, Y={ $auto$wreduce.cc:454:run$2146 [12] $auto$wreduce.cc:454:run$2146 [8:0] }
      New connections: $auto$wreduce.cc:454:run$2146 [11:9] = 3'000
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1800:
      Old ports: A=16'1010011111000110, B={ 3'000 $auto$wreduce.cc:454:run$2146 [12:0] }, Y=$auto$wreduce.cc:454:run$2147 [15:0]
      New ports: A=14'10011111000110, B={ 1'0 $auto$wreduce.cc:454:run$2146 [12:0] }, Y=$auto$wreduce.cc:454:run$2147 [13:0]
      New connections: $auto$wreduce.cc:454:run$2147 [15:14] = { $auto$wreduce.cc:454:run$2147 [13] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1803:
      Old ports: A=19'1101000110110111001, B={ 3'000 $auto$wreduce.cc:454:run$2147 [15:0] }, Y=$auto$wreduce.cc:454:run$2148 [18:0]
      New ports: A=17'11000110110111001, B={ 1'0 $auto$wreduce.cc:454:run$2147 [15:0] }, Y={ $auto$wreduce.cc:454:run$2148 [17] $auto$wreduce.cc:454:run$2148 [15:0] }
      New connections: { $auto$wreduce.cc:454:run$2148 [18] $auto$wreduce.cc:454:run$2148 [16] } = { $auto$wreduce.cc:454:run$2148 [17] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1806:
      Old ports: A=23'10000011000100100110111, B={ 4'0000 $auto$wreduce.cc:454:run$2148 [18:0] }, Y=$auto$wreduce.cc:454:run$2149 [22:0]
      New ports: A=20'10011000100100110111, B={ 1'0 $auto$wreduce.cc:454:run$2148 [18:0] }, Y={ $auto$wreduce.cc:454:run$2149 [22] $auto$wreduce.cc:454:run$2149 [18:0] }
      New connections: $auto$wreduce.cc:454:run$2149 [21:19] = 3'000
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1809:
      Old ports: A=26'10100011110101110000101001, B={ 3'000 $auto$wreduce.cc:454:run$2149 [22:0] }, Y=$auto$wreduce.cc:454:run$2150 [25:0]
      New ports: A=24'100011110101110000101001, B={ 1'0 $auto$wreduce.cc:454:run$2149 [22:0] }, Y=$auto$wreduce.cc:454:run$2150 [23:0]
      New connections: $auto$wreduce.cc:454:run$2150 [25:24] = { $auto$wreduce.cc:454:run$2150 [23] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1812:
      Old ports: A=29'11001100110011001100110011010, B={ 3'000 $auto$wreduce.cc:454:run$2150 [25:0] }, Y=$auto$wreduce.cc:454:run$2151 [28:0]
      New ports: A=27'101100110011001100110011010, B={ 1'0 $auto$wreduce.cc:454:run$2150 [25:0] }, Y={ $auto$wreduce.cc:454:run$2151 [27] $auto$wreduce.cc:454:run$2151 [25:0] }
      New connections: { $auto$wreduce.cc:454:run$2151 [28] $auto$wreduce.cc:454:run$2151 [26] } = { $auto$wreduce.cc:454:run$2151 [27] 1'0 }
  Optimizing cells in module \ORC_R32IMAZicsr.
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1442:
      Old ports: A=$flatten\core.$procmux$1439_Y, B=0, Y=$flatten\core.$procmux$1442_Y
      New ports: A=$flatten\core.$procmux$1439_Y [11:0], B=12'000000000000, Y=$flatten\core.$procmux$1442_Y [11:0]
      New connections: $flatten\core.$procmux$1442_Y [31:12] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1460:
      Old ports: A={ $flatten\core.$procmux$1457_Y [31:12] \i_inst_read_data [31:20] }, B=0, Y=$flatten\core.$procmux$1460_Y
      New ports: A={ $flatten\core.$procmux$1457_Y [12] \i_inst_read_data [31:20] }, B=13'0000000000000, Y=$flatten\core.$procmux$1460_Y [12:0]
      New connections: $flatten\core.$procmux$1460_Y [31:13] = { $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] $flatten\core.$procmux$1460_Y [12] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:168$941:
      Old ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y \i_master_read_data [7:0] }, B={ $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y \i_master_read_data [15:8] }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y
      New ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:169$940_Y [0] \i_master_read_data [7:0] }, B={ $flatten\core.$ternary$../../source/Hart_Core.v:168$936_Y [0] \i_master_read_data [15:8] }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8:0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [31:9] = { $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:170$956:
      Old ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y \i_master_read_data [15:0] }, B={ $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y \i_master_read_data [31:16] }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y
      New ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:171$955_Y [0] \i_master_read_data [15:0] }, B={ $flatten\core.$ternary$../../source/Hart_Core.v:170$951_Y [0] \i_master_read_data [31:16] }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16:0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [31:17] = { $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] $flatten\core.$ternary$../../source/Hart_Core.v:170$956_Y [16] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:626$1198:
      Old ports: A=4'1111, B=$flatten\core.$ternary$../../source/Hart_Core.v:627$1197_Y, Y=$flatten\core.$ternary$../../source/Hart_Core.v:626$1198_Y
      New ports: A=2'11, B={ $flatten\core.$ternary$../../source/Hart_Core.v:627$1197_Y [2] $flatten\core.$ternary$../../source/Hart_Core.v:627$1197_Y [0] }, Y={ $flatten\core.$ternary$../../source/Hart_Core.v:626$1198_Y [2] $flatten\core.$ternary$../../source/Hart_Core.v:626$1198_Y [0] }
      New connections: { $flatten\core.$ternary$../../source/Hart_Core.v:626$1198_Y [3] $flatten\core.$ternary$../../source/Hart_Core.v:626$1198_Y [1] } = { $flatten\core.$ternary$../../source/Hart_Core.v:626$1198_Y [2] $flatten\core.$ternary$../../source/Hart_Core.v:626$1198_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1794:
      Old ports: A=7'1101101, B={ 1'0 $auto$wreduce.cc:454:run$2144 [5:0] }, Y={ $auto$wreduce.cc:454:run$2145 [7] $auto$wreduce.cc:454:run$2145 [5:0] }
      New ports: A=4'1101, B={ 1'0 $auto$wreduce.cc:454:run$2144 [2] $auto$wreduce.cc:454:run$2144 [0] $auto$wreduce.cc:454:run$2144 [0] }, Y={ $auto$wreduce.cc:454:run$2145 [7] $auto$wreduce.cc:454:run$2145 [2:0] }
      New connections: $auto$wreduce.cc:454:run$2145 [5:3] = { $auto$wreduce.cc:454:run$2145 [0] 1'0 $auto$wreduce.cc:454:run$2145 [0] }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1797:
      Old ports: A=10'1011000111, B={ 1'0 $auto$wreduce.cc:454:run$2145 [8:0] }, Y={ $auto$wreduce.cc:454:run$2146 [12] $auto$wreduce.cc:454:run$2146 [8:0] }
      New ports: A=9'011000111, B={ $auto$wreduce.cc:454:run$2145 [7] $auto$wreduce.cc:454:run$2145 [7] 1'0 $auto$wreduce.cc:454:run$2145 [5:0] }, Y=$auto$wreduce.cc:454:run$2146 [8:0]
      New connections: $auto$wreduce.cc:454:run$2146 [12] = $auto$wreduce.cc:454:run$2146 [6]
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1800:
      Old ports: A=14'10011111000110, B={ 1'0 $auto$wreduce.cc:454:run$2146 [12:0] }, Y=$auto$wreduce.cc:454:run$2147 [13:0]
      New ports: A=11'01111000110, B={ $auto$wreduce.cc:454:run$2146 [12] 1'0 $auto$wreduce.cc:454:run$2146 [8:0] }, Y={ $auto$wreduce.cc:454:run$2147 [12] $auto$wreduce.cc:454:run$2147 [9:0] }
      New connections: { $auto$wreduce.cc:454:run$2147 [13] $auto$wreduce.cc:454:run$2147 [11:10] } = { $auto$wreduce.cc:454:run$2147 [9] 1'0 $auto$wreduce.cc:454:run$2147 [9] }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1803:
      Old ports: A=17'11000110110111001, B={ 1'0 $auto$wreduce.cc:454:run$2147 [15:0] }, Y={ $auto$wreduce.cc:454:run$2148 [17] $auto$wreduce.cc:454:run$2148 [15:0] }
      New ports: A=16'1100110110111001, B={ 1'0 $auto$wreduce.cc:454:run$2147 [13] $auto$wreduce.cc:454:run$2147 [13:0] }, Y={ $auto$wreduce.cc:454:run$2148 [17] $auto$wreduce.cc:454:run$2148 [15] $auto$wreduce.cc:454:run$2148 [13:0] }
      New connections: $auto$wreduce.cc:454:run$2148 [14] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1806:
      Old ports: A=20'10011000100100110111, B={ 1'0 $auto$wreduce.cc:454:run$2148 [18:0] }, Y={ $auto$wreduce.cc:454:run$2149 [22] $auto$wreduce.cc:454:run$2149 [18:0] }
      New ports: A=18'011000100100110111, B={ $auto$wreduce.cc:454:run$2148 [17] 1'0 $auto$wreduce.cc:454:run$2148 [15:0] }, Y=$auto$wreduce.cc:454:run$2149 [17:0]
      New connections: { $auto$wreduce.cc:454:run$2149 [22] $auto$wreduce.cc:454:run$2149 [18] } = { $auto$wreduce.cc:454:run$2149 [16] $auto$wreduce.cc:454:run$2149 [17] }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1809:
      Old ports: A=24'100011110101110000101001, B={ 1'0 $auto$wreduce.cc:454:run$2149 [22:0] }, Y=$auto$wreduce.cc:454:run$2150 [23:0]
      New ports: A=21'011110101110000101001, B={ $auto$wreduce.cc:454:run$2149 [22] 1'0 $auto$wreduce.cc:454:run$2149 [18:0] }, Y={ $auto$wreduce.cc:454:run$2150 [22] $auto$wreduce.cc:454:run$2150 [19:0] }
      New connections: { $auto$wreduce.cc:454:run$2150 [23] $auto$wreduce.cc:454:run$2150 [21:20] } = { $auto$wreduce.cc:454:run$2150 [19] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1812:
      Old ports: A=27'101100110011001100110011010, B={ 1'0 $auto$wreduce.cc:454:run$2150 [25:0] }, Y={ $auto$wreduce.cc:454:run$2151 [27] $auto$wreduce.cc:454:run$2151 [25:0] }
      New ports: A=26'01100110011001100110011010, B={ $auto$wreduce.cc:454:run$2150 [23] 1'0 $auto$wreduce.cc:454:run$2150 [23:0] }, Y=$auto$wreduce.cc:454:run$2151 [25:0]
      New connections: $auto$wreduce.cc:454:run$2151 [27] = $auto$wreduce.cc:454:run$2151 [24]
  Optimizing cells in module \ORC_R32IMAZicsr.
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1445:
      Old ports: A=$flatten\core.$procmux$1442_Y, B=0, Y=$flatten\core.$procmux$1445_Y
      New ports: A=$flatten\core.$procmux$1442_Y [11:0], B=12'000000000000, Y=$flatten\core.$procmux$1445_Y [11:0]
      New connections: $flatten\core.$procmux$1445_Y [31:12] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1463:
      Old ports: A=$flatten\core.$procmux$1460_Y, B={ $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] \i_inst_read_data [31:20] }, Y=$flatten\core.$procmux$1463_Y
      New ports: A=$flatten\core.$procmux$1460_Y [12:0], B={ $flatten\core.$procmux$1457_Y [12] \i_inst_read_data [31:20] }, Y=$flatten\core.$procmux$1463_Y [12:0]
      New connections: $flatten\core.$procmux$1463_Y [31:13] = { $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:167$942:
      Old ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y, B={ $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] \i_master_read_data [23:16] }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y
      New ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:168$941_Y [8:0], B={ $flatten\core.$ternary$../../source/Hart_Core.v:167$931_Y [0] \i_master_read_data [23:16] }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8:0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [31:9] = { $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8] }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1797:
      Old ports: A=9'011000111, B={ $auto$wreduce.cc:454:run$2145 [7] $auto$wreduce.cc:454:run$2145 [7] 1'0 $auto$wreduce.cc:454:run$2145 [5:0] }, Y=$auto$wreduce.cc:454:run$2146 [8:0]
      New ports: A=7'0110111, B={ $auto$wreduce.cc:454:run$2145 [7] $auto$wreduce.cc:454:run$2145 [7] 1'0 $auto$wreduce.cc:454:run$2145 [0] $auto$wreduce.cc:454:run$2145 [2:0] }, Y={ $auto$wreduce.cc:454:run$2146 [8:6] $auto$wreduce.cc:454:run$2146 [3:0] }
      New connections: $auto$wreduce.cc:454:run$2146 [5:4] = { $auto$wreduce.cc:454:run$2146 [3] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1803:
      Old ports: A=16'1100110110111001, B={ 1'0 $auto$wreduce.cc:454:run$2147 [13] $auto$wreduce.cc:454:run$2147 [13:0] }, Y={ $auto$wreduce.cc:454:run$2148 [17] $auto$wreduce.cc:454:run$2148 [15] $auto$wreduce.cc:454:run$2148 [13:0] }
      New ports: A=13'0110110111001, B={ $auto$wreduce.cc:454:run$2147 [12] 1'0 $auto$wreduce.cc:454:run$2147 [9] $auto$wreduce.cc:454:run$2147 [9:0] }, Y=$auto$wreduce.cc:454:run$2148 [12:0]
      New connections: { $auto$wreduce.cc:454:run$2148 [17] $auto$wreduce.cc:454:run$2148 [15] $auto$wreduce.cc:454:run$2148 [13] } = $auto$wreduce.cc:454:run$2148 [11:9]
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1806:
      Old ports: A=18'011000100100110111, B={ $auto$wreduce.cc:454:run$2148 [17] 1'0 $auto$wreduce.cc:454:run$2148 [15:0] }, Y=$auto$wreduce.cc:454:run$2149 [17:0]
      New ports: A=17'01100100100110111, B={ $auto$wreduce.cc:454:run$2148 [17] 1'0 $auto$wreduce.cc:454:run$2148 [15] $auto$wreduce.cc:454:run$2148 [13:0] }, Y={ $auto$wreduce.cc:454:run$2149 [17:15] $auto$wreduce.cc:454:run$2149 [13:0] }
      New connections: $auto$wreduce.cc:454:run$2149 [14] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1809:
      Old ports: A=21'011110101110000101001, B={ $auto$wreduce.cc:454:run$2149 [22] 1'0 $auto$wreduce.cc:454:run$2149 [18:0] }, Y={ $auto$wreduce.cc:454:run$2150 [22] $auto$wreduce.cc:454:run$2150 [19:0] }
      New ports: A=20'01110101110000101001, B={ $auto$wreduce.cc:454:run$2149 [16] 1'0 $auto$wreduce.cc:454:run$2149 [17:0] }, Y={ $auto$wreduce.cc:454:run$2150 [22] $auto$wreduce.cc:454:run$2150 [19] $auto$wreduce.cc:454:run$2150 [17:0] }
      New connections: $auto$wreduce.cc:454:run$2150 [18] = $auto$wreduce.cc:454:run$2150 [17]
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1812:
      Old ports: A=26'01100110011001100110011010, B={ $auto$wreduce.cc:454:run$2150 [23] 1'0 $auto$wreduce.cc:454:run$2150 [23:0] }, Y=$auto$wreduce.cc:454:run$2151 [25:0]
      New ports: A=23'00110011001100110011010, B={ $auto$wreduce.cc:454:run$2150 [19] $auto$wreduce.cc:454:run$2150 [22] 1'0 $auto$wreduce.cc:454:run$2150 [19:0] }, Y={ $auto$wreduce.cc:454:run$2151 [25] $auto$wreduce.cc:454:run$2151 [22] $auto$wreduce.cc:454:run$2151 [20:0] }
      New connections: { $auto$wreduce.cc:454:run$2151 [24:23] $auto$wreduce.cc:454:run$2151 [21] } = { $auto$wreduce.cc:454:run$2151 [20:19] 1'0 }
  Optimizing cells in module \ORC_R32IMAZicsr.
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1448:
      Old ports: A=$flatten\core.$procmux$1445_Y, B=0, Y=$flatten\core.$procmux$1448_Y
      New ports: A=$flatten\core.$procmux$1445_Y [11:0], B=12'000000000000, Y=$flatten\core.$procmux$1448_Y [11:0]
      New connections: $flatten\core.$procmux$1448_Y [31:12] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1466:
      Old ports: A=$flatten\core.$procmux$1463_Y, B={ $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] \i_inst_read_data [31] \i_inst_read_data [7] \i_inst_read_data [30:25] \i_inst_read_data [11:8] 1'0 }, Y=$flatten\core.$procmux$1466_Y
      New ports: A={ $flatten\core.$procmux$1463_Y [12] $flatten\core.$procmux$1463_Y [12:0] }, B={ $flatten\core.$ternary$../../source/Hart_Core.v:502$1161_Y [0] \i_inst_read_data [31] \i_inst_read_data [7] \i_inst_read_data [30:25] \i_inst_read_data [11:8] 1'0 }, Y=$flatten\core.$procmux$1466_Y [13:0]
      New connections: $flatten\core.$procmux$1466_Y [31:14] = { $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] $flatten\core.$procmux$1466_Y [13] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:166$943:
      Old ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y, B={ $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] \i_master_read_data [31:24] }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y
      New ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:167$942_Y [8:0], B={ $flatten\core.$ternary$../../source/Hart_Core.v:166$926_Y [0] \i_master_read_data [31:24] }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8:0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [31:9] = { $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] $flatten\core.$ternary$../../source/Hart_Core.v:166$943_Y [8] }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1800:
      Old ports: A=11'01111000110, B={ $auto$wreduce.cc:454:run$2146 [6] 1'0 $auto$wreduce.cc:454:run$2146 [8:0] }, Y={ $auto$wreduce.cc:454:run$2147 [12] $auto$wreduce.cc:454:run$2147 [9:0] }
      New ports: A=9'011110110, B={ $auto$wreduce.cc:454:run$2146 [6] 1'0 $auto$wreduce.cc:454:run$2146 [8:6] $auto$wreduce.cc:454:run$2146 [3:0] }, Y={ $auto$wreduce.cc:454:run$2147 [12] $auto$wreduce.cc:454:run$2147 [9:6] $auto$wreduce.cc:454:run$2147 [3:0] }
      New connections: $auto$wreduce.cc:454:run$2147 [5:4] = { $auto$wreduce.cc:454:run$2147 [3] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1806:
      Old ports: A=17'01100100100110111, B={ $auto$wreduce.cc:454:run$2148 [17] 1'0 $auto$wreduce.cc:454:run$2148 [15] $auto$wreduce.cc:454:run$2148 [13:0] }, Y={ $auto$wreduce.cc:454:run$2149 [17:15] $auto$wreduce.cc:454:run$2149 [13:0] }
      New ports: A=16'0110100100110111, B={ $auto$wreduce.cc:454:run$2148 [11] 1'0 $auto$wreduce.cc:454:run$2148 [10] $auto$wreduce.cc:454:run$2148 [12:0] }, Y={ $auto$wreduce.cc:454:run$2149 [17:15] $auto$wreduce.cc:454:run$2149 [12:0] }
      New connections: $auto$wreduce.cc:454:run$2149 [13] = $auto$wreduce.cc:454:run$2149 [9]
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1809:
      Old ports: A=20'01110101110000101001, B={ $auto$wreduce.cc:454:run$2149 [16] 1'0 $auto$wreduce.cc:454:run$2149 [17:0] }, Y={ $auto$wreduce.cc:454:run$2150 [22] $auto$wreduce.cc:454:run$2150 [19] $auto$wreduce.cc:454:run$2150 [17:0] }
      New ports: A=19'0110101110000101001, B={ $auto$wreduce.cc:454:run$2149 [16] $auto$wreduce.cc:454:run$2149 [17:15] 1'0 $auto$wreduce.cc:454:run$2149 [13:0] }, Y={ $auto$wreduce.cc:454:run$2150 [22] $auto$wreduce.cc:454:run$2150 [17:0] }
      New connections: $auto$wreduce.cc:454:run$2150 [19] = $auto$wreduce.cc:454:run$2150 [14]
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1812:
      Old ports: A=23'00110011001100110011010, B={ $auto$wreduce.cc:454:run$2150 [19] $auto$wreduce.cc:454:run$2150 [22] 1'0 $auto$wreduce.cc:454:run$2150 [19:0] }, Y={ $auto$wreduce.cc:454:run$2151 [25] $auto$wreduce.cc:454:run$2151 [22] $auto$wreduce.cc:454:run$2151 [20:0] }
      New ports: A=22'0011011001100110011010, B={ $auto$wreduce.cc:454:run$2150 [19] $auto$wreduce.cc:454:run$2150 [22] 1'0 $auto$wreduce.cc:454:run$2150 [19] $auto$wreduce.cc:454:run$2150 [17:0] }, Y={ $auto$wreduce.cc:454:run$2151 [25] $auto$wreduce.cc:454:run$2151 [22] $auto$wreduce.cc:454:run$2151 [20:19] $auto$wreduce.cc:454:run$2151 [17:0] }
      New connections: $auto$wreduce.cc:454:run$2151 [18] = $auto$wreduce.cc:454:run$2151 [17]
  Optimizing cells in module \ORC_R32IMAZicsr.
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1469:
      Old ports: A=$flatten\core.$procmux$1466_Y, B={ $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] \i_inst_read_data [31:20] }, Y=$flatten\core.$procmux$1469_Y
      New ports: A=$flatten\core.$procmux$1466_Y [13:0], B={ $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] \i_inst_read_data [31:20] }, Y=$flatten\core.$procmux$1469_Y [13:0]
      New connections: $flatten\core.$procmux$1469_Y [31:14] = { $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] $flatten\core.$procmux$1469_Y [13] }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1803:
      Old ports: A=13'0110110111001, B={ $auto$wreduce.cc:454:run$2147 [12] 1'0 $auto$wreduce.cc:454:run$2147 [9] $auto$wreduce.cc:454:run$2147 [9:0] }, Y=$auto$wreduce.cc:454:run$2148 [12:0]
      New ports: A=11'01011011001, B={ $auto$wreduce.cc:454:run$2147 [12] $auto$wreduce.cc:454:run$2147 [9] $auto$wreduce.cc:454:run$2147 [9:6] 1'0 $auto$wreduce.cc:454:run$2147 [3:0] }, Y={ $auto$wreduce.cc:454:run$2148 [12] $auto$wreduce.cc:454:run$2148 [10:6] $auto$wreduce.cc:454:run$2148 [4:0] }
      New connections: { $auto$wreduce.cc:454:run$2148 [11] $auto$wreduce.cc:454:run$2148 [5] } = $auto$wreduce.cc:454:run$2148 [4:3]
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1809:
      Old ports: A=19'0110101110000101001, B={ $auto$wreduce.cc:454:run$2149 [16] $auto$wreduce.cc:454:run$2149 [17:15] 1'0 $auto$wreduce.cc:454:run$2149 [13:0] }, Y={ $auto$wreduce.cc:454:run$2150 [22] $auto$wreduce.cc:454:run$2150 [17:0] }
      New ports: A=18'011011110000101001, B={ $auto$wreduce.cc:454:run$2149 [16] $auto$wreduce.cc:454:run$2149 [17:15] 1'0 $auto$wreduce.cc:454:run$2149 [12:0] }, Y={ $auto$wreduce.cc:454:run$2150 [22] $auto$wreduce.cc:454:run$2150 [17:14] $auto$wreduce.cc:454:run$2150 [12:0] }
      New connections: $auto$wreduce.cc:454:run$2150 [13] = $auto$wreduce.cc:454:run$2150 [9]
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1812:
      Old ports: A=22'0011011001100110011010, B={ $auto$wreduce.cc:454:run$2150 [19] $auto$wreduce.cc:454:run$2150 [22] 1'0 $auto$wreduce.cc:454:run$2150 [19] $auto$wreduce.cc:454:run$2150 [17:0] }, Y={ $auto$wreduce.cc:454:run$2151 [25] $auto$wreduce.cc:454:run$2151 [22] $auto$wreduce.cc:454:run$2151 [20:19] $auto$wreduce.cc:454:run$2151 [17:0] }
      New ports: A=21'011011001100110011010, B={ $auto$wreduce.cc:454:run$2150 [22] 1'0 $auto$wreduce.cc:454:run$2150 [14] $auto$wreduce.cc:454:run$2150 [17:0] }, Y={ $auto$wreduce.cc:454:run$2151 [22] $auto$wreduce.cc:454:run$2151 [20:19] $auto$wreduce.cc:454:run$2151 [17:0] }
      New connections: $auto$wreduce.cc:454:run$2151 [25] = $auto$wreduce.cc:454:run$2151 [14]
  Optimizing cells in module \ORC_R32IMAZicsr.
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1472:
      Old ports: A=$flatten\core.$procmux$1469_Y, B={ $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] \i_inst_read_data [31:25] \i_inst_read_data [11:7] }, Y=$flatten\core.$procmux$1472_Y
      New ports: A=$flatten\core.$procmux$1469_Y [13:0], B={ $flatten\core.$procmux$1457_Y [12] $flatten\core.$procmux$1457_Y [12] \i_inst_read_data [31:25] \i_inst_read_data [11:7] }, Y=$flatten\core.$procmux$1472_Y [13:0]
      New connections: $flatten\core.$procmux$1472_Y [31:14] = { $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] $flatten\core.$procmux$1472_Y [13] }
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1806:
      Old ports: A=16'0110100100110111, B={ $auto$wreduce.cc:454:run$2148 [11] 1'0 $auto$wreduce.cc:454:run$2148 [10] $auto$wreduce.cc:454:run$2148 [12:0] }, Y={ $auto$wreduce.cc:454:run$2149 [17:15] $auto$wreduce.cc:454:run$2149 [12:0] }
      New ports: A=15'011000100110111, B={ $auto$wreduce.cc:454:run$2148 [4] 1'0 $auto$wreduce.cc:454:run$2148 [10] $auto$wreduce.cc:454:run$2148 [12] $auto$wreduce.cc:454:run$2148 [10:6] $auto$wreduce.cc:454:run$2148 [3] $auto$wreduce.cc:454:run$2148 [4:0] }, Y={ $auto$wreduce.cc:454:run$2149 [17:15] $auto$wreduce.cc:454:run$2149 [12] $auto$wreduce.cc:454:run$2149 [10:0] }
      New connections: $auto$wreduce.cc:454:run$2149 [11] = $auto$wreduce.cc:454:run$2149 [4]
    Consolidated identical input bits for $mux cell $flatten\mul_div_processor.\div.$procmux$1812:
      Old ports: A=21'011011001100110011010, B={ $auto$wreduce.cc:454:run$2150 [22] 1'0 $auto$wreduce.cc:454:run$2150 [14] $auto$wreduce.cc:454:run$2150 [17:0] }, Y={ $auto$wreduce.cc:454:run$2151 [22] $auto$wreduce.cc:454:run$2151 [20:19] $auto$wreduce.cc:454:run$2151 [17:0] }
      New ports: A=20'01101101100110011010, B={ $auto$wreduce.cc:454:run$2150 [22] 1'0 $auto$wreduce.cc:454:run$2150 [14] $auto$wreduce.cc:454:run$2150 [17:14] $auto$wreduce.cc:454:run$2150 [12:0] }, Y={ $auto$wreduce.cc:454:run$2151 [22] $auto$wreduce.cc:454:run$2151 [20:19] $auto$wreduce.cc:454:run$2151 [17:14] $auto$wreduce.cc:454:run$2151 [12:0] }
      New connections: $auto$wreduce.cc:454:run$2151 [13] = $auto$wreduce.cc:454:run$2151 [9]
  Optimizing cells in module \ORC_R32IMAZicsr.
Performed a total of 57 changes.

8.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

8.35.6. Executing OPT_DFF pass (perform DFF optimizations).

8.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

8.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.35.9. Rerunning OPT passes. (Maybe there is more to do..)

8.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32IMAZicsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

8.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32IMAZicsr.
Performed a total of 0 changes.

8.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$2123 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$1992 ($sdffe) from module ORC_R32IMAZicsr.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$1992 ($sdffe) from module ORC_R32IMAZicsr.

8.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.35.16. Rerunning OPT passes. (Maybe there is more to do..)

8.35.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32IMAZicsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

8.35.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32IMAZicsr.
Performed a total of 0 changes.

8.35.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.35.20. Executing OPT_DFF pass (perform DFF optimizations).

8.35.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.35.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.35.23. Finished OPT passes. (There is nothing left to do.)

8.36. Executing ICE40_WRAPCARRY pass (wrap carries).

8.37. Executing TECHMAP pass (map to technology primitives).

8.37.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.37.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

8.37.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=64\B_WIDTH=80\Y_WIDTH=80 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=64\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=48\B_WIDTH=48\Y_WIDTH=48 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=31\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=20\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=28\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=11\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=18\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=21\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=25\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=64\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=64\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~2279 debug messages>

8.38. Executing OPT pass (performing simple optimizations).

8.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~2592 debug messages>

8.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
<suppressed ~2370 debug messages>
Removed a total of 790 cells.

8.38.3. Executing OPT_DFF pass (perform DFF optimizations).

8.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 747 unused cells and 1223 unused wires.
<suppressed ~748 debug messages>

8.38.5. Finished fast OPT passes.

8.39. Executing ABC pass (technology mapping using ABC).

8.39.1. Summary of detected clock domains:
  5204 cells in clk=\i_clk, en={ }

8.39.2. Extracting gate netlist of module `\ORC_R32IMAZicsr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk
Extracted 4027 gates and 4794 wires to a netlist network with 764 inputs and 694 outputs.

8.39.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 91 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.39.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      771
ABC RESULTS:            ANDNOT cells:      211
ABC RESULTS:               BUF cells:      116
ABC RESULTS:               DFF cells:       88
ABC RESULTS:               MUX cells:      641
ABC RESULTS:              NAND cells:     1392
ABC RESULTS:               NOR cells:       91
ABC RESULTS:               NOT cells:      128
ABC RESULTS:                OR cells:      287
ABC RESULTS:             ORNOT cells:      173
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       33
ABC RESULTS:        internal signals:     3336
ABC RESULTS:           input signals:      764
ABC RESULTS:          output signals:      694
Removing temp directory.

8.40. Executing ICE40_OPT pass (performing simple optimizations).

8.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2382.slice[0].carry: CO=\core.r_next_pc_fetch [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2385.slice[0].carry: CO=\core.r_next_pc_decode [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2329.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2263.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2340.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2263.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2285.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2263.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2318.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2263.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2296.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2263.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2402.slice[0].carry: CO=\mul_div_processor.mul.r_product [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2274.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2263.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2307.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2263.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2263.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2263.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$opt_expr.cc:1795:replace_const_cells$2424.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2396.slice[0].carry: CO=\mem_access_controller.reset_index [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$opt_expr.cc:1795:replace_const_cells$2456.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2399.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2399.B [0]

8.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~522 debug messages>

8.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

8.40.4. Executing OPT_DFF pass (perform DFF optimizations).

8.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 3 unused cells and 1901 unused wires.
<suppressed ~4 debug messages>

8.40.6. Rerunning OPT passes. (Removed registers in this run.)

8.40.7. Running ICE40 specific optimizations.

8.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.40.10. Executing OPT_DFF pass (perform DFF optimizations).

8.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.40.12. Finished OPT passes. (There is nothing left to do.)

8.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.42. Executing TECHMAP pass (map to technology primitives).

8.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

8.42.2. Continuing TECHMAP pass.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~447 debug messages>

8.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2382.slice[0].carry ($lut).
Mapping ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2385.slice[0].carry ($lut).
Mapping ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2396.slice[0].carry ($lut).
Mapping ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2399.slice[0].carry ($lut).
Mapping ORC_R32IMAZicsr.$auto$alumacc.cc:485:replace_alu$2402.slice[0].carry ($lut).
Mapping ORC_R32IMAZicsr.$auto$opt_expr.cc:1795:replace_const_cells$2424.slice[32].carry ($lut).
Mapping ORC_R32IMAZicsr.$auto$opt_expr.cc:1795:replace_const_cells$2456.slice[32].carry ($lut).

8.45. Executing ICE40_OPT pass (performing simple optimizations).

8.45.1. Running ICE40 specific optimizations.

8.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~102 debug messages>

8.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
<suppressed ~1149 debug messages>
Removed a total of 383 cells.

8.45.4. Executing OPT_DFF pass (perform DFF optimizations).

8.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 0 unused cells and 2770 unused wires.
<suppressed ~1 debug messages>

8.45.6. Rerunning OPT passes. (Removed registers in this run.)

8.45.7. Running ICE40 specific optimizations.

8.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.45.10. Executing OPT_DFF pass (perform DFF optimizations).

8.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.45.12. Finished OPT passes. (There is nothing left to do.)

8.46. Executing ABC pass (technology mapping using ABC).

8.46.1. Extracting gate netlist of module `\ORC_R32IMAZicsr' to `<abc-temp-dir>/input.blif'..
Extracted 3748 gates and 4517 wires to a netlist network with 769 inputs and 670 outputs.

8.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.46.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      796
ABC RESULTS:            ANDNOT cells:      188
ABC RESULTS:               MUX cells:      628
ABC RESULTS:              NAND cells:     1335
ABC RESULTS:               NOR cells:       99
ABC RESULTS:               NOT cells:      123
ABC RESULTS:                OR cells:      287
ABC RESULTS:             ORNOT cells:      163
ABC RESULTS:              XNOR cells:       34
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:     3078
ABC RESULTS:           input signals:      769
ABC RESULTS:          output signals:      670
Removing temp directory.

8.47. Executing ICE40_OPT pass (performing simple optimizations).

8.47.1. Running ICE40 specific optimizations.

8.47.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.
<suppressed ~84 debug messages>

8.47.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.47.4. Executing OPT_DFF pass (perform DFF optimizations).

8.47.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..
Removed 0 unused cells and 4512 unused wires.
<suppressed ~1 debug messages>

8.47.6. Rerunning OPT passes. (Removed registers in this run.)

8.47.7. Running ICE40 specific optimizations.

8.47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32IMAZicsr.

8.47.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32IMAZicsr'.
Removed a total of 0 cells.

8.47.10. Executing OPT_DFF pass (perform DFF optimizations).

8.47.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32IMAZicsr..

8.47.12. Finished OPT passes. (There is nothing left to do.)

8.48. Executing TECHMAP pass (map to technology primitives).

8.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

8.48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.49. Executing ABC pass (technology mapping using ABC).

8.49.1. Extracting gate netlist of module `\ORC_R32IMAZicsr' to `<abc-temp-dir>/input.blif'..
Extracted 3654 gates and 4423 wires to a netlist network with 769 inputs and 670 outputs.

8.49.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1552.
ABC: Participating nodes from both networks       =    3216.
ABC: Participating nodes from the first network   =    1584. (  83.81 % of nodes)
ABC: Participating nodes from the second network  =    1632. (  86.35 % of nodes)
ABC: Node pairs (any polarity)                    =    1584. (  83.81 % of names can be moved)
ABC: Node pairs (same polarity)                   =     992. (  52.49 % of names can be moved)
ABC: Total runtime =     0.07 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

8.49.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1889
ABC RESULTS:        internal signals:     2984
ABC RESULTS:           input signals:      769
ABC RESULTS:          output signals:      670
Removing temp directory.

8.50. Executing ICE40_WRAPCARRY pass (wrap carries).

8.51. Executing TECHMAP pass (map to technology primitives).

8.51.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

8.51.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 291 unused cells and 4443 unused wires.

8.52. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2416
  1-LUT               68
  2-LUT              323
  3-LUT             1190
  4-LUT              835

Eliminating LUTs.
Number of LUTs:     2416
  1-LUT               68
  2-LUT              323
  3-LUT             1190
  4-LUT              835

Combining LUTs.
Number of LUTs:     2347
  1-LUT               67
  2-LUT              258
  3-LUT             1164
  4-LUT              858

Eliminated 0 LUTs.
Combined 69 LUTs.
<suppressed ~13630 debug messages>

8.53. Executing TECHMAP pass (map to technology primitives).

8.53.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

8.53.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000110110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110011001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000100010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010010110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011010010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000011101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001100100111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001001100111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100000101000 for cells of type $lut.
No more expansions possible.
<suppressed ~4404 debug messages>
Removed 0 unused cells and 5244 unused wires.

8.54. Executing AUTONAME pass.
Renamed 131315 objects in module ORC_R32IMAZicsr (146 iterations).
<suppressed ~4600 debug messages>

8.55. Executing HIERARCHY pass (managing design hierarchy).

8.55.1. Analyzing design hierarchy..
Top module:  \ORC_R32IMAZicsr

8.55.2. Analyzing design hierarchy..
Top module:  \ORC_R32IMAZicsr
Removed 0 unused modules.

8.56. Printing statistics.

=== ORC_R32IMAZicsr ===

   Number of wires:               1247
   Number of wire bits:           9483
   Number of public wires:        1247
   Number of public wire bits:    9483
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3585
     SB_CARRY                      794
     SB_DFF                         88
     SB_DFFESR                     319
     SB_DFFESS                       3
     SB_DFFSR                       15
     SB_LUT4                      2347
     SB_MAC16                       15
     SB_RAM40_4K                     4

8.57. Executing CHECK pass (checking for obvious problems).
Checking module ORC_R32IMAZicsr...
Found and reported 0 problems.

8.58. Executing JSON backend.

9. Executing JSON backend.

End of script. Logfile hash: 18326e911e, CPU: user 7.63s system 0.11s, MEM: 175.01 MB peak
Yosys 0.9+3814 (git sha1 da1d06d7, gcc 10.2.0-13ubuntu1 -fPIC -Os)
Time spent: 27% 3x abc (2 sec), 14% 33x opt_expr (1 sec), ...
