

================================================================
== Vivado HLS Report for 'gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s'
================================================================
* Date:           Wed Feb 28 00:41:06 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.273 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      221|      221| 1.105 us | 1.105 us |  221|  221|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      220|      220|        11|          -|          -|    20|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.60ns)   --->   "br label %.preheader32" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%reset_state_0 = phi i1 [ false, %.preheader31.preheader ], [ true, %arrayctor.loop1.preheader ]"   --->   Operation 6 'phi' 'reset_state_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%iloop_0 = phi i5 [ %iloop, %.preheader31.preheader ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 7 'phi' 'iloop_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.63ns)   --->   "%icmp_ln487 = icmp eq i5 %iloop_0, -12" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 8 'icmp' 'icmp_ln487' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.34ns)   --->   "%iloop = add i5 %iloop_0, 1" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 10 'add' 'iloop' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln487, label %.preheader.0, label %.preheader31.preheader" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %iloop_0, i3 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln490_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %iloop_0, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 13 'bitconcatenate' 'shl_ln490_1' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %shl_ln490_1 to i8" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 14 'zext' 'zext_ln203' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.48ns)   --->   "%sub_ln203 = sub i8 %shl_ln, %zext_ln203" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 15 'sub' 'sub_ln203' <Predicate = (!icmp_ln487)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%data_V_read = call i2160 @_ssdm_op_Read.ap_auto.i2160P(i2160* %data_V)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 16 'read' 'data_V_read' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %sub_ln203, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 17 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %sub_ln203, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 18 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i9 %p_shl2 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 19 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.52ns)   --->   "%add_ln203_4 = add i12 %p_shl1, %zext_ln203_1" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 20 'add' 'add_ln203_4' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i12 %add_ln203_4 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 21 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.44ns)   --->   "%lshr_ln203 = lshr i2160 %data_V_read, %zext_ln203_2" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 22 'lshr' 'lshr_ln203' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_in_0_V = trunc i2160 %lshr_ln203 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 23 'trunc' 'data_in_0_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln203 = or i8 %sub_ln203, 1" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 24 'or' 'or_ln203' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %or_ln203, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 25 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %or_ln203, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 26 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i9 %p_shl4 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 27 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.52ns)   --->   "%add_ln203_5 = add i12 %p_shl3, %zext_ln203_3" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 28 'add' 'add_ln203_5' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i12 %add_ln203_5 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 29 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.44ns)   --->   "%lshr_ln203_1 = lshr i2160 %data_V_read, %zext_ln203_4" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 30 'lshr' 'lshr_ln203_1' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_in_1_V = trunc i2160 %lshr_ln203_1 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 31 'trunc' 'data_in_1_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.48ns)   --->   "%add_ln203 = add i8 2, %sub_ln203" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 32 'add' 'add_ln203' <Predicate = (!icmp_ln487)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl5 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 33 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 34 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i9 %p_shl6 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 35 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.52ns)   --->   "%add_ln203_6 = add i12 %p_shl5, %zext_ln203_5" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 36 'add' 'add_ln203_6' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i12 %add_ln203_6 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 37 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.44ns)   --->   "%lshr_ln203_2 = lshr i2160 %data_V_read, %zext_ln203_6" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 38 'lshr' 'lshr_ln203_2' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_in_2_V = trunc i2160 %lshr_ln203_2 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 39 'trunc' 'data_in_2_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.48ns)   --->   "%add_ln203_1 = add i8 3, %sub_ln203" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 40 'add' 'add_ln203_1' <Predicate = (!icmp_ln487)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl7 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_1, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 41 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_1, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 42 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i9 %p_shl8 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 43 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.52ns)   --->   "%add_ln203_7 = add i12 %p_shl7, %zext_ln203_7" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 44 'add' 'add_ln203_7' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i12 %add_ln203_7 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 45 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.44ns)   --->   "%lshr_ln203_3 = lshr i2160 %data_V_read, %zext_ln203_8" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 46 'lshr' 'lshr_ln203_3' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data_in_3_V = trunc i2160 %lshr_ln203_3 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 47 'trunc' 'data_in_3_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.48ns)   --->   "%add_ln203_2 = add i8 4, %sub_ln203" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 48 'add' 'add_ln203_2' <Predicate = (!icmp_ln487)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl9 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_2, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 49 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_2, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 50 'bitconcatenate' 'p_shl10' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i9 %p_shl10 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 51 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.52ns)   --->   "%add_ln203_8 = add i12 %p_shl9, %zext_ln203_9" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 52 'add' 'add_ln203_8' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i12 %add_ln203_8 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 53 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.44ns)   --->   "%lshr_ln203_4 = lshr i2160 %data_V_read, %zext_ln203_10" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 54 'lshr' 'lshr_ln203_4' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_in_4_V = trunc i2160 %lshr_ln203_4 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 55 'trunc' 'data_in_4_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.48ns)   --->   "%add_ln203_3 = add i8 5, %sub_ln203" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 56 'add' 'add_ln203_3' <Predicate = (!icmp_ln487)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_3, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 57 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_3, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 58 'bitconcatenate' 'p_shl11' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i9 %p_shl11 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 59 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.52ns)   --->   "%add_ln203_9 = add i12 %p_shl, %zext_ln203_11" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 60 'add' 'add_ln203_9' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i12 %add_ln203_9 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 61 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.44ns)   --->   "%lshr_ln203_5 = lshr i2160 %data_V_read, %zext_ln203_12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 62 'lshr' 'lshr_ln203_5' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%data_in_5_V = trunc i2160 %lshr_ln203_5 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 63 'trunc' 'data_in_5_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%h_state_V114_0_load = load i18* @h_state_V114_0, align 16" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 64 'load' 'h_state_V114_0_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%h_state_V114_1_load = load i18* @h_state_V114_1, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 65 'load' 'h_state_V114_1_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%h_state_V114_2_load = load i18* @h_state_V114_2, align 8" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 66 'load' 'h_state_V114_2_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%h_state_V114_3_load = load i18* @h_state_V114_3, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 67 'load' 'h_state_V114_3_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%h_state_V114_4_load = load i18* @h_state_V114_4, align 16" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 68 'load' 'h_state_V114_4_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%h_state_V114_5_load = load i18* @h_state_V114_5, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 69 'load' 'h_state_V114_5_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%h_state_V114_6_load = load i18* @h_state_V114_6, align 8" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 70 'load' 'h_state_V114_6_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%h_state_V114_7_load = load i18* @h_state_V114_7, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 71 'load' 'h_state_V114_7_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%h_state_V114_8_load = load i18* @h_state_V114_8, align 16" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 72 'load' 'h_state_V114_8_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%h_state_V114_9_load = load i18* @h_state_V114_9, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 73 'load' 'h_state_V114_9_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%h_state_V114_10_load = load i18* @h_state_V114_10, align 8" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 74 'load' 'h_state_V114_10_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%h_state_V114_11_load = load i18* @h_state_V114_11, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 75 'load' 'h_state_V114_11_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%h_state_V114_12_load = load i18* @h_state_V114_12, align 16" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 76 'load' 'h_state_V114_12_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%h_state_V114_13_load = load i18* @h_state_V114_13, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 77 'load' 'h_state_V114_13_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%h_state_V114_14_load = load i18* @h_state_V114_14, align 8" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 78 'load' 'h_state_V114_14_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%h_state_V114_15_load = load i18* @h_state_V114_15, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 79 'load' 'h_state_V114_15_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%h_state_V114_16_load = load i18* @h_state_V114_16, align 16" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 80 'load' 'h_state_V114_16_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%h_state_V114_17_load = load i18* @h_state_V114_17, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 81 'load' 'h_state_V114_17_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%h_state_V114_18_load = load i18* @h_state_V114_18, align 8" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 82 'load' 'h_state_V114_18_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%h_state_V114_19_load = load i18* @h_state_V114_19, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 83 'load' 'h_state_V114_19_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } undef, i18 %h_state_V114_0_load, 0" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 84 'insertvalue' 'mrv' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv, i18 %h_state_V114_1_load, 1" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 85 'insertvalue' 'mrv_1' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_1, i18 %h_state_V114_2_load, 2" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 86 'insertvalue' 'mrv_2' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_2, i18 %h_state_V114_3_load, 3" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 87 'insertvalue' 'mrv_3' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_3, i18 %h_state_V114_4_load, 4" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 88 'insertvalue' 'mrv_4' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_4, i18 %h_state_V114_5_load, 5" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 89 'insertvalue' 'mrv_5' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_5, i18 %h_state_V114_6_load, 6" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 90 'insertvalue' 'mrv_6' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_6, i18 %h_state_V114_7_load, 7" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 91 'insertvalue' 'mrv_7' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_7, i18 %h_state_V114_8_load, 8" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 92 'insertvalue' 'mrv_8' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_8, i18 %h_state_V114_9_load, 9" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 93 'insertvalue' 'mrv_9' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_9, i18 %h_state_V114_10_load, 10" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 94 'insertvalue' 'mrv_10' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_10, i18 %h_state_V114_11_load, 11" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 95 'insertvalue' 'mrv_11' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_11, i18 %h_state_V114_12_load, 12" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 96 'insertvalue' 'mrv_12' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_12, i18 %h_state_V114_13_load, 13" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 97 'insertvalue' 'mrv_13' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_13, i18 %h_state_V114_14_load, 14" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 98 'insertvalue' 'mrv_14' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_14, i18 %h_state_V114_15_load, 15" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 99 'insertvalue' 'mrv_15' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_15, i18 %h_state_V114_16_load, 16" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 100 'insertvalue' 'mrv_16' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_16, i18 %h_state_V114_17_load, 17" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 101 'insertvalue' 'mrv_17' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_17, i18 %h_state_V114_18_load, 18" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 102 'insertvalue' 'mrv_18' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_18, i18 %h_state_V114_19_load, 19" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 103 'insertvalue' 'mrv_19' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "ret { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_19" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 104 'ret' <Predicate = (icmp_ln487)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.11>
ST_3 : Operation 105 [2/2] (4.11ns)   --->   "%call_ret = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @"gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>"(i1 %reset_state_0, i18 %data_in_0_V, i18 %data_in_1_V, i18 %data_in_2_V, i18 %data_in_3_V, i18 %data_in_4_V, i18 %data_in_5_V)" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 105 'call' 'call_ret' <Predicate = true> <Delay = 4.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.53>
ST_4 : Operation 106 [1/2] (2.53ns)   --->   "%call_ret = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @"gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>"(i1 %reset_state_0, i18 %data_in_0_V, i18 %data_in_1_V, i18 %data_in_2_V, i18 %data_in_3_V, i18 %data_in_4_V, i18 %data_in_5_V)" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 106 'call' 'call_ret' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%h_state_V114_0_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 0" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 107 'extractvalue' 'h_state_V114_0_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_0_ret, i18* @h_state_V114_0, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 108 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%h_state_V114_1_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 1" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 109 'extractvalue' 'h_state_V114_1_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_1_ret, i18* @h_state_V114_1, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 110 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%h_state_V114_2_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 2" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 111 'extractvalue' 'h_state_V114_2_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_2_ret, i18* @h_state_V114_2, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 112 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%h_state_V114_3_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 3" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 113 'extractvalue' 'h_state_V114_3_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_3_ret, i18* @h_state_V114_3, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 114 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%h_state_V114_4_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 115 'extractvalue' 'h_state_V114_4_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_4_ret, i18* @h_state_V114_4, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%h_state_V114_5_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 5" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 117 'extractvalue' 'h_state_V114_5_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_5_ret, i18* @h_state_V114_5, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 118 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%h_state_V114_6_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 6" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 119 'extractvalue' 'h_state_V114_6_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_6_ret, i18* @h_state_V114_6, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 120 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%h_state_V114_7_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 7" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 121 'extractvalue' 'h_state_V114_7_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_7_ret, i18* @h_state_V114_7, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 122 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%h_state_V114_8_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 8" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 123 'extractvalue' 'h_state_V114_8_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_8_ret, i18* @h_state_V114_8, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%h_state_V114_9_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 9" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 125 'extractvalue' 'h_state_V114_9_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_9_ret, i18* @h_state_V114_9, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%h_state_V114_10_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 10" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 127 'extractvalue' 'h_state_V114_10_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_10_ret, i18* @h_state_V114_10, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%h_state_V114_11_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 11" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 129 'extractvalue' 'h_state_V114_11_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_11_ret, i18* @h_state_V114_11, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%h_state_V114_12_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 12" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 131 'extractvalue' 'h_state_V114_12_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_12_ret, i18* @h_state_V114_12, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 132 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%h_state_V114_13_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 13" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 133 'extractvalue' 'h_state_V114_13_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_13_ret, i18* @h_state_V114_13, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 134 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%h_state_V114_14_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 14" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 135 'extractvalue' 'h_state_V114_14_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_14_ret, i18* @h_state_V114_14, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 136 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%h_state_V114_15_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 15" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 137 'extractvalue' 'h_state_V114_15_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_15_ret, i18* @h_state_V114_15, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 138 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%h_state_V114_16_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 16" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 139 'extractvalue' 'h_state_V114_16_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_16_ret, i18* @h_state_V114_16, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 140 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%h_state_V114_17_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 17" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 141 'extractvalue' 'h_state_V114_17_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_17_ret, i18* @h_state_V114_17, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%h_state_V114_18_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 18" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 143 'extractvalue' 'h_state_V114_18_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_18_ret, i18* @h_state_V114_18, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%h_state_V114_19_ret = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 19" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 145 'extractvalue' 'h_state_V114_19_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_19_ret, i18* @h_state_V114_19, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 146 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader32" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('reset_state_0') [49]  (0.603 ns)

 <State 2>: 2.93ns
The critical path consists of the following:
	'phi' operation ('iloop') with incoming values : ('iloop', firmware/nnet_utils/nnet_recurrent.h:487) [50]  (0 ns)
	'sub' operation ('sub_ln203', firmware/nnet_utils/nnet_recurrent.h:490) [59]  (0.481 ns)
	'add' operation ('add_ln203', firmware/nnet_utils/nnet_recurrent.h:490) [76]  (0.481 ns)
	'add' operation ('add_ln203_6', firmware/nnet_utils/nnet_recurrent.h:490) [80]  (0.526 ns)
	'lshr' operation ('lshr_ln203_2', firmware/nnet_utils/nnet_recurrent.h:490) [82]  (1.44 ns)

 <State 3>: 4.12ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_recurrent.h:493) to 'gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>' [108]  (4.12 ns)

 <State 4>: 2.53ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_recurrent.h:493) to 'gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>' [108]  (2.53 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
