<stg><name>feature_extractor_convolve</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="47">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="4">
<condition id="53">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="2">
<condition id="49">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="3" to="3">
<condition id="51">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="4" to="5">
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="5" to="6">
<condition id="57">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="5" to="4">
<condition id="85">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="6" to="7">
<condition id="59">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="6" to="5">
<condition id="83">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="7" to="6">
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="7" to="8">
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="8" to="9">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="9" to="10">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="10" to="11">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="11" to="12">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="12" to="13">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="13" to="14">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="14" to="15">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="15" to="16">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="16" to="17">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="17" to="18">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="18" to="19">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="19" to="20">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="20" to="21">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="21" to="22">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="22" to="23">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="23" to="24">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="24" to="7">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp1_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %tmp1)

]]></node>
<StgValue><ssdm name="tmp1_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %tmp)

]]></node>
<StgValue><ssdm name="tmp_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:2  %tmp_19 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp1_read, i3 0)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="6" op_0_bw="5">
<![CDATA[
:3  %p_addr6_cast = zext i5 %tmp_19 to i6

]]></node>
<StgValue><ssdm name="p_addr6_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %s = phi i4 [ 0, %0 ], [ %s_1, %.preheader9 ]

]]></node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %exitcond5 = icmp eq i4 %s, -8

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %s_1 = add i4 %s, 1

]]></node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond5, label %.preheader8.preheader, label %.preheader9.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="6" op_0_bw="4">
<![CDATA[
.preheader9.preheader:0  %tmp2_trn_cast = zext i4 %s to i6

]]></node>
<StgValue><ssdm name="tmp2_trn_cast"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader9.preheader:1  %p_addr7 = add i6 %tmp2_trn_cast, %p_addr6_cast

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader9.preheader:2  %tmp_21 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %p_addr7, i3 0)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="9">
<![CDATA[
.preheader9.preheader:3  %p_addr8 = zext i9 %tmp_21 to i32

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:4  br label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="5" op_0_bw="2">
<![CDATA[
.preheader8.preheader:0  %tmp_cast_trn_cast = zext i2 %tmp_read to i5

]]></node>
<StgValue><ssdm name="tmp_cast_trn_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader8.preheader:1  %tmp_20 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_read, i2 0)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="5" op_0_bw="4">
<![CDATA[
.preheader8.preheader:2  %p_shl_cast = zext i4 %tmp_20 to i5

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8.preheader:3  %p_addr2 = add i5 %tmp_cast_trn_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:4  br label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader9:0  %t = phi i4 [ %t_1, %1 ], [ 0, %.preheader9.preheader ]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:1  %exitcond4 = icmp eq i4 %t, -8

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:3  %t_1 = add i4 %t, 1

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %exitcond4, label %.loopexit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="4">
<![CDATA[
:0  %tmp_9_trn = zext i4 %t to i32

]]></node>
<StgValue><ssdm name="tmp_9_trn"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_addr9 = add i32 %p_addr8, %tmp_9_trn

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_23 = zext i32 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_addr = getelementptr [192 x float]* %conv, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="conv_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float 0.000000e+00, float* %conv_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader8:0  %i = phi i4 [ %i_2, %4 ], [ 2, %.preheader8.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:1  %exitcond3 = icmp eq i4 %i, -6

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3  br i1 %exitcond3, label %5, label %.preheader7.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="3" op_0_bw="4">
<![CDATA[
.preheader7.preheader:0  %tmp_22 = trunc i4 %i to i3

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7.preheader:1  %tmp_6 = add i3 -2, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="4" op_0_bw="3">
<![CDATA[
.preheader7.preheader:2  %tmp_6_cast5 = zext i3 %tmp_6 to i4

]]></node>
<StgValue><ssdm name="tmp_6_cast5"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:3  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader7:0  %j = phi i4 [ %j_2, %3 ], [ 2, %.preheader7.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1  %exitcond2 = icmp eq i4 %j, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:3  br i1 %exitcond2, label %4, label %.preheader6.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="3" op_0_bw="4">
<![CDATA[
.preheader6.preheader:0  %tmp_24 = trunc i4 %j to i3

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6.preheader:1  %tmp_s = add i3 -2, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="4" op_0_bw="3">
<![CDATA[
.preheader6.preheader:2  %tmp_cast3 = zext i3 %tmp_s to i4

]]></node>
<StgValue><ssdm name="tmp_cast3"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="3" op_3_bw="3">
<![CDATA[
.preheader6.preheader:3  %tmp_25 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i3.i3(i2 %tmp1_read, i3 %tmp_6, i3 %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:4  %tmp_26 = zext i8 %tmp_25 to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:5  %conv_addr_1 = getelementptr [192 x float]* %conv, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="conv_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:6  br label %.preheader6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %i_2 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader6:0  %k = phi i3 [ 0, %.preheader6.preheader ], [ %k_2, %.preheader ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="4" op_0_bw="3">
<![CDATA[
.preheader6:1  %k_cast = zext i3 %k to i4

]]></node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:2  %exitcond1 = icmp eq i3 %k, -3

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:4  %k_2 = add i3 %k, 1

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %exitcond1, label %3, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:0  %x = add i4 %k_cast, %tmp_6_cast5

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:1  %tmp_27 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x, i4 0)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:2  %p_shl1_cast = zext i8 %tmp_27 to i9

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.preheader:3  %tmp_28 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x, i2 0)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="9" op_0_bw="6">
<![CDATA[
.preheader.preheader:4  %p_shl2_cast = zext i6 %tmp_28 to i9

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:5  %p_addr = sub i9 %p_shl1_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:6  %p_addr_cast = sext i9 %p_addr to i10

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="5" op_0_bw="3">
<![CDATA[
.preheader.preheader:7  %tmp_3_trn_cast = zext i3 %k to i5

]]></node>
<StgValue><ssdm name="tmp_3_trn_cast"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:8  %p_addr3 = add i5 %p_addr2, %tmp_3_trn_cast

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader:9  %p_addr3_cast = zext i5 %p_addr3 to i32

]]></node>
<StgValue><ssdm name="p_addr3_cast"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:10  %tmp_29 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %p_addr3, i2 0)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:11  %p_shl3 = zext i7 %tmp_29 to i32

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:12  %p_addr4 = add i32 %p_addr3_cast, %p_shl3

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:13  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %j_2 = add i4 %j, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %l = phi i3 [ %l_1, %2 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="4" op_0_bw="3">
<![CDATA[
.preheader:1  %l_cast = zext i3 %l to i4

]]></node>
<StgValue><ssdm name="l_cast"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %exitcond = icmp eq i3 %l, -3

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %l_1 = add i3 %l, 1

]]></node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader6, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %y = add i4 %tmp_cast3, %l_cast

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="10" op_0_bw="4">
<![CDATA[
:1  %tmp_4_trn_cast = zext i4 %y to i10

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %p_addr1 = add i10 %tmp_4_trn_cast, %p_addr_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="10">
<![CDATA[
:3  %p_addr1_cast = sext i10 %p_addr1 to i32

]]></node>
<StgValue><ssdm name="p_addr1_cast"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_30 = zext i32 %p_addr1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_addr = getelementptr [144 x i32]* %A, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="8">
<![CDATA[
:6  %A_load = load i32* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="3">
<![CDATA[
:8  %tmp_8_trn = zext i3 %l to i32

]]></node>
<StgValue><ssdm name="tmp_8_trn"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %p_addr5 = add i32 %tmp_8_trn, %p_addr4

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="8">
<![CDATA[
:6  %A_load = load i32* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="116" st_id="9" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_5 = sitofp i32 %A_load to float

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_5 = sitofp i32 %A_load to float

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_5 = sitofp i32 %A_load to float

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="119" st_id="12" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_5 = sitofp i32 %A_load to float

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="120" st_id="13" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_5 = sitofp i32 %A_load to float

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="121" st_id="14" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_5 = sitofp i32 %A_load to float

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_31 = zext i32 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_addr = getelementptr [75 x float]* %B, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="7">
<![CDATA[
:12  %B_load = load float* %B_addr, align 4

]]></node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="125" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="7">
<![CDATA[
:12  %B_load = load float* %B_addr, align 4

]]></node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_10 = fmul float %tmp_5, %B_load

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_10 = fmul float %tmp_5, %B_load

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_10 = fmul float %tmp_5, %B_load

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="8">
<![CDATA[
:14  %conv_load = load float* %conv_addr_1, align 4

]]></node>
<StgValue><ssdm name="conv_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="130" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_10 = fmul float %tmp_5, %B_load

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="8">
<![CDATA[
:14  %conv_load = load float* %conv_addr_1, align 4

]]></node>
<StgValue><ssdm name="conv_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="132" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_11 = fadd float %conv_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="133" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_11 = fadd float %conv_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="134" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_11 = fadd float %conv_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="135" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_11 = fadd float %conv_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="136" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_11 = fadd float %conv_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="137" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:16  store float %tmp_11, float* %conv_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="169" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="tmp" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp"/></StgValue>
</port>
<port id="172" name="conv" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="tmp1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="175" from="_ssdm_op_Read.ap_auto.i2" to="tmp1_read" fromId="174" toId="25">
</dataflow>
<dataflow id="176" from="tmp1" to="tmp1_read" fromId="173" toId="25">
</dataflow>
<dataflow id="177" from="_ssdm_op_Read.ap_auto.i2" to="tmp_read" fromId="174" toId="26">
</dataflow>
<dataflow id="178" from="tmp" to="tmp_read" fromId="171" toId="26">
</dataflow>
<dataflow id="180" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="tmp_19" fromId="179" toId="27">
</dataflow>
<dataflow id="181" from="tmp1_read" to="tmp_19" fromId="25" toId="27">
</dataflow>
<dataflow id="183" from="stg_182" to="tmp_19" fromId="182" toId="27">
</dataflow>
<dataflow id="184" from="tmp_19" to="p_addr6_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="186" from="stg_185" to="s" fromId="185" toId="30">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="stg_29" to="s" fromId="29" toId="30">
</dataflow>
<dataflow id="188" from="s_1" to="s" fromId="33" toId="30">
<BackEdge/>
<condition id="111">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="stg_49" to="s" fromId="49" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="190" from="s" to="exitcond5" fromId="30" toId="31">
</dataflow>
<dataflow id="192" from="stg_191" to="exitcond5" fromId="191" toId="31">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="193" toId="32">
</dataflow>
<dataflow id="196" from="stg_195" to="empty" fromId="195" toId="32">
</dataflow>
<dataflow id="197" from="stg_195" to="empty" fromId="195" toId="32">
</dataflow>
<dataflow id="198" from="stg_195" to="empty" fromId="195" toId="32">
</dataflow>
<dataflow id="199" from="s" to="s_1" fromId="30" toId="33">
</dataflow>
<dataflow id="201" from="stg_200" to="s_1" fromId="200" toId="33">
</dataflow>
<dataflow id="202" from="exitcond5" to="stg_34" fromId="31" toId="34">
</dataflow>
<dataflow id="203" from="s" to="tmp2_trn_cast" fromId="30" toId="35">
</dataflow>
<dataflow id="204" from="tmp2_trn_cast" to="p_addr7" fromId="35" toId="36">
</dataflow>
<dataflow id="205" from="p_addr6_cast" to="p_addr7" fromId="28" toId="36">
</dataflow>
<dataflow id="207" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_21" fromId="206" toId="37">
</dataflow>
<dataflow id="208" from="p_addr7" to="tmp_21" fromId="36" toId="37">
</dataflow>
<dataflow id="209" from="stg_182" to="tmp_21" fromId="182" toId="37">
</dataflow>
<dataflow id="210" from="tmp_21" to="p_addr8" fromId="37" toId="38">
</dataflow>
<dataflow id="211" from="tmp_read" to="tmp_cast_trn_cast" fromId="26" toId="40">
</dataflow>
<dataflow id="213" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_20" fromId="212" toId="41">
</dataflow>
<dataflow id="214" from="tmp_read" to="tmp_20" fromId="26" toId="41">
</dataflow>
<dataflow id="216" from="stg_215" to="tmp_20" fromId="215" toId="41">
</dataflow>
<dataflow id="217" from="tmp_20" to="p_shl_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="218" from="tmp_cast_trn_cast" to="p_addr2" fromId="40" toId="43">
</dataflow>
<dataflow id="219" from="p_shl_cast" to="p_addr2" fromId="42" toId="43">
</dataflow>
<dataflow id="220" from="t_1" to="t" fromId="48" toId="45">
<BackEdge/>
<condition id="112">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="stg_55" to="t" fromId="55" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="222" from="stg_185" to="t" fromId="185" toId="45">
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="223" from="stg_39" to="t" fromId="39" toId="45">
</dataflow>
<dataflow id="224" from="t" to="exitcond4" fromId="45" toId="46">
</dataflow>
<dataflow id="225" from="stg_191" to="exitcond4" fromId="191" toId="46">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="193" toId="47">
</dataflow>
<dataflow id="227" from="stg_195" to="empty_19" fromId="195" toId="47">
</dataflow>
<dataflow id="228" from="stg_195" to="empty_19" fromId="195" toId="47">
</dataflow>
<dataflow id="229" from="stg_195" to="empty_19" fromId="195" toId="47">
</dataflow>
<dataflow id="230" from="t" to="t_1" fromId="45" toId="48">
</dataflow>
<dataflow id="231" from="stg_200" to="t_1" fromId="200" toId="48">
</dataflow>
<dataflow id="232" from="exitcond4" to="stg_49" fromId="46" toId="49">
</dataflow>
<dataflow id="233" from="t" to="tmp_9_trn" fromId="45" toId="50">
</dataflow>
<dataflow id="234" from="p_addr8" to="p_addr9" fromId="38" toId="51">
</dataflow>
<dataflow id="235" from="tmp_9_trn" to="p_addr9" fromId="50" toId="51">
</dataflow>
<dataflow id="236" from="p_addr9" to="tmp_23" fromId="51" toId="52">
</dataflow>
<dataflow id="237" from="conv" to="conv_addr" fromId="172" toId="53">
</dataflow>
<dataflow id="239" from="stg_238" to="conv_addr" fromId="238" toId="53">
</dataflow>
<dataflow id="240" from="tmp_23" to="conv_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="242" from="stg_241" to="stg_54" fromId="241" toId="54">
</dataflow>
<dataflow id="243" from="conv_addr" to="stg_54" fromId="53" toId="54">
</dataflow>
<dataflow id="244" from="i_2" to="i" fromId="76" toId="56">
<BackEdge/>
<condition id="114">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="stg_77" to="i" fromId="77" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="247" from="stg_246" to="i" fromId="246" toId="56">
<condition id="115">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="248" from="stg_44" to="i" fromId="44" toId="56">
</dataflow>
<dataflow id="249" from="i" to="exitcond3" fromId="56" toId="57">
</dataflow>
<dataflow id="251" from="stg_250" to="exitcond3" fromId="250" toId="57">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="193" toId="58">
</dataflow>
<dataflow id="253" from="stg_195" to="empty_20" fromId="195" toId="58">
</dataflow>
<dataflow id="254" from="stg_195" to="empty_20" fromId="195" toId="58">
</dataflow>
<dataflow id="255" from="stg_195" to="empty_20" fromId="195" toId="58">
</dataflow>
<dataflow id="256" from="exitcond3" to="stg_59" fromId="57" toId="59">
</dataflow>
<dataflow id="257" from="i" to="tmp_22" fromId="56" toId="60">
</dataflow>
<dataflow id="259" from="stg_258" to="tmp_6" fromId="258" toId="61">
</dataflow>
<dataflow id="260" from="tmp_22" to="tmp_6" fromId="60" toId="61">
</dataflow>
<dataflow id="261" from="tmp_6" to="tmp_6_cast5" fromId="61" toId="62">
</dataflow>
<dataflow id="262" from="j_2" to="j" fromId="98" toId="65">
<BackEdge/>
<condition id="116">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="263" from="stg_99" to="j" fromId="99" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="264" from="stg_246" to="j" fromId="246" toId="65">
<condition id="117">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="265" from="stg_63" to="j" fromId="63" toId="65">
</dataflow>
<dataflow id="266" from="j" to="exitcond2" fromId="65" toId="66">
</dataflow>
<dataflow id="267" from="stg_250" to="exitcond2" fromId="250" toId="66">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="193" toId="67">
</dataflow>
<dataflow id="269" from="stg_195" to="empty_21" fromId="195" toId="67">
</dataflow>
<dataflow id="270" from="stg_195" to="empty_21" fromId="195" toId="67">
</dataflow>
<dataflow id="271" from="stg_195" to="empty_21" fromId="195" toId="67">
</dataflow>
<dataflow id="272" from="exitcond2" to="stg_68" fromId="66" toId="68">
</dataflow>
<dataflow id="273" from="j" to="tmp_24" fromId="65" toId="69">
</dataflow>
<dataflow id="274" from="stg_258" to="tmp_s" fromId="258" toId="70">
</dataflow>
<dataflow id="275" from="tmp_24" to="tmp_s" fromId="69" toId="70">
</dataflow>
<dataflow id="276" from="tmp_s" to="tmp_cast3" fromId="70" toId="71">
</dataflow>
<dataflow id="278" from="_ssdm_op_BitConcatenate.i8.i2.i3.i3" to="tmp_25" fromId="277" toId="72">
</dataflow>
<dataflow id="279" from="tmp1_read" to="tmp_25" fromId="25" toId="72">
</dataflow>
<dataflow id="280" from="tmp_6" to="tmp_25" fromId="61" toId="72">
</dataflow>
<dataflow id="281" from="tmp_s" to="tmp_25" fromId="70" toId="72">
</dataflow>
<dataflow id="282" from="tmp_25" to="tmp_26" fromId="72" toId="73">
</dataflow>
<dataflow id="283" from="conv" to="conv_addr_1" fromId="172" toId="74">
</dataflow>
<dataflow id="284" from="stg_238" to="conv_addr_1" fromId="238" toId="74">
</dataflow>
<dataflow id="285" from="tmp_26" to="conv_addr_1" fromId="73" toId="74">
</dataflow>
<dataflow id="286" from="i" to="i_2" fromId="56" toId="76">
</dataflow>
<dataflow id="287" from="stg_200" to="i_2" fromId="200" toId="76">
</dataflow>
<dataflow id="288" from="stg_182" to="k" fromId="182" toId="78">
<condition id="118">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="289" from="stg_75" to="k" fromId="75" toId="78">
</dataflow>
<dataflow id="290" from="k_2" to="k" fromId="82" toId="78">
<BackEdge/>
<condition id="119">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="291" from="stg_105" to="k" fromId="105" toId="78">
<BackEdge/>
</dataflow>
<dataflow id="292" from="k" to="k_cast" fromId="78" toId="79">
</dataflow>
<dataflow id="293" from="k" to="exitcond1" fromId="78" toId="80">
</dataflow>
<dataflow id="295" from="stg_294" to="exitcond1" fromId="294" toId="80">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecLoopTripCount" to="empty_22" fromId="193" toId="81">
</dataflow>
<dataflow id="298" from="stg_297" to="empty_22" fromId="297" toId="81">
</dataflow>
<dataflow id="299" from="stg_297" to="empty_22" fromId="297" toId="81">
</dataflow>
<dataflow id="300" from="stg_297" to="empty_22" fromId="297" toId="81">
</dataflow>
<dataflow id="301" from="k" to="k_2" fromId="78" toId="82">
</dataflow>
<dataflow id="303" from="stg_302" to="k_2" fromId="302" toId="82">
</dataflow>
<dataflow id="304" from="exitcond1" to="stg_83" fromId="80" toId="83">
</dataflow>
<dataflow id="305" from="k_cast" to="x" fromId="79" toId="84">
</dataflow>
<dataflow id="306" from="tmp_6_cast5" to="x" fromId="62" toId="84">
</dataflow>
<dataflow id="308" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_27" fromId="307" toId="85">
</dataflow>
<dataflow id="309" from="x" to="tmp_27" fromId="84" toId="85">
</dataflow>
<dataflow id="310" from="stg_185" to="tmp_27" fromId="185" toId="85">
</dataflow>
<dataflow id="311" from="tmp_27" to="p_shl1_cast" fromId="85" toId="86">
</dataflow>
<dataflow id="313" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="tmp_28" fromId="312" toId="87">
</dataflow>
<dataflow id="314" from="x" to="tmp_28" fromId="84" toId="87">
</dataflow>
<dataflow id="315" from="stg_215" to="tmp_28" fromId="215" toId="87">
</dataflow>
<dataflow id="316" from="tmp_28" to="p_shl2_cast" fromId="87" toId="88">
</dataflow>
<dataflow id="317" from="p_shl1_cast" to="p_addr" fromId="86" toId="89">
</dataflow>
<dataflow id="318" from="p_shl2_cast" to="p_addr" fromId="88" toId="89">
</dataflow>
<dataflow id="319" from="p_addr" to="p_addr_cast" fromId="89" toId="90">
</dataflow>
<dataflow id="320" from="k" to="tmp_3_trn_cast" fromId="78" toId="91">
</dataflow>
<dataflow id="321" from="p_addr2" to="p_addr3" fromId="43" toId="92">
</dataflow>
<dataflow id="322" from="tmp_3_trn_cast" to="p_addr3" fromId="91" toId="92">
</dataflow>
<dataflow id="323" from="p_addr3" to="p_addr3_cast" fromId="92" toId="93">
</dataflow>
<dataflow id="325" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_29" fromId="324" toId="94">
</dataflow>
<dataflow id="326" from="p_addr3" to="tmp_29" fromId="92" toId="94">
</dataflow>
<dataflow id="327" from="stg_215" to="tmp_29" fromId="215" toId="94">
</dataflow>
<dataflow id="328" from="tmp_29" to="p_shl3" fromId="94" toId="95">
</dataflow>
<dataflow id="329" from="p_addr3_cast" to="p_addr4" fromId="93" toId="96">
</dataflow>
<dataflow id="330" from="p_shl3" to="p_addr4" fromId="95" toId="96">
</dataflow>
<dataflow id="331" from="j" to="j_2" fromId="65" toId="98">
</dataflow>
<dataflow id="332" from="stg_200" to="j_2" fromId="200" toId="98">
</dataflow>
<dataflow id="333" from="l_1" to="l" fromId="104" toId="100">
<BackEdge/>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="334" from="stg_138" to="l" fromId="138" toId="100">
<BackEdge/>
</dataflow>
<dataflow id="335" from="stg_182" to="l" fromId="182" toId="100">
<condition id="121">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="336" from="stg_97" to="l" fromId="97" toId="100">
</dataflow>
<dataflow id="337" from="l" to="l_cast" fromId="100" toId="101">
</dataflow>
<dataflow id="338" from="l" to="exitcond" fromId="100" toId="102">
</dataflow>
<dataflow id="339" from="stg_294" to="exitcond" fromId="294" toId="102">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecLoopTripCount" to="empty_23" fromId="193" toId="103">
</dataflow>
<dataflow id="341" from="stg_297" to="empty_23" fromId="297" toId="103">
</dataflow>
<dataflow id="342" from="stg_297" to="empty_23" fromId="297" toId="103">
</dataflow>
<dataflow id="343" from="stg_297" to="empty_23" fromId="297" toId="103">
</dataflow>
<dataflow id="344" from="l" to="l_1" fromId="100" toId="104">
</dataflow>
<dataflow id="345" from="stg_302" to="l_1" fromId="302" toId="104">
</dataflow>
<dataflow id="346" from="exitcond" to="stg_105" fromId="102" toId="105">
</dataflow>
<dataflow id="347" from="tmp_cast3" to="y" fromId="71" toId="106">
</dataflow>
<dataflow id="348" from="l_cast" to="y" fromId="101" toId="106">
</dataflow>
<dataflow id="349" from="y" to="tmp_4_trn_cast" fromId="106" toId="107">
</dataflow>
<dataflow id="350" from="tmp_4_trn_cast" to="p_addr1" fromId="107" toId="108">
</dataflow>
<dataflow id="351" from="p_addr_cast" to="p_addr1" fromId="90" toId="108">
</dataflow>
<dataflow id="352" from="p_addr1" to="p_addr1_cast" fromId="108" toId="109">
</dataflow>
<dataflow id="353" from="p_addr1_cast" to="tmp_30" fromId="109" toId="110">
</dataflow>
<dataflow id="354" from="A" to="A_addr" fromId="169" toId="111">
</dataflow>
<dataflow id="355" from="stg_238" to="A_addr" fromId="238" toId="111">
</dataflow>
<dataflow id="356" from="tmp_30" to="A_addr" fromId="110" toId="111">
</dataflow>
<dataflow id="357" from="A_addr" to="A_load" fromId="111" toId="112">
</dataflow>
<dataflow id="358" from="l" to="tmp_8_trn" fromId="100" toId="113">
</dataflow>
<dataflow id="359" from="tmp_8_trn" to="p_addr5" fromId="113" toId="114">
</dataflow>
<dataflow id="360" from="p_addr4" to="p_addr5" fromId="96" toId="114">
</dataflow>
<dataflow id="361" from="A_addr" to="A_load" fromId="111" toId="115">
</dataflow>
<dataflow id="362" from="A_load" to="tmp_5" fromId="115" toId="116">
</dataflow>
<dataflow id="363" from="A_load" to="tmp_5" fromId="115" toId="117">
</dataflow>
<dataflow id="364" from="A_load" to="tmp_5" fromId="115" toId="118">
</dataflow>
<dataflow id="365" from="A_load" to="tmp_5" fromId="115" toId="119">
</dataflow>
<dataflow id="366" from="A_load" to="tmp_5" fromId="115" toId="120">
</dataflow>
<dataflow id="367" from="A_load" to="tmp_5" fromId="115" toId="121">
</dataflow>
<dataflow id="368" from="p_addr5" to="tmp_31" fromId="114" toId="122">
</dataflow>
<dataflow id="369" from="B" to="B_addr" fromId="170" toId="123">
</dataflow>
<dataflow id="370" from="stg_238" to="B_addr" fromId="238" toId="123">
</dataflow>
<dataflow id="371" from="tmp_31" to="B_addr" fromId="122" toId="123">
</dataflow>
<dataflow id="372" from="B_addr" to="B_load" fromId="123" toId="124">
</dataflow>
<dataflow id="373" from="B_addr" to="B_load" fromId="123" toId="125">
</dataflow>
<dataflow id="374" from="tmp_5" to="tmp_10" fromId="121" toId="126">
</dataflow>
<dataflow id="375" from="B_load" to="tmp_10" fromId="125" toId="126">
</dataflow>
<dataflow id="376" from="tmp_5" to="tmp_10" fromId="121" toId="127">
</dataflow>
<dataflow id="377" from="B_load" to="tmp_10" fromId="125" toId="127">
</dataflow>
<dataflow id="378" from="tmp_5" to="tmp_10" fromId="121" toId="128">
</dataflow>
<dataflow id="379" from="B_load" to="tmp_10" fromId="125" toId="128">
</dataflow>
<dataflow id="380" from="conv_addr_1" to="conv_load" fromId="74" toId="129">
</dataflow>
<dataflow id="381" from="tmp_5" to="tmp_10" fromId="121" toId="130">
</dataflow>
<dataflow id="382" from="B_load" to="tmp_10" fromId="125" toId="130">
</dataflow>
<dataflow id="383" from="conv_addr_1" to="conv_load" fromId="74" toId="131">
</dataflow>
<dataflow id="384" from="conv_load" to="tmp_11" fromId="131" toId="132">
</dataflow>
<dataflow id="385" from="tmp_10" to="tmp_11" fromId="130" toId="132">
</dataflow>
<dataflow id="386" from="conv_load" to="tmp_11" fromId="131" toId="133">
</dataflow>
<dataflow id="387" from="tmp_10" to="tmp_11" fromId="130" toId="133">
</dataflow>
<dataflow id="388" from="conv_load" to="tmp_11" fromId="131" toId="134">
</dataflow>
<dataflow id="389" from="tmp_10" to="tmp_11" fromId="130" toId="134">
</dataflow>
<dataflow id="390" from="conv_load" to="tmp_11" fromId="131" toId="135">
</dataflow>
<dataflow id="391" from="tmp_10" to="tmp_11" fromId="130" toId="135">
</dataflow>
<dataflow id="392" from="conv_load" to="tmp_11" fromId="131" toId="136">
</dataflow>
<dataflow id="393" from="tmp_10" to="tmp_11" fromId="130" toId="136">
</dataflow>
<dataflow id="394" from="tmp_11" to="stg_137" fromId="136" toId="137">
</dataflow>
<dataflow id="395" from="conv_addr_1" to="stg_137" fromId="74" toId="137">
</dataflow>
<dataflow id="396" from="exitcond5" to="stg_2" fromId="31" toId="2">
</dataflow>
<dataflow id="397" from="exitcond4" to="stg_3" fromId="46" toId="3">
</dataflow>
<dataflow id="398" from="exitcond3" to="stg_4" fromId="57" toId="4">
</dataflow>
<dataflow id="399" from="exitcond2" to="stg_5" fromId="66" toId="5">
</dataflow>
<dataflow id="400" from="exitcond1" to="stg_6" fromId="80" toId="6">
</dataflow>
<dataflow id="401" from="exitcond" to="stg_7" fromId="102" toId="7">
</dataflow>
</dataflows>


</stg>
