Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/saad/trashcan/velox/risac_soc/ --output-directory=/home/saad/trashcan/velox/risac_soc/risac_soc_system/ --report-file=bsf:/home/saad/trashcan/velox/risac_soc/risac_soc_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/saad/trashcan/velox/risac_soc/risac_soc_system.qsys
Progress: Loading risac_soc/risac_soc_system.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.0]
Progress: Parameterizing module clock
Progress: Adding RV32I_Core [risac 1.0]
Progress: Parameterizing module RV32I_Core
Progress: Adding Memory [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module Memory
Progress: Adding LEDR [altera_avalon_pio 13.0.1]
Progress: Parameterizing module LEDR
Progress: Adding uart_0 [altera_avalon_uart 13.0.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: risac_soc_system.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/saad/trashcan/velox/risac_soc/ --output-directory=/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/saad/trashcan/velox/risac_soc/risac_soc_system.sopcinfo --report-file=html:/home/saad/trashcan/velox/risac_soc/risac_soc_system.html --report-file=qip:/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.qip --report-file=cmp:/home/saad/trashcan/velox/risac_soc/risac_soc_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/saad/trashcan/velox/risac_soc/risac_soc_system.qsys --language=VERILOG
Progress: Loading risac_soc/risac_soc_system.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.0]
Progress: Parameterizing module clock
Progress: Adding RV32I_Core [risac 1.0]
Progress: Parameterizing module RV32I_Core
Progress: Adding Memory [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module Memory
Progress: Adding LEDR [altera_avalon_pio 13.0.1]
Progress: Parameterizing module LEDR
Progress: Adding uart_0 [altera_avalon_uart 13.0.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: risac_soc_system.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: risac_soc_system: Generating risac_soc_system "risac_soc_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 12 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 27 connections
Info: merlin_domain_transform: After transform: 19 modules, 73 connections
Info: merlin_router_transform: After transform: 24 modules, 88 connections
Info: reset_adaptation_transform: After transform: 25 modules, 90 connections
Info: merlin_network_to_switch_transform: After transform: 34 modules, 108 connections
Info: merlin_mm_transform: After transform: 34 modules, 108 connections
Warning: risac_soc_system: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: risac_soc_system: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: RV32I_Core: "risac_soc_system" instantiated risac "RV32I_Core"
Info: Memory: Starting RTL generation for module 'risac_soc_system_Memory'
Info: Memory:   Generation command is [exec /home/saad/intelFPGA/13.0sub/quartus/linux/perl/bin/perl -I /home/saad/intelFPGA/13.0sub/quartus/common/ip/altera/common/perl/5.8.3 -I /home/saad/intelFPGA/13.0sub/quartus/sopc_builder/bin/europa -I /home/saad/intelFPGA/13.0sub/quartus/sopc_builder/bin/perl_lib -I /home/saad/intelFPGA/13.0sub/quartus/sopc_builder/bin -I /home/saad/intelFPGA/13.0sub/quartus/../ip/altera/sopc_builder_ip/common -I /home/saad/intelFPGA/13.0sub/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/saad/intelFPGA/13.0sub/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=risac_soc_system_Memory --dir=/tmp/alt8215_4749684927373099231.dir/0020_Memory_gen/ --quartus_dir=/home/saad/intelFPGA/13.0sub/quartus --verilog --config=/tmp/alt8215_4749684927373099231.dir/0020_Memory_gen//risac_soc_system_Memory_component_configuration.pl  --do_build_sim=0  ]
Info: Memory: Done RTL generation for module 'risac_soc_system_Memory'
Info: Memory: "risac_soc_system" instantiated altera_avalon_onchip_memory2 "Memory"
Info: LEDR: Starting RTL generation for module 'risac_soc_system_LEDR'
Info: LEDR:   Generation command is [exec /home/saad/intelFPGA/13.0sub/quartus/linux/perl/bin/perl -I /home/saad/intelFPGA/13.0sub/quartus/common/ip/altera/common/perl/5.8.3 -I /home/saad/intelFPGA/13.0sub/quartus/sopc_builder/bin/europa -I /home/saad/intelFPGA/13.0sub/quartus/sopc_builder/bin/perl_lib -I /home/saad/intelFPGA/13.0sub/quartus/sopc_builder/bin -I /home/saad/intelFPGA/13.0sub/quartus/../ip/altera/sopc_builder_ip/common -I /home/saad/intelFPGA/13.0sub/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/saad/intelFPGA/13.0sub/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=risac_soc_system_LEDR --dir=/tmp/alt8215_4749684927373099231.dir/0021_LEDR_gen/ --quartus_dir=/home/saad/intelFPGA/13.0sub/quartus --verilog --config=/tmp/alt8215_4749684927373099231.dir/0021_LEDR_gen//risac_soc_system_LEDR_component_configuration.pl  --do_build_sim=0  ]
Info: LEDR: Done RTL generation for module 'risac_soc_system_LEDR'
Info: LEDR: "risac_soc_system" instantiated altera_avalon_pio "LEDR"
Info: uart_0: Starting RTL generation for module 'risac_soc_system_uart_0'
Info: uart_0:   Generation command is [exec /home/saad/intelFPGA/13.0sub/quartus/linux/perl/bin/perl -I /home/saad/intelFPGA/13.0sub/quartus/common/ip/altera/common/perl/5.8.3 -I /home/saad/intelFPGA/13.0sub/quartus/sopc_builder/bin/europa -I /home/saad/intelFPGA/13.0sub/quartus/sopc_builder/bin/perl_lib -I /home/saad/intelFPGA/13.0sub/quartus/sopc_builder/bin -I /home/saad/intelFPGA/13.0sub/quartus/../ip/altera/sopc_builder_ip/common -I /home/saad/intelFPGA/13.0sub/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/saad/intelFPGA/13.0sub/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=risac_soc_system_uart_0 --dir=/tmp/alt8215_4749684927373099231.dir/0022_uart_0_gen/ --quartus_dir=/home/saad/intelFPGA/13.0sub/quartus --verilog --config=/tmp/alt8215_4749684927373099231.dir/0022_uart_0_gen//risac_soc_system_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'risac_soc_system_uart_0'
Info: uart_0: "risac_soc_system" instantiated altera_avalon_uart "uart_0"
Info: RV32I_Core_instruction_master_translator: "risac_soc_system" instantiated altera_merlin_master_translator "RV32I_Core_instruction_master_translator"
Info: Memory_s1_translator: "risac_soc_system" instantiated altera_merlin_slave_translator "Memory_s1_translator"
Info: RV32I_Core_instruction_master_translator_avalon_universal_master_0_agent: "risac_soc_system" instantiated altera_merlin_master_agent "RV32I_Core_instruction_master_translator_avalon_universal_master_0_agent"
Info: Memory_s1_translator_avalon_universal_slave_0_agent: "risac_soc_system" instantiated altera_merlin_slave_agent "Memory_s1_translator_avalon_universal_slave_0_agent"
Info: Memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "risac_soc_system" instantiated altera_avalon_sc_fifo "Memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "risac_soc_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "risac_soc_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "risac_soc_system" instantiated altera_merlin_router "id_router"
Info: id_router_001: "risac_soc_system" instantiated altera_merlin_router "id_router_001"
Info: rst_controller: "risac_soc_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "risac_soc_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "risac_soc_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "risac_soc_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "risac_soc_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux_001: "risac_soc_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: risac_soc_system: Done risac_soc_system" with 20 modules, 38 files, 617587 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
