Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/ISE/ExcitedCPU/src/common.vhd" in Library work.
Architecture common of Entity common is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/font_rom.vhd" in Library work.
Architecture arch of Entity font_rom is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/debounce.vhd" in Library work.
Architecture logic of Entity debounce is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/fredivider_vga.vhd" in Library work.
Architecture behavioral of Entity fredivider_vga is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/vga_controller.vhd" in Library work.
Architecture behavior of Entity vga_controller is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/text_generator.vhd" in Library work.
Entity <text_generator> compiled.
Entity <text_generator> (Architecture <behavior>) compiled.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ps2_keyboard.vhd" in Library work.
Architecture logic of Entity ps2_keyboard is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ps2_keyboard_to_ascii.vhd" in Library work.
Architecture behavior of Entity ps2_keyboard_to_ascii is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/vga_test.vhd" in Library work.
Architecture behave of Entity vga_test is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/fredivider.vhd" in Library work.
Architecture behavioral of Entity fredivider is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/boot.vhd" in Library work.
Architecture behavioral of Entity boot is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/pcmux.vhd" in Library work.
Architecture behave of Entity pcmux is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/pc.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ram2memflashMux2.vhd" in Library work.
Architecture behavioral of Entity ram2memflashmux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ram2controlMux2.vhd" in Library work.
Architecture behavioral of Entity ram2controlmux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ram2.vhd" in Library work.
Architecture behavioral of Entity ram2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/pcwriteMux2.vhd" in Library work.
Architecture behave of Entity pcwritemux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/IF_ID_Register.vhd" in Library work.
Architecture behavioral of Entity if_id_register is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/registerfile.vhd" in Library work.
Architecture behavioral of Entity registerfile is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/comparator.vhd" in Library work.
Architecture behavioral of Entity comparator is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ID_EXE_Register.vhd" in Library work.
Architecture behavioral of Entity id_exe_register is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/JumpAddrMux.vhd" in Library work.
Architecture behavioral of Entity jumpaddrmux is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/EXE_MEM_Register.vhd" in Library work.
Architecture behavioral of Entity exe_mem_register is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ram1.vhd" in Library work.
Architecture behavior of Entity ram1 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/MEM_WB_Register.vhd" in Library work.
Architecture behavioral of Entity mem_wb_register is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/Hazard.vhd" in Library work.
Architecture behavioral of Entity hazard is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ram12dataMux2.vhd" in Library work.
Architecture behavioral of Entity ram12datamux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/memtoregMux2.vhd" in Library work.
Architecture behave of Entity memtoregmux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/alubsrcMux2.vhd" in Library work.
Architecture behave of Entity alubsrcmux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/forwardEMux4.vhd" in Library work.
Architecture behave of Entity forwardemux4 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/forwardDMux2.vhd" in Library work.
Architecture behave of Entity forwarddmux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/CPU.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.
Compiling verilog file "ipcore_dir/video_ram.v" in library work
Module <video_ram> compiled
No errors in compilation
Analysis of file <"CPU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fredivider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <boot> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pcmux> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <pc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ram2memflashMux2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ram2controlMux2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ram2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pcwriteMux2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <IF_ID_Register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registerfile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <comparator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <id_exe_register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <JumpAddrMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXE_MEM_Register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <MEM_WB_Register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Hazard> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ram12dataMux2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memtoregMux2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <alubsrcMux2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <forwardEMux4> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <forwardDMux2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <ps2_keyboard_to_ascii> in library <work> (architecture <behavior>) with generics.
	clk_freq = 50000000
	ps2_debounce_counter_size = 8

Analyzing hierarchy for entity <vga_test> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <ps2_keyboard> in library <work> (architecture <logic>) with generics.
	clk_freq = 50000000
	debounce_counter_size = 8

Analyzing hierarchy for entity <fredivider_vga> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_controller> in library <work> (architecture <behavior>) with generics.
	h_bp = 48
	h_fp = 16
	h_pixels = 640
	h_pol = '0'
	h_pulse = 96
	v_bp = 33
	v_fp = 10
	v_pixels = 480
	v_pol = '0'
	v_pulse = 2

Analyzing hierarchy for entity <text_generator> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <logic>) with generics.
	counter_size = 8

Analyzing hierarchy for entity <font_rom> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU> in library <work> (Architecture <behavioral>).
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <fredivider> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/ISE/ExcitedCPU/src/fredivider.vhd" line 18: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <q>
Entity <fredivider> analyzed. Unit <fredivider> generated.

Analyzing Entity <boot> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <flash_byte> in unit <boot> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_vpen> in unit <boot> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_rp> in unit <boot> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_we> in unit <boot> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cur_addr> in unit <boot> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_data> in unit <boot> has a constant value of ZZZZZZZZZZZZZZZZ during circuit operation. The register is replaced by logic.
Entity <boot> analyzed. Unit <boot> generated.

Analyzing Entity <pcmux> in library <work> (Architecture <behave>).
Entity <pcmux> analyzed. Unit <pcmux> generated.

Analyzing Entity <pc> in library <work> (Architecture <behavioral>).
Entity <pc> analyzed. Unit <pc> generated.

Analyzing Entity <ram2memflashMux2> in library <work> (Architecture <behavioral>).
Entity <ram2memflashMux2> analyzed. Unit <ram2memflashMux2> generated.

Analyzing Entity <ram2controlMux2> in library <work> (Architecture <behavioral>).
Entity <ram2controlMux2> analyzed. Unit <ram2controlMux2> generated.

Analyzing Entity <ram2> in library <work> (Architecture <behavioral>).
Entity <ram2> analyzed. Unit <ram2> generated.

Analyzing Entity <pcwriteMux2> in library <work> (Architecture <behave>).
WARNING:Xst:819 - "D:/ISE/ExcitedCPU/src/pcwriteMux2.vhd" line 22: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <flash_addr>, <write>, <pc>
Entity <pcwriteMux2> analyzed. Unit <pcwriteMux2> generated.

Analyzing Entity <IF_ID_Register> in library <work> (Architecture <behavioral>).
Entity <IF_ID_Register> analyzed. Unit <IF_ID_Register> generated.

Analyzing Entity <controller> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <IMM_13> in unit <controller> has a constant value of 0000000000000 during circuit operation. The register is replaced by logic.
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <registerfile> in library <work> (Architecture <behavioral>).
Entity <registerfile> analyzed. Unit <registerfile> generated.

Analyzing Entity <comparator> in library <work> (Architecture <behavioral>).
Entity <comparator> analyzed. Unit <comparator> generated.

Analyzing Entity <id_exe_register> in library <work> (Architecture <behavioral>).
Entity <id_exe_register> analyzed. Unit <id_exe_register> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <JumpAddrMux> in library <work> (Architecture <behavioral>).
Entity <JumpAddrMux> analyzed. Unit <JumpAddrMux> generated.

Analyzing Entity <EXE_MEM_Register> in library <work> (Architecture <behavioral>).
Entity <EXE_MEM_Register> analyzed. Unit <EXE_MEM_Register> generated.

Analyzing Entity <RAM1> in library <work> (Architecture <behavior>).
WARNING:Xst:819 - "D:/ISE/ExcitedCPU/src/ram1.vhd" line 98: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ps2_data_ready>
WARNING:Xst:819 - "D:/ISE/ExcitedCPU/src/ram1.vhd" line 128: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_src>, <ascii>
INFO:Xst:2679 - Register <temp_data$mux0000> in unit <RAM1> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <RAM1> analyzed. Unit <RAM1> generated.

Analyzing generic Entity <ps2_keyboard_to_ascii> in library <work> (Architecture <behavior>).
	clk_freq = 50000000
	ps2_debounce_counter_size = 8
Entity <ps2_keyboard_to_ascii> analyzed. Unit <ps2_keyboard_to_ascii> generated.

Analyzing generic Entity <ps2_keyboard> in library <work> (Architecture <logic>).
	clk_freq = 50000000
	debounce_counter_size = 8
Entity <ps2_keyboard> analyzed. Unit <ps2_keyboard> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <logic>).
	counter_size = 8
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <vga_test> in library <work> (Architecture <behave>).
Entity <vga_test> analyzed. Unit <vga_test> generated.

Analyzing Entity <fredivider_vga> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/ISE/ExcitedCPU/src/fredivider_vga.vhd" line 15: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <q>
Entity <fredivider_vga> analyzed. Unit <fredivider_vga> generated.

Analyzing generic Entity <vga_controller> in library <work> (Architecture <behavior>).
	h_bp = 48
	h_fp = 16
	h_pixels = 640
	h_pol = '0'
	h_pulse = 96
	v_bp = 33
	v_fp = 10
	v_pixels = 480
	v_pol = '0'
	v_pulse = 2
Entity <vga_controller> analyzed. Unit <vga_controller> generated.

Analyzing Entity <text_generator> in library <work> (Architecture <behavior>).
WARNING:Xst:2211 - "D:/ISE/ExcitedCPU/src/text_generator.vhd" line 97: Instantiating black box module <video_ram>.
WARNING:Xst:1610 - "D:/ISE/ExcitedCPU/src/text_generator.vhd" line 127: Width mismatch. <tReadR> has a width of 5 bits but assigned expression is 6-bit wide.
WARNING:Xst:1610 - "D:/ISE/ExcitedCPU/src/text_generator.vhd" line 130: Width mismatch. <readR> has a width of 5 bits but assigned expression is 6-bit wide.
WARNING:Xst:819 - "D:/ISE/ExcitedCPU/src/text_generator.vhd" line 113: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <offset>
WARNING:Xst:1610 - "D:/ISE/ExcitedCPU/src/text_generator.vhd" line 216: Width mismatch. <writeR> has a width of 5 bits but assigned expression is 6-bit wide.
WARNING:Xst:1610 - "D:/ISE/ExcitedCPU/src/text_generator.vhd" line 241: Width mismatch. <nxtOffset> has a width of 5 bits but assigned expression is 6-bit wide.
WARNING:Xst:1610 - "D:/ISE/ExcitedCPU/src/text_generator.vhd" line 247: Width mismatch. <nxtR> has a width of 5 bits but assigned expression is 6-bit wide.
WARNING:Xst:1610 - "D:/ISE/ExcitedCPU/src/text_generator.vhd" line 265: Width mismatch. <writeR> has a width of 5 bits but assigned expression is 6-bit wide.
WARNING:Xst:819 - "D:/ISE/ExcitedCPU/src/text_generator.vhd" line 195: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <nowR>, <nowC>, <offsetState>, <offset>, <write_char>, <flagCursor>
Entity <text_generator> analyzed. Unit <text_generator> generated.

Analyzing Entity <font_rom> in library <work> (Architecture <arch>).
Entity <font_rom> analyzed. Unit <font_rom> generated.

Analyzing Entity <MEM_WB_Register> in library <work> (Architecture <behavioral>).
Entity <MEM_WB_Register> analyzed. Unit <MEM_WB_Register> generated.

Analyzing Entity <Hazard> in library <work> (Architecture <behavioral>).
Entity <Hazard> analyzed. Unit <Hazard> generated.

Analyzing Entity <ram12dataMux2> in library <work> (Architecture <behavioral>).
Entity <ram12dataMux2> analyzed. Unit <ram12dataMux2> generated.

Analyzing Entity <memtoregMux2> in library <work> (Architecture <behave>).
Entity <memtoregMux2> analyzed. Unit <memtoregMux2> generated.

Analyzing Entity <alubsrcMux2> in library <work> (Architecture <behave>).
Entity <alubsrcMux2> analyzed. Unit <alubsrcMux2> generated.

Analyzing Entity <forwardEMux4> in library <work> (Architecture <behave>).
Entity <forwardEMux4> analyzed. Unit <forwardEMux4> generated.

Analyzing Entity <forwardDMux2> in library <work> (Architecture <behave>).
Entity <forwardDMux2> analyzed. Unit <forwardDMux2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <temp_data<15>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<2>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<3>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<4>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<5>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<6>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<7>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<10>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<8>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<11>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<9>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<12>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<13>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<14>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <fredivider>.
    Related source file is "D:/ISE/ExcitedCPU/src/fredivider.vhd".
WARNING:Xst:1780 - Signal <b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit up counter for signal <data>.
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <fredivider> synthesized.


Synthesizing Unit <boot>.
    Related source file is "D:/ISE/ExcitedCPU/src/boot.vhd".
WARNING:Xst:646 - Signal <cur_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <flash_oe> equivalent to <flash_ce> has been removed
    Found 16-bit tristate buffer for signal <flash_data>.
    Found 22-bit register for signal <flash_addr>.
    Found 1-bit register for signal <booting>.
    Found 1-bit register for signal <flash_ce>.
    Found 16-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <boot> synthesized.


Synthesizing Unit <pcmux>.
    Related source file is "D:/ISE/ExcitedCPU/src/pcmux.vhd".
Unit <pcmux> synthesized.


Synthesizing Unit <pc>.
    Related source file is "D:/ISE/ExcitedCPU/src/pc.vhd".
WARNING:Xst:647 - Input <stay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <pc_plus_one>.
    Found 16-bit register for signal <pc_register>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pc> synthesized.


Synthesizing Unit <ram2memflashMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/ram2memflashMux2.vhd".
Unit <ram2memflashMux2> synthesized.


Synthesizing Unit <ram2controlMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/ram2controlMux2.vhd".
Unit <ram2controlMux2> synthesized.


Synthesizing Unit <ram2>.
    Related source file is "D:/ISE/ExcitedCPU/src/ram2.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <RAM2_Addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <RAM2_Data>.
    Summary:
	inferred  16 Tristate(s).
Unit <ram2> synthesized.


Synthesizing Unit <pcwriteMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/pcwriteMux2.vhd".
WARNING:Xst:647 - Input <flash_addr<21:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pcwriteMux2> synthesized.


Synthesizing Unit <IF_ID_Register>.
    Related source file is "D:/ISE/ExcitedCPU/src/IF_ID_Register.vhd".
WARNING:Xst:1780 - Signal <start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | flush                     (negative)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <OutInst>.
    Found 16-bit register for signal <OutPC>.
    Found 8-bit register for signal <int_code>.
    Found 16-bit subtractor for signal <OutPC$addsub0000> created at line 60.
    Found 16-bit comparator greatequal for signal <state$cmp_ge0000> created at line 55.
    Found 16-bit comparator less for signal <state$cmp_lt0000> created at line 55.
    Found 16-bit register for signal <tem_pc>.
    Found 16-bit register for signal <tmp_inst>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  56 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <IF_ID_Register> synthesized.


Synthesizing Unit <controller>.
    Related source file is "D:/ISE/ExcitedCPU/src/controller.vhd".
WARNING:Xst:737 - Found 12-bit latch for signal <IMM_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <IMM_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 11-bit latch for signal <IMM_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 4-bit latch for signal <cs.RegWrite_Addr$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 16-bit latch for signal <cs.Imm$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <cs.ALU_B_Src$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 3-bit latch for signal <cs.JumpType$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 4-bit latch for signal <cs.ALU_Op$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <cs.MemtoReg$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <cs.RegWrite$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 4-bit latch for signal <cs.REGF_B$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 4-bit latch for signal <cs.REGF_A$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 2-bit latch for signal <cs.MEMControl$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <IMM_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <controller> synthesized.


Synthesizing Unit <registerfile>.
    Related source file is "D:/ISE/ExcitedCPU/src/registerfile.vhd".
    Found 16-bit 16-to-1 multiplexer for signal <REGF_OutA>.
    Found 16-bit 16-to-1 multiplexer for signal <REGF_OutB>.
    Found 256-bit register for signal <regs>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <regs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 240 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <registerfile> synthesized.


Synthesizing Unit <comparator>.
    Related source file is "D:/ISE/ExcitedCPU/src/comparator.vhd".
WARNING:Xst:647 - Input <RegA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <Jump>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <comparator> synthesized.


Synthesizing Unit <id_exe_register>.
    Related source file is "D:/ISE/ExcitedCPU/src/ID_EXE_Register.vhd".
    Found 1-bit register for signal <Out_RegWrite>.
    Found 1-bit register for signal <Out_Jump>.
    Found 1-bit register for signal <OUT_IS_SW>.
    Found 16-bit register for signal <Out_Imm>.
    Found 1-bit register for signal <Out_MemtoReg>.
    Found 4-bit register for signal <Out_ALU_Op>.
    Found 4-bit register for signal <Out_Rs>.
    Found 4-bit register for signal <Out_Rt>.
    Found 1-bit register for signal <Out_ALU_B_Src>.
    Found 16-bit register for signal <Out_ALU_A>.
    Found 16-bit register for signal <Out_ALU_B>.
    Found 3-bit register for signal <Out_JumpType>.
    Found 4-bit register for signal <Out_RegWriteAddr>.
    Found 2-bit register for signal <Out_RAM1_Control>.
    Summary:
	inferred  70 D-type flip-flop(s).
Unit <id_exe_register> synthesized.


Synthesizing Unit <alu>.
    Related source file is "D:/ISE/ExcitedCPU/src/alu.vhd".
    Found 17-bit subtractor for signal <tmp_res$sub0000> created at line 48.
    Found 16-bit comparator equal for signal <tmp_res_0$cmp_eq0009> created at line 51.
    Found 16-bit adder for signal <tmp_res_15_0$add0000> created at line 26.
    Found 16-bit shifter logical left for signal <tmp_res_15_0$shift0002> created at line 39.
    Found 16-bit shifter arithmetic right for signal <tmp_res_15_0$shift0003> created at line 45.
    Found 16-bit subtractor for signal <tmp_res_15_0$sub0000> created at line 28.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu> synthesized.


Synthesizing Unit <JumpAddrMux>.
    Related source file is "D:/ISE/ExcitedCPU/src/JumpAddrMux.vhd".
Unit <JumpAddrMux> synthesized.


Synthesizing Unit <EXE_MEM_Register>.
    Related source file is "D:/ISE/ExcitedCPU/src/EXE_MEM_Register.vhd".
    Found 16-bit register for signal <Out_RAM1_InData>.
    Found 1-bit register for signal <Out_RegWrite>.
    Found 16-bit register for signal <Out_RAM1_Addr>.
    Found 16-bit register for signal <Out_ALUResult>.
    Found 1-bit register for signal <Out_MemtoReg>.
    Found 4-bit register for signal <Out_RegWriteAddr>.
    Found 2-bit register for signal <Out_RAM1_Control>.
    Summary:
	inferred  52 D-type flip-flop(s).
Unit <EXE_MEM_Register> synthesized.


Synthesizing Unit <MEM_WB_Register>.
    Related source file is "D:/ISE/ExcitedCPU/src/MEM_WB_Register.vhd".
    Found 1-bit register for signal <Out_RegWrite>.
    Found 16-bit register for signal <Out_ALUResult>.
    Found 1-bit register for signal <Out_MemtoReg>.
    Found 16-bit register for signal <Out_MemData>.
    Found 4-bit register for signal <Out_RegWriteAddr>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <MEM_WB_Register> synthesized.


Synthesizing Unit <Hazard>.
    Related source file is "D:/ISE/ExcitedCPU/src/Hazard.vhd".
    Found 4-bit comparator equal for signal <branchstall$cmp_eq0000> created at line 57.
    Found 4-bit comparator equal for signal <branchstall$cmp_eq0001> created at line 57.
    Found 4-bit comparator equal for signal <forwardaD$cmp_eq0000> created at line 29.
    Found 4-bit comparator equal for signal <forwardaE$cmp_eq0000> created at line 40.
    Found 4-bit comparator equal for signal <forwardaE$cmp_eq0001> created at line 41.
    Found 4-bit comparator equal for signal <forwardbD$cmp_eq0000> created at line 32.
    Found 4-bit comparator equal for signal <forwardbE$cmp_eq0000> created at line 47.
    Found 4-bit comparator equal for signal <forwardbE$cmp_eq0001> created at line 48.
    Found 16-bit comparator greatequal for signal <swstall$cmp_ge0000> created at line 62.
    Found 16-bit comparator less for signal <swstall$cmp_lt0000> created at line 62.
    Summary:
	inferred  10 Comparator(s).
Unit <Hazard> synthesized.


Synthesizing Unit <ram12dataMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/ram12dataMux2.vhd".
Unit <ram12dataMux2> synthesized.


Synthesizing Unit <memtoregMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/memtoregMux2.vhd".
Unit <memtoregMux2> synthesized.


Synthesizing Unit <alubsrcMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/alubsrcMux2.vhd".
Unit <alubsrcMux2> synthesized.


Synthesizing Unit <forwardEMux4>.
    Related source file is "D:/ISE/ExcitedCPU/src/forwardEMux4.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <y>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 3-to-1 multiplexer for signal <y$mux0000>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <forwardEMux4> synthesized.


Synthesizing Unit <forwardDMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/forwardDMux2.vhd".
Unit <forwardDMux2> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "D:/ISE/ExcitedCPU/src/debounce.vhd".
    Found 1-bit register for signal <result>.
    Found 9-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflops>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <fredivider_vga>.
    Related source file is "D:/ISE/ExcitedCPU/src/fredivider_vga.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fredivider_vga> synthesized.


Synthesizing Unit <vga_controller>.
    Related source file is "D:/ISE/ExcitedCPU/src/vga_controller.vhd".
    Found 1-bit register for signal <h_sync>.
    Found 32-bit register for signal <row>.
    Found 32-bit register for signal <column>.
    Found 1-bit register for signal <disp_ena>.
    Found 1-bit register for signal <v_sync>.
    Found 11-bit comparator less for signal <column$cmp_lt0000> created at line 101.
    Found 11-bit register for signal <h_count>.
    Found 11-bit adder for signal <h_count$addsub0000> created at line 76.
    Found 11-bit comparator less for signal <h_count$cmp_lt0000> created at line 75.
    Found 11-bit comparator greater for signal <h_sync$cmp_gt0000> created at line 87.
    Found 11-bit comparator less for signal <h_sync$cmp_lt0000> created at line 87.
    Found 11-bit comparator less for signal <row$cmp_lt0000> created at line 104.
    Found 11-bit register for signal <v_count>.
    Found 11-bit adder for signal <v_count$addsub0000> created at line 80.
    Found 11-bit comparator less for signal <v_count$cmp_lt0001> created at line 79.
    Found 11-bit comparator greater for signal <v_sync$cmp_gt0000> created at line 94.
    Found 11-bit comparator less for signal <v_sync$cmp_lt0000> created at line 94.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <vga_controller> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "D:/ISE/ExcitedCPU/src/font_rom.vhd".
    Found 2048x8-bit ROM for signal <data$rom0000> created at line 2247.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <ps2_keyboard>.
    Related source file is "D:/ISE/ExcitedCPU/src/ps2_keyboard.vhd".
    Found 1-bit register for signal <ps2_code_new>.
    Found 8-bit register for signal <ps2_code>.
    Found 12-bit up counter for signal <count_idle>.
    Found 1-bit xor9 for signal <error$xor0000> created at line 83.
    Found 11-bit register for signal <ps2_word>.
    Found 2-bit register for signal <sync_ffs>.
    Summary:
	inferred   1 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <ps2_keyboard> synthesized.


Synthesizing Unit <text_generator>.
    Related source file is "D:/ISE/ExcitedCPU/src/text_generator.vhd".
WARNING:Xst:647 - Input <row<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <column<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <write_char<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <tmp1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nxtAddr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nowAddr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flagCursorWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flagCharWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cmp2b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cmp2a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cmp1b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cmp1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_y<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_x<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_x<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 5-bit latch for signal <writeR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 12-bit latch for signal <writeAddr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 7-bit latch for signal <writeC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 7-bit latch for signal <writeChar>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit adder for signal <addr_y>.
    Found 25-bit register for signal <countCursor>.
    Found 1-bit register for signal <flagCursor>.
    Found 1-bit 8-to-1 multiplexer for signal <font_bit>.
    Found 7-bit register for signal <nowC>.
    Found 5-bit register for signal <nowR>.
    Found 7-bit subtractor for signal <nxtC$addsub0000> created at line 226.
    Found 7-bit adder for signal <nxtC$addsub0001> created at line 253.
    Found 25-bit adder for signal <nxtCountCursor$addsub0000> created at line 275.
    Found 5-bit adder for signal <nxtR$addsub0000> created at line 247.
    Found 5-bit register for signal <offset>.
    Found 5-bit adder for signal <offset$addsub0000> created at line 241.
    Found 1-bit register for signal <offsetState>.
    Found 5-bit subtractor for signal <readR$addsub0000> created at line 130.
    Found 6-bit comparator greater for signal <readR$cmp_gt0000> created at line 129.
    Found 5-bit adder for signal <tReadR$addsub0000> created at line 127.
    Found 6-bit comparator less for signal <tReadR$cmp_lt0000> created at line 124.
    Found 5-bit adder for signal <writeR$addsub0000> created at line 265.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <text_generator> synthesized.


Synthesizing Unit <ps2_keyboard_to_ascii>.
    Related source file is "D:/ISE/ExcitedCPU/src/ps2_keyboard_to_ascii.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | ready                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit register for signal <ascii_code>.
    Found 1-bit register for signal <ascii_new>.
    Found 8-bit register for signal <ascii>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <caps_lock>.
    Found 1-bit register for signal <control_l>.
    Found 1-bit register for signal <control_r>.
    Found 1-bit register for signal <e0_code>.
    Found 1-bit register for signal <prev_ps2_code_new>.
    Found 1-bit register for signal <shift_l>.
    Found 1-bit register for signal <shift_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
Unit <ps2_keyboard_to_ascii> synthesized.


Synthesizing Unit <vga_test>.
    Related source file is "D:/ISE/ExcitedCPU/src/vga_test.vhd".
WARNING:Xst:646 - Signal <n_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n_blank> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit subtractor for signal <column_minus>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <vga_test> synthesized.


Synthesizing Unit <RAM1>.
    Related source file is "D:/ISE/ExcitedCPU/src/ram1.vhd".
WARNING:Xst:1780 - Signal <vga_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <data_src>.
WARNING:Xst:737 - Found 1-bit latch for signal <ram1_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ram1_oe>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ram1_we>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <port_oe>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <temp_data_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <temp_data_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <port_we>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <mem_data>.
    Found 16-bit comparator greatequal for signal <data_src$cmp_ge0000> created at line 120.
    Found 16-bit comparator less for signal <data_src$cmp_lt0000> created at line 120.
    Summary:
	inferred   2 Comparator(s).
	inferred  16 Tristate(s).
Unit <RAM1> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "D:/ISE/ExcitedCPU/src/CPU.vhd".
WARNING:Xst:647 - Input <debug_input<15:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <debug_input<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <next_pc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hazard_ram2_Indata_mux> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hazard_pc_pause> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hazard_if_id_pause> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <alu_a_te> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RAM2Control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <out_ter_clk>.
    Found 1-bit register for signal <out_ter_last>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <CPU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 2048x8-bit ROM                                        : 1
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 1
 11-bit adder                                          : 2
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
 17-bit subtractor                                     : 1
 25-bit adder                                          : 1
 32-bit subtractor                                     : 1
 5-bit adder                                           : 4
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Counters                                             : 5
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 98
 1-bit register                                        : 46
 11-bit register                                       : 4
 16-bit register                                       : 29
 2-bit register                                        : 2
 22-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 6
 5-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 29
 1-bit latch                                           : 11
 11-bit latch                                          : 1
 12-bit latch                                          : 2
 16-bit latch                                          : 4
 2-bit latch                                           : 1
 3-bit latch                                           : 1
 4-bit latch                                           : 4
 5-bit latch                                           : 2
 7-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 25
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 6
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 3
 16-bit comparator less                                : 3
 4-bit comparator equal                                : 8
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 5
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 3-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Tristates                                            : 18
 1-bit tristate buffer                                 : 16
 16-bit tristate buffer                                : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uram1/ups2keyboard/state/FSM> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 ready     | 00
 new_code  | 01
 translate | 10
 output    | 11
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uif_id_register/state/FSM> on signal <state[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 0001  | 000000000010
 0010  | 000000000100
 0011  | 000000001000
 0100  | 000000010000
 0101  | 000000100000
 0110  | 000001000000
 0111  | 000010000000
 1000  | 000100000000
 1001  | 001000000000
 1010  | 010000000000
 1011  | 100000000000
-----------------------
Reading core <ipcore_dir/video_ram.ngc>.
Loading core <video_ram> for timing and area information for instance <uvideo_ram>.
INFO:Xst:2261 - The FF/Latch <flash_addr_16> in Unit <uboot> is equivalent to the following 5 FFs/Latches, which will be removed : <flash_addr_17> <flash_addr_18> <flash_addr_19> <flash_addr_20> <flash_addr_21> 
INFO:Xst:2261 - The FF/Latch <int_code_0> in Unit <uif_id_register> is equivalent to the following 6 FFs/Latches, which will be removed : <int_code_1> <int_code_2> <int_code_3> <int_code_5> <int_code_6> <int_code_7> 
INFO:Xst:2261 - The FF/Latch <column_11> in Unit <uController> is equivalent to the following 20 FFs/Latches, which will be removed : <column_12> <column_13> <column_14> <column_15> <column_16> <column_17> <column_18> <column_19> <column_20> <column_21> <column_22> <column_23> <column_24> <column_25> <column_26> <column_27> <column_28> <column_29> <column_30> <column_31> 
INFO:Xst:2261 - The FF/Latch <row_11> in Unit <uController> is equivalent to the following 20 FFs/Latches, which will be removed : <row_12> <row_13> <row_14> <row_15> <row_16> <row_17> <row_18> <row_19> <row_20> <row_21> <row_22> <row_23> <row_24> <row_25> <row_26> <row_27> <row_28> <row_29> <row_30> <row_31> 
WARNING:Xst:1710 - FF/Latch <flash_addr_16> (without init value) has a constant value of 0 in block <uboot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_code_0> (without init value) has a constant value of 0 in block <uif_id_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <column_11> (without init value) has a constant value of 0 in block <uController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <row_9> of sequential type is unconnected in block <uController>.
WARNING:Xst:2677 - Node <row_10> of sequential type is unconnected in block <uController>.
WARNING:Xst:2677 - Node <row_11> of sequential type is unconnected in block <uController>.
WARNING:Xst:2404 -  FFs/Latches <flash_addr<21:16>> (without init value) have a constant value of 0 in block <boot>.
WARNING:Xst:2404 -  FFs/Latches <row<31:11>> (without init value) have a constant value of 0 in block <vga_controller>.
WARNING:Xst:2404 -  FFs/Latches <column<31:11>> (without init value) have a constant value of 0 in block <vga_controller>.
WARNING:Xst:2404 -  FFs/Latches <int_code<7:5>> (without init value) have a constant value of 0 in block <IF_ID_Register>.

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3044 - The ROM <Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 1
 2048x8-bit single-port block RAM                      : 1
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 1
 11-bit adder                                          : 2
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
 17-bit subtractor                                     : 1
 25-bit adder                                          : 1
 32-bit subtractor                                     : 1
 5-bit adder                                           : 4
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Counters                                             : 5
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 674
 Flip-Flops                                            : 674
# Latches                                              : 29
 1-bit latch                                           : 11
 11-bit latch                                          : 1
 12-bit latch                                          : 2
 16-bit latch                                          : 4
 2-bit latch                                           : 1
 3-bit latch                                           : 1
 4-bit latch                                           : 4
 5-bit latch                                           : 2
 7-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 25
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 6
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 3
 16-bit comparator less                                : 3
 4-bit comparator equal                                : 8
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 35
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 3-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <int_code_0> (without init value) has a constant value of 0 in block <IF_ID_Register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_code_1> (without init value) has a constant value of 0 in block <IF_ID_Register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_code_2> (without init value) has a constant value of 0 in block <IF_ID_Register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_code_3> (without init value) has a constant value of 0 in block <IF_ID_Register>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <10> in Unit <LPM_LATCH_5> is equivalent to the following 10 FFs/Latches, which will be removed : <9> <8> <7> <6> <5> <4> <3> <2> <1> <0> 
INFO:Xst:2261 - The FF/Latch <11> in Unit <LPM_LATCH_3> is equivalent to the following 11 FFs/Latches, which will be removed : <10> <9> <8> <7> <6> <5> <4> <3> <2> <1> <0> 
INFO:Xst:2261 - The FF/Latch <IMM_5_0> in Unit <controller> is equivalent to the following 4 FFs/Latches, which will be removed : <IMM_5_1> <IMM_5_2> <IMM_5_3> <IMM_5_4> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_10> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_10> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_11> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_11> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_12> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_12> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_13> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_13> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_14> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_14> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_15> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_15> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_0> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_0> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_1> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_1> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_2> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_2> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_3> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_3> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_4> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_4> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_5> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_5> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_6> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_6> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_7> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_7> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_8> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_8> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_9> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_9> 
INFO:Xst:2261 - The FF/Latch <IMM_8_0> in Unit <controller> is equivalent to the following 7 FFs/Latches, which will be removed : <IMM_8_1> <IMM_8_2> <IMM_8_3> <IMM_8_4> <IMM_8_5> <IMM_8_6> <IMM_8_7> 
INFO:Xst:2261 - The FF/Latch <cs.Imm_mux0000_11> in Unit <controller> is equivalent to the following 4 FFs/Latches, which will be removed : <cs.Imm_mux0000_12> <cs.Imm_mux0000_13> <cs.Imm_mux0000_14> <cs.Imm_mux0000_15> 
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: tmp_res_15_0_shift0001<15>.

Optimizing unit <CPU> ...

Optimizing unit <pc> ...

Optimizing unit <alu> ...

Optimizing unit <Hazard> ...

Optimizing unit <vga_controller> ...

Optimizing unit <IF_ID_Register> ...

Optimizing unit <controller> ...

Optimizing unit <registerfile> ...

Optimizing unit <id_exe_register> ...

Optimizing unit <EXE_MEM_Register> ...

Optimizing unit <MEM_WB_Register> ...

Optimizing unit <ps2_keyboard> ...

Optimizing unit <text_generator> ...

Optimizing unit <ps2_keyboard_to_ascii> ...
WARNING:Xst:2677 - Node <uram1/uvga/uController/column_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <uram1/uvga/uController/row_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <uram1/uvga/uController/row_9> of sequential type is unconnected in block <CPU>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <uid_exe_register/Out_Imm_15> in Unit <CPU> is equivalent to the following 4 FFs/Latches, which will be removed : <uid_exe_register/Out_Imm_14> <uid_exe_register/Out_Imm_13> <uid_exe_register/Out_Imm_12> <uid_exe_register/Out_Imm_11> 
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 14.

Final Macro Processing ...

Processing Unit <CPU> :
	Found 2-bit shift register for signal <uram1/ups2keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_0>.
	Found 2-bit shift register for signal <uram1/ups2keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_0>.
Unit <CPU> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 710
 Flip-Flops                                            : 710
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 169

Cell Usage :
# BELS                             : 3437
#      GND                         : 2
#      INV                         : 43
#      LUT1                        : 111
#      LUT2                        : 156
#      LUT2_L                      : 3
#      LUT3                        : 701
#      LUT3_D                      : 19
#      LUT3_L                      : 13
#      LUT4                        : 1207
#      LUT4_D                      : 54
#      LUT4_L                      : 43
#      MUXCY                       : 531
#      MUXF5                       : 272
#      MUXF6                       : 67
#      MUXF7                       : 33
#      VCC                         : 2
#      XORCY                       : 180
# FlipFlops/Latches                : 839
#      FD                          : 9
#      FD_1                        : 11
#      FDC                         : 145
#      FDC_1                       : 16
#      FDCE                        : 70
#      FDCE_1                      : 226
#      FDCP                        : 1
#      FDE                         : 157
#      FDP                         : 18
#      FDPE                        : 2
#      FDPE_1                      : 14
#      FDR                         : 10
#      FDR_1                       : 2
#      FDRE                        : 30
#      FDS                         : 1
#      LD                          : 63
#      LD_1                        : 33
#      LDCP                        : 31
# RAMS                             : 3
#      RAMB16_S4_S4                : 2
#      RAMB16_S9                   : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 165
#      IBUF                        : 22
#      IOBUF                       : 48
#      OBUF                        : 95
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                     1253  out of   8672    14%  
 Number of Slice Flip Flops:            818  out of  17344     4%  
 Number of 4 input LUTs:               2352  out of  17344    13%  
    Number used as logic:              2350
    Number used as Shift registers:       2
 Number of IOs:                         169
 Number of bonded IOBs:                 166  out of    250    66%  
    IOB Flip Flops:                      21
 Number of BRAMs:                         3  out of     28    10%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+---------------------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                             | Load  |
---------------------------------------------------------------------------------+---------------------------------------------------+-------+
ufredivider/q1                                                                   | BUFG                                              | 579   |
clk_ori                                                                          | BUFGP                                             | 82    |
N0                                                                               | NONE(uforwardAE/y_0)                              | 32    |
N1                                                                               | NONE(uram2/RAM2_Addr_15)                          | 16    |
uram1/ram1_en_not0001(uram1/ram1_en_not00011:O)                                  | NONE(*)(uram1/ram1_en)                            | 1     |
uram1/ram1_oe_not0001(uram1/ram1_oe_not0001:O)                                   | NONE(*)(uram1/ram1_oe)                            | 2     |
uram1/port_oe_not0001(uram1/port_oe_not0001:O)                                   | NONE(*)(uram1/port_oe)                            | 2     |
uram1/temp_data_0_not0001(uram1/temp_data_0_not000151:O)                         | NONE(*)(uram1/temp_data_0)                        | 2     |
ucomparator/Jump_and0000(ucomparator/Jump_and00001:O)                            | NONE(*)(ucomparator/Jump)                         | 1     |
uram1/uvga/ufredivider/q1                                                        | BUFG                                              | 47    |
ucontroller/cs_RegWrite_Addr_not00011(ucontroller/cs_RegWrite_Addr_not0001292:O) | BUFG(*)(ucontroller/cs.Imm_mux0000_11)            | 36    |
ucontroller/IMM_12_cmp_eq0000(ucontroller/IMM_12_cmp_eq00001:O)                  | NONE(*)(ucontroller/IMM_12_11)                    | 1     |
ucontroller/IMM_11_not0001(ucontroller/cs_REGF_A_or000211:O)                     | NONE(*)(ucontroller/IMM_11_10)                    | 1     |
ucontroller/IMM_8_not0001(ucontroller/IMM_8_not000159:O)                         | NONE(*)(ucontroller/IMM_8_0)                      | 1     |
ucontroller/IMM_5_cmp_eq0000(ucontroller/IMM_5_cmp_eq00002_f5:O)                 | NONE(*)(ucontroller/IMM_5_0)                      | 1     |
uram1/uvga/uTextGen/writeR_cmp_eq00001(uram1/uvga/uTextGen/writeR_cmp_eq000015:O)| BUFG(*)(uram1/uvga/uTextGen/writeAddr_11)         | 31    |
uram1/ups2keyboard/ps2_keyboard_0/debounce_ps2_clk/result                        | NONE(uram1/ups2keyboard/ps2_keyboard_0/ps2_word_0)| 11    |
---------------------------------------------------------------------------------+---------------------------------------------------+-------+
(*) These 11 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------+---------------------------------------+-------+
Control Signal                                                                         | Buffer(FF name)                       | Load  |
---------------------------------------------------------------------------------------+---------------------------------------+-------+
uexe_mem_register/Out_RegWriteAddr_Acst_inv(uregisterfile/regs_10_Acst_inv1:O)         | NONE(uexe_mem_register/Out_MemtoReg)  | 458   |
uboot/start_inv(uboot/start_inv1_INV_0:O)                                              | NONE(uboot/booting)                   | 34    |
uboot/enable_inv(uboot/enable_inv1_INV_0:O)                                            | NONE(uboot/booting)                   | 1     |
uram1/uvga/uTextGen/writeAddr_0__and0000(uram1/uvga/uTextGen/writeAddr_0__and00001:O)  | NONE(uram1/uvga/uTextGen/writeAddr_0) | 1     |
uram1/uvga/uTextGen/writeAddr_0__and0001(uram1/uvga/uTextGen/writeAddr_0__and00011:O)  | NONE(uram1/uvga/uTextGen/writeAddr_0) | 1     |
uram1/uvga/uTextGen/writeAddr_10__and0000(uram1/uvga/uTextGen/writeAddr_10__and00001:O)| NONE(uram1/uvga/uTextGen/writeAddr_10)| 1     |
uram1/uvga/uTextGen/writeAddr_10__and0001(uram1/uvga/uTextGen/writeAddr_10__and00011:O)| NONE(uram1/uvga/uTextGen/writeAddr_10)| 1     |
uram1/uvga/uTextGen/writeAddr_11__and0000(uram1/uvga/uTextGen/writeAddr_11__and00001:O)| NONE(uram1/uvga/uTextGen/writeAddr_11)| 1     |
uram1/uvga/uTextGen/writeAddr_11__and0001(uram1/uvga/uTextGen/writeAddr_11__and00011:O)| NONE(uram1/uvga/uTextGen/writeAddr_11)| 1     |
uram1/uvga/uTextGen/writeAddr_1__and0000(uram1/uvga/uTextGen/writeAddr_1__and00001:O)  | NONE(uram1/uvga/uTextGen/writeAddr_1) | 1     |
uram1/uvga/uTextGen/writeAddr_1__and0001(uram1/uvga/uTextGen/writeAddr_1__and00011:O)  | NONE(uram1/uvga/uTextGen/writeAddr_1) | 1     |
uram1/uvga/uTextGen/writeAddr_2__and0000(uram1/uvga/uTextGen/writeAddr_2__and00001:O)  | NONE(uram1/uvga/uTextGen/writeAddr_2) | 1     |
uram1/uvga/uTextGen/writeAddr_2__and0001(uram1/uvga/uTextGen/writeAddr_2__and00011:O)  | NONE(uram1/uvga/uTextGen/writeAddr_2) | 1     |
uram1/uvga/uTextGen/writeAddr_3__and0000(uram1/uvga/uTextGen/writeAddr_3__and00001:O)  | NONE(uram1/uvga/uTextGen/writeAddr_3) | 1     |
uram1/uvga/uTextGen/writeAddr_3__and0001(uram1/uvga/uTextGen/writeAddr_3__and00011:O)  | NONE(uram1/uvga/uTextGen/writeAddr_3) | 1     |
uram1/uvga/uTextGen/writeAddr_4__and0000(uram1/uvga/uTextGen/writeAddr_4__and00001:O)  | NONE(uram1/uvga/uTextGen/writeAddr_4) | 1     |
uram1/uvga/uTextGen/writeAddr_4__and0001(uram1/uvga/uTextGen/writeAddr_4__and00011:O)  | NONE(uram1/uvga/uTextGen/writeAddr_4) | 1     |
uram1/uvga/uTextGen/writeAddr_5__and0000(uram1/uvga/uTextGen/writeAddr_5__and00001:O)  | NONE(uram1/uvga/uTextGen/writeAddr_5) | 1     |
uram1/uvga/uTextGen/writeAddr_5__and0001(uram1/uvga/uTextGen/writeAddr_5__and00011:O)  | NONE(uram1/uvga/uTextGen/writeAddr_5) | 1     |
uram1/uvga/uTextGen/writeAddr_6__and0000(uram1/uvga/uTextGen/writeAddr_6__and00001:O)  | NONE(uram1/uvga/uTextGen/writeAddr_6) | 1     |
uram1/uvga/uTextGen/writeAddr_6__and0001(uram1/uvga/uTextGen/writeAddr_6__and00011:O)  | NONE(uram1/uvga/uTextGen/writeAddr_6) | 1     |
uram1/uvga/uTextGen/writeAddr_7__and0000(uram1/uvga/uTextGen/writeAddr_7__and00001:O)  | NONE(uram1/uvga/uTextGen/writeAddr_7) | 1     |
uram1/uvga/uTextGen/writeAddr_7__and0001(uram1/uvga/uTextGen/writeAddr_7__and00011:O)  | NONE(uram1/uvga/uTextGen/writeAddr_7) | 1     |
uram1/uvga/uTextGen/writeAddr_8__and0000(uram1/uvga/uTextGen/writeAddr_8__and00001:O)  | NONE(uram1/uvga/uTextGen/writeAddr_8) | 1     |
uram1/uvga/uTextGen/writeAddr_8__and0001(uram1/uvga/uTextGen/writeAddr_8__and00011:O)  | NONE(uram1/uvga/uTextGen/writeAddr_8) | 1     |
uram1/uvga/uTextGen/writeAddr_9__and0000(uram1/uvga/uTextGen/writeAddr_9__and00001:O)  | NONE(uram1/uvga/uTextGen/writeAddr_9) | 1     |
uram1/uvga/uTextGen/writeAddr_9__and0001(uram1/uvga/uTextGen/writeAddr_9__and00011:O)  | NONE(uram1/uvga/uTextGen/writeAddr_9) | 1     |
uram1/uvga/uTextGen/writeC_0__and0000(uram1/uvga/uTextGen/writeC_0__and00001:O)        | NONE(uram1/uvga/uTextGen/writeC_0)    | 1     |
uram1/uvga/uTextGen/writeC_0__and0001(uram1/uvga/uTextGen/writeC_0__and00011:O)        | NONE(uram1/uvga/uTextGen/writeC_0)    | 1     |
uram1/uvga/uTextGen/writeC_1__and0000(uram1/uvga/uTextGen/writeC_1__and00001:O)        | NONE(uram1/uvga/uTextGen/writeC_1)    | 1     |
uram1/uvga/uTextGen/writeC_1__and0001(uram1/uvga/uTextGen/writeC_1__and00011:O)        | NONE(uram1/uvga/uTextGen/writeC_1)    | 1     |
uram1/uvga/uTextGen/writeC_2__and0000(uram1/uvga/uTextGen/writeC_2__and00001:O)        | NONE(uram1/uvga/uTextGen/writeC_2)    | 1     |
uram1/uvga/uTextGen/writeC_2__and0001(uram1/uvga/uTextGen/writeC_2__and00011:O)        | NONE(uram1/uvga/uTextGen/writeC_2)    | 1     |
uram1/uvga/uTextGen/writeC_3__and0000(uram1/uvga/uTextGen/writeC_3__and00001:O)        | NONE(uram1/uvga/uTextGen/writeC_3)    | 1     |
uram1/uvga/uTextGen/writeC_3__and0001(uram1/uvga/uTextGen/writeC_3__and00011:O)        | NONE(uram1/uvga/uTextGen/writeC_3)    | 1     |
uram1/uvga/uTextGen/writeC_4__and0000(uram1/uvga/uTextGen/writeC_4__and00001:O)        | NONE(uram1/uvga/uTextGen/writeC_4)    | 1     |
uram1/uvga/uTextGen/writeC_4__and0001(uram1/uvga/uTextGen/writeC_4__and00011:O)        | NONE(uram1/uvga/uTextGen/writeC_4)    | 1     |
uram1/uvga/uTextGen/writeC_5__and0000(uram1/uvga/uTextGen/writeC_5__and00001:O)        | NONE(uram1/uvga/uTextGen/writeC_5)    | 1     |
uram1/uvga/uTextGen/writeC_5__and0001(uram1/uvga/uTextGen/writeC_5__and00011:O)        | NONE(uram1/uvga/uTextGen/writeC_5)    | 1     |
uram1/uvga/uTextGen/writeC_6__and0000(uram1/uvga/uTextGen/writeC_6__and00001:O)        | NONE(uram1/uvga/uTextGen/writeC_6)    | 1     |
uram1/uvga/uTextGen/writeC_6__and0001(uram1/uvga/uTextGen/writeC_6__and00011:O)        | NONE(uram1/uvga/uTextGen/writeC_6)    | 1     |
uram1/uvga/uTextGen/writeChar_0__and0000(uram1/uvga/uTextGen/writeChar_0__and00001:O)  | NONE(uram1/uvga/uTextGen/writeChar_0) | 1     |
uram1/uvga/uTextGen/writeChar_0__and0001(uram1/uvga/uTextGen/writeChar_0__and00011:O)  | NONE(uram1/uvga/uTextGen/writeChar_0) | 1     |
uram1/uvga/uTextGen/writeChar_1__and0000(uram1/uvga/uTextGen/writeChar_1__and00001:O)  | NONE(uram1/uvga/uTextGen/writeChar_1) | 1     |
uram1/uvga/uTextGen/writeChar_1__and0001(uram1/uvga/uTextGen/writeChar_mux0005<5>1:O)  | NONE(uram1/uvga/uTextGen/writeChar_1) | 1     |
uram1/uvga/uTextGen/writeChar_2__and0000(uram1/uvga/uTextGen/writeChar_2__and00001:O)  | NONE(uram1/uvga/uTextGen/writeChar_2) | 1     |
uram1/uvga/uTextGen/writeChar_2__and0001(uram1/uvga/uTextGen/writeChar_mux0005<4>1:O)  | NONE(uram1/uvga/uTextGen/writeChar_2) | 1     |
uram1/uvga/uTextGen/writeChar_3__and0000(uram1/uvga/uTextGen/writeChar_3__and00001:O)  | NONE(uram1/uvga/uTextGen/writeChar_3) | 1     |
uram1/uvga/uTextGen/writeChar_3__and0001(uram1/uvga/uTextGen/writeChar_mux0005<3>1:O)  | NONE(uram1/uvga/uTextGen/writeChar_3) | 1     |
uram1/uvga/uTextGen/writeChar_4__and0000(uram1/uvga/uTextGen/writeChar_4__and00001:O)  | NONE(uram1/uvga/uTextGen/writeChar_4) | 1     |
uram1/uvga/uTextGen/writeChar_4__and0001(uram1/uvga/uTextGen/writeChar_4__and00011:O)  | NONE(uram1/uvga/uTextGen/writeChar_4) | 1     |
uram1/uvga/uTextGen/writeChar_5__and0000(uram1/uvga/uTextGen/writeChar_5__and00001:O)  | NONE(uram1/uvga/uTextGen/writeChar_5) | 1     |
uram1/uvga/uTextGen/writeChar_5__and0001(uram1/uvga/uTextGen/writeChar_5__and00011:O)  | NONE(uram1/uvga/uTextGen/writeChar_5) | 1     |
uram1/uvga/uTextGen/writeChar_6__and0000(uram1/uvga/uTextGen/writeChar_6__and00001:O)  | NONE(uram1/uvga/uTextGen/writeChar_6) | 1     |
uram1/uvga/uTextGen/writeChar_6__and0001(uram1/uvga/uTextGen/writeChar_6__and00011:O)  | NONE(uram1/uvga/uTextGen/writeChar_6) | 1     |
uram1/uvga/uTextGen/writeR_0__and0000(uram1/uvga/uTextGen/writeR_0__and00001:O)        | NONE(uram1/uvga/uTextGen/writeR_0)    | 1     |
uram1/uvga/uTextGen/writeR_0__and0001(uram1/uvga/uTextGen/writeR_0__and00011:O)        | NONE(uram1/uvga/uTextGen/writeR_0)    | 1     |
uram1/uvga/uTextGen/writeR_1__and0000(uram1/uvga/uTextGen/writeR_1__and00001:O)        | NONE(uram1/uvga/uTextGen/writeR_1)    | 1     |
uram1/uvga/uTextGen/writeR_1__and0001(uram1/uvga/uTextGen/writeR_1__and00011:O)        | NONE(uram1/uvga/uTextGen/writeR_1)    | 1     |
uram1/uvga/uTextGen/writeR_2__and0000(uram1/uvga/uTextGen/writeR_2__and00001:O)        | NONE(uram1/uvga/uTextGen/writeR_2)    | 1     |
uram1/uvga/uTextGen/writeR_2__and0001(uram1/uvga/uTextGen/writeR_2__and00011:O)        | NONE(uram1/uvga/uTextGen/writeR_2)    | 1     |
uram1/uvga/uTextGen/writeR_3__and0000(uram1/uvga/uTextGen/writeR_3__and00001:O)        | NONE(uram1/uvga/uTextGen/writeR_3)    | 1     |
uram1/uvga/uTextGen/writeR_3__and0001(uram1/uvga/uTextGen/writeR_3__and00011:O)        | NONE(uram1/uvga/uTextGen/writeR_3)    | 1     |
uram1/uvga/uTextGen/writeR_4__and0000(uram1/uvga/uTextGen/writeR_4__and00001:O)        | NONE(uram1/uvga/uTextGen/writeR_4)    | 1     |
uram1/uvga/uTextGen/writeR_4__and0001(uram1/uvga/uTextGen/writeR_4__and00011:O)        | NONE(uram1/uvga/uTextGen/writeR_4)    | 1     |
---------------------------------------------------------------------------------------+---------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.747ns (Maximum Frequency: 56.349MHz)
   Minimum input arrival time before clock: 9.228ns
   Maximum output required time after clock: 22.726ns
   Maximum combinational path delay: 17.782ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ufredivider/q1'
  Clock period: 17.747ns (frequency: 56.349MHz)
  Total number of paths / destination ports: 608132 / 963
-------------------------------------------------------------------------
Delay:               17.747ns (Levels of Logic = 15)
  Source:            uid_exe_register/Out_Rt_3 (FF)
  Destination:       upc/pc_register_14 (FF)
  Source Clock:      ufredivider/q1 rising
  Destination Clock: ufredivider/q1 rising

  Data Path: uid_exe_register/Out_Rt_3 to upc/pc_register_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  uid_exe_register/Out_Rt_3 (uid_exe_register/Out_Rt_3)
     LUT4_D:I0->O          1   0.704   0.424  uhazard/forwardbE_cmp_eq0000453 (uhazard/forwardbE_cmp_eq0000453)
     LUT4:I3->O            1   0.704   0.424  uhazard/forwardbE<0>89_SW0 (N1128)
     LUT4:I3->O           33   0.704   1.342  uhazard/forwardbE<0>89 (forwardbe<0>)
     LUT4:I1->O            1   0.704   0.000  ufowrwardBE/Mmux_y_mux000021 (ufowrwardBE/Mmux_y_mux00002)
     MUXF5:I1->O           1   0.321   0.000  ufowrwardBE/Mmux_y_mux00002_f5 (ufowrwardBE/y_mux0000<0>)
     LD_1:D->Q            11   0.452   0.968  ufowrwardBE/y_0 (ufowrwardBE/y_0)
     LUT3_D:I2->O          5   0.704   0.637  ualubsrcMux2/y<0>1_1 (ualubsrcMux2/y<0>1)
     LUT4:I3->O            1   0.704   0.000  ualu/tmp_res_9_cmp_eq0006531 (ualu/tmp_res_9_cmp_eq0006531)
     MUXF5:I1->O           3   0.321   0.535  ualu/tmp_res_9_cmp_eq000653_f5 (ualu/tmp_res_9_cmp_eq000653)
     LUT4_D:I3->LO         1   0.704   0.135  ualu/tmp_res_9_cmp_eq000664_1 (N1259)
     LUT3:I2->O           16   0.704   1.034  ualu/tmp_res_6_mux0000110 (ualu/tmp_res_1_mux0000144)
     MUXF5:S->O            1   0.739   0.424  ualu/tmp_res_14_mux0000209_SW0 (N703)
     LUT4_L:I3->LO         1   0.704   0.104  ualu/tmp_res_14_mux0000234_SW0 (N576)
     LUT4:I3->O            2   0.704   0.482  uJumpAddrMux/OutAddr<14>1 (Jump_AddrE<14>)
     LUT3:I2->O            1   0.704   0.000  upc/pc_register_mux0001<14> (upc/pc_register_mux0001<14>)
     FDC:D                     0.308          upc/pc_register_14
    ----------------------------------------
    Total                     17.747ns (10.476ns logic, 7.271ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_ori'
  Clock period: 11.033ns (frequency: 90.639MHz)
  Total number of paths / destination ports: 4009 / 171
-------------------------------------------------------------------------
Delay:               11.033ns (Levels of Logic = 7)
  Source:            uram1/ups2keyboard/ps2_keyboard_0/ps2_code_6 (FF)
  Destination:       uram1/ups2keyboard/ascii_7 (FF)
  Source Clock:      clk_ori rising
  Destination Clock: clk_ori rising

  Data Path: uram1/ups2keyboard/ps2_keyboard_0/ps2_code_6 to uram1/ups2keyboard/ascii_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             37   0.591   1.439  uram1/ups2keyboard/ps2_keyboard_0/ps2_code_6 (uram1/ups2keyboard/ps2_keyboard_0/ps2_code_6)
     LUT4:I0->O           10   0.704   1.057  uram1/ups2keyboard/ascii_0_cmp_eq000811 (uram1/ups2keyboard/N38)
     LUT4:I0->O            3   0.704   0.706  uram1/ups2keyboard/ascii_0_cmp_eq00391 (uram1/ups2keyboard/ascii_0_cmp_eq0039)
     LUT4:I0->O            1   0.704   0.595  uram1/ups2keyboard/ascii_7_mux000090 (uram1/ups2keyboard/ascii_7_mux000090)
     LUT4:I0->O            1   0.704   0.499  uram1/ups2keyboard/ascii_7_mux000092_SW1_SW0 (N871)
     LUT4:I1->O            1   0.704   0.455  uram1/ups2keyboard/ascii_7_mux0000107 (uram1/ups2keyboard/ascii_7_mux0000107)
     LUT4:I2->O            1   0.704   0.455  uram1/ups2keyboard/ascii_7_mux0000372 (uram1/ups2keyboard/ascii_7_mux0000372)
     LUT3:I2->O            1   0.704   0.000  uram1/ups2keyboard/ascii_7_mux00004211 (uram1/ups2keyboard/ascii_7_mux0000421)
     FDS:D                     0.308          uram1/ups2keyboard/ascii_7
    ----------------------------------------
    Total                     11.033ns (5.827ns logic, 5.206ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uram1/uvga/ufredivider/q1'
  Clock period: 10.659ns (frequency: 93.818MHz)
  Total number of paths / destination ports: 5277 / 98
-------------------------------------------------------------------------
Delay:               10.659ns (Levels of Logic = 11)
  Source:            uram1/uvga/uController/h_count_0 (FF)
  Destination:       uram1/uvga/uController/v_sync (FF)
  Source Clock:      uram1/uvga/ufredivider/q1 rising
  Destination Clock: uram1/uvga/ufredivider/q1 rising

  Data Path: uram1/uvga/uController/h_count_0 to uram1/uvga/uController/v_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  uram1/uvga/uController/h_count_0 (uram1/uvga/uController/h_count_0)
     LUT4:I0->O            1   0.704   0.000  uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_lut<0> (uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_cy<0> (uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_cy<1> (uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_cy<2> (uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_cy<3> (uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_cy<3>)
     MUXCY:CI->O          31   0.459   1.341  uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_cy<4> (uram1/uvga/uController/Mcompar_h_count_cmp_lt0000_cy<4>)
     LUT3:I1->O            6   0.704   0.748  uram1/uvga/uController/v_count_mux0001<0>11 (uram1/uvga/uController/N0)
     LUT4:I1->O            3   0.704   0.706  uram1/uvga/uController/v_count_mux0001<1>1 (uram1/uvga/uController/v_count_mux0001<1>)
     LUT2:I0->O            1   0.704   0.424  uram1/uvga/uController/v_sync_or000028_SW0 (N852)
     LUT4:I3->O            1   0.704   0.595  uram1/uvga/uController/v_sync_or000059_SW0 (N850)
     LUT4:I0->O            1   0.704   0.000  uram1/uvga/uController/v_sync_or000071 (uram1/uvga/uController/v_sync_or0000)
     FDP:D                     0.308          uram1/uvga/uController/v_sync
    ----------------------------------------
    Total                     10.659ns (6.223ns logic, 4.436ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uram1/uvga/uTextGen/writeR_cmp_eq00001'
  Clock period: 1.515ns (frequency: 660.066MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.515ns (Levels of Logic = 0)
  Source:            uram1/uvga/uTextGen/writeR_4 (LATCH)
  Destination:       uram1/uvga/uTextGen/writeAddr_11 (LATCH)
  Source Clock:      uram1/uvga/uTextGen/writeR_cmp_eq00001 falling
  Destination Clock: uram1/uvga/uTextGen/writeR_cmp_eq00001 falling

  Data Path: uram1/uvga/uTextGen/writeR_4 to uram1/uvga/uTextGen/writeAddr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             3   0.676   0.531  uram1/uvga/uTextGen/writeR_4 (uram1/uvga/uTextGen/writeR_4)
     LDCP:D                    0.308          uram1/uvga/uTextGen/writeAddr_11
    ----------------------------------------
    Total                      1.515ns (0.984ns logic, 0.531ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uram1/ups2keyboard/ps2_keyboard_0/debounce_ps2_clk/result'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            uram1/ups2keyboard/ps2_keyboard_0/ps2_word_1 (FF)
  Destination:       uram1/ups2keyboard/ps2_keyboard_0/ps2_word_0 (FF)
  Source Clock:      uram1/ups2keyboard/ps2_keyboard_0/debounce_ps2_clk/result falling
  Destination Clock: uram1/ups2keyboard/ps2_keyboard_0/debounce_ps2_clk/result falling

  Data Path: uram1/ups2keyboard/ps2_keyboard_0/ps2_word_1 to uram1/ups2keyboard/ps2_keyboard_0/ps2_word_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.591   0.587  uram1/ups2keyboard/ps2_keyboard_0/ps2_word_1 (uram1/ups2keyboard/ps2_keyboard_0/ps2_word_1)
     FD_1:D                    0.308          uram1/ups2keyboard/ps2_keyboard_0/ps2_word_0
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ufredivider/q1'
  Total number of paths / destination ports: 891 / 264
-------------------------------------------------------------------------
Offset:              9.228ns (Levels of Logic = 7)
  Source:            Ram1DataM<3> (PAD)
  Destination:       uram1/uvga/uTextGen/nowC_3 (FF)
  Destination Clock: ufredivider/q1 rising

  Data Path: Ram1DataM<3> to uram1/uvga/uTextGen/nowC_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   1.218   0.808  Ram1DataM_3_IOBUF (N386)
     LUT4:I0->O            6   0.704   0.673  uram1/uvga/uTextGen/offsetState_not000111 (uram1/uvga/uTextGen/nxtC_and0000)
     LUT4:I3->O           10   0.704   0.961  uram1/uvga/uTextGen/N011 (uram1/uvga/uTextGen/N01)
     LUT4_D:I1->O          9   0.704   0.995  uram1/uvga/uTextGen/nxtC<0>41 (uram1/uvga/uTextGen/N7)
     LUT4:I0->O            1   0.704   0.424  uram1/uvga/uTextGen/nxtC<3>20 (uram1/uvga/uTextGen/nxtC<3>20)
     LUT4:I3->O            1   0.704   0.000  uram1/uvga/uTextGen/nxtC<3>90_G (N947)
     MUXF5:I1->O           1   0.321   0.000  uram1/uvga/uTextGen/nxtC<3>90 (uram1/uvga/uTextGen/nxtC<3>)
     FDC:D                     0.308          uram1/uvga/uTextGen/nowC_3
    ----------------------------------------
    Total                      9.228ns (5.367ns logic, 3.861ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uram1/temp_data_0_not0001'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              3.857ns (Levels of Logic = 3)
  Source:            tsre (PAD)
  Destination:       uram1/temp_data_0 (LATCH)
  Destination Clock: uram1/temp_data_0_not0001 falling

  Data Path: tsre to uram1/temp_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.499  tsre_IBUF (tsre_IBUF)
     LUT3:I1->O            1   0.704   0.424  uram1/temp_data_0_mux0003_SW0 (N110)
     LUT4:I3->O            1   0.704   0.000  uram1/temp_data_0_mux0003 (uram1/temp_data_0_mux0003)
     LD:D                      0.308          uram1/temp_data_0
    ----------------------------------------
    Total                      3.857ns (2.934ns logic, 0.923ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ucomparator/Jump_and0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.934ns (Levels of Logic = 2)
  Source:            rst_ori (PAD)
  Destination:       ucomparator/Jump (LATCH)
  Destination Clock: ucomparator/Jump_and0000 rising

  Data Path: rst_ori to ucomparator/Jump
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.704  rst_ori_IBUF (rst_ori_IBUF)
     LUT3:I2->O            1   0.704   0.000  ucomparator/Jump_mux0003 (ucomparator/Jump_mux0003)
     LD_1:D                    0.308          ucomparator/Jump
    ----------------------------------------
    Total                      2.934ns (2.230ns logic, 0.704ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uram1/uvga/uTextGen/writeR_cmp_eq00001'
  Total number of paths / destination ports: 34 / 7
-------------------------------------------------------------------------
Offset:              6.176ns (Levels of Logic = 4)
  Source:            Ram1DataM<3> (PAD)
  Destination:       uram1/uvga/uTextGen/writeChar_3 (LATCH)
  Destination Clock: uram1/uvga/uTextGen/writeR_cmp_eq00001 falling

  Data Path: Ram1DataM<3> to uram1/uvga/uTextGen/writeChar_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   1.218   0.808  Ram1DataM_3_IOBUF (N386)
     LUT4:I0->O            6   0.704   0.673  uram1/uvga/uTextGen/offsetState_not000111 (uram1/uvga/uTextGen/nxtC_and0000)
     LUT4:I3->O           10   0.704   1.057  uram1/uvga/uTextGen/N011 (uram1/uvga/uTextGen/N01)
     LUT3:I0->O            2   0.704   0.000  uram1/uvga/uTextGen/writeChar_mux0005<5>1 (uram1/uvga/uTextGen/writeChar_1__and0001)
     LDCP:D                    0.308          uram1/uvga/uTextGen/writeChar_1
    ----------------------------------------
    Total                      6.176ns (3.638ns logic, 2.538ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uram1/uvga/ufredivider/q1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.868ns (Levels of Logic = 3)
  Source:            rst_ori (PAD)
  Destination:       uram1/uvga/uTextGen/uvideo_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram (RAM)
  Destination Clock: uram1/uvga/ufredivider/q1 rising

  Data Path: rst_ori to uram1/uvga/uTextGen/uvideo_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  rst_ori_IBUF (rst_ori_IBUF)
     LUT2:I0->O          460   0.704   1.397  uregisterfile/regs_10_Acst_inv1 (uexe_mem_register/Out_RegWriteAddr_Acst_inv)
     begin scope: 'uram1/uvga/uTextGen/uvideo_ram'
     RAMB16_S4_S4:SSRB         0.705          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram
    ----------------------------------------
    Total                      4.868ns (2.627ns logic, 2.241ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ori'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            ps2_data (PAD)
  Destination:       uram1/ups2keyboard/ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0 (FF)
  Destination Clock: clk_ori rising

  Data Path: ps2_data to uram1/ups2keyboard/ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ps2_data_IBUF (ps2_data_IBUF)
     SRL16:D                   0.421          uram1/ups2keyboard/ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uram1/ram1_oe_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            uram1/ram1_we (LATCH)
  Destination:       ram1_we (PAD)
  Source Clock:      uram1/ram1_oe_not0001 falling

  Data Path: uram1/ram1_we to ram1_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  uram1/ram1_we (uram1/ram1_we)
     OBUF:I->O                 3.272          ram1_we_OBUF (ram1_we)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uram1/uvga/ufredivider/q1'
  Total number of paths / destination ports: 182 / 11
-------------------------------------------------------------------------
Offset:              10.244ns (Levels of Logic = 7)
  Source:            uram1/uvga/uController/column_0 (FF)
  Destination:       vga_b<2> (PAD)
  Source Clock:      uram1/uvga/ufredivider/q1 rising

  Data Path: uram1/uvga/uController/column_0 to vga_b<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.595  uram1/uvga/uController/column_0 (uram1/uvga/uController/column_0)
     LUT1:I0->O            1   0.704   0.000  uram1/uvga/Msub_column_minus_cy<0>_rt (uram1/uvga/Msub_column_minus_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  uram1/uvga/Msub_column_minus_cy<0> (uram1/uvga/Msub_column_minus_cy<0>)
     XORCY:CI->O           3   0.804   0.531  uram1/uvga/Msub_column_minus_xor<1> (uram1/uvga/column_minus<1>)
     MUXF5:S->O            1   0.739   0.000  uram1/uvga/uTextGen/Mmux_font_bit_3_f5 (uram1/uvga/uTextGen/Mmux_font_bit_3_f5)
     MUXF6:I1->O           1   0.521   0.499  uram1/uvga/uTextGen/Mmux_font_bit_2_f6 (uram1/uvga/uTextGen/font_bit)
     LUT2:I1->O            9   0.704   0.820  uram1/uvga/uTextGen/blue<1>1 (vga_b_0_OBUF)
     OBUF:I->O                 3.272          vga_b_2_OBUF (vga_b<2>)
    ----------------------------------------
    Total                     10.244ns (7.799ns logic, 2.445ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ori'
  Total number of paths / destination ports: 20 / 18
-------------------------------------------------------------------------
Offset:              6.672ns (Levels of Logic = 4)
  Source:            uram1/ups2keyboard/ascii_new (FF)
  Destination:       debug_pc<7> (PAD)
  Source Clock:      clk_ori rising

  Data Path: uram1/ups2keyboard/ascii_new to debug_pc<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.762  uram1/ups2keyboard/ascii_new (uram1/ups2keyboard/ascii_new)
     LUT4:I0->O            1   0.704   0.000  debug_pc<7>_wg_lut<17> (debug_pc<7>_wg_lut<17>)
     MUXCY:S->O            1   0.464   0.000  debug_pc<7>_wg_cy<17> (debug_pc<7>_wg_cy<17>)
     MUXCY:CI->O           1   0.459   0.420  debug_pc<7>_wg_cy<18> (debug_pc_7_OBUF)
     OBUF:I->O                 3.272          debug_pc_7_OBUF (debug_pc<7>)
    ----------------------------------------
    Total                      6.672ns (5.490ns logic, 1.182ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uram1/port_oe_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            uram1/port_oe (LATCH)
  Destination:       port_oe (PAD)
  Source Clock:      uram1/port_oe_not0001 falling

  Data Path: uram1/port_oe to port_oe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  uram1/port_oe (uram1/port_oe)
     OBUF:I->O                 3.272          port_oe_OBUF (port_oe)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ufredivider/q1'
  Total number of paths / destination ports: 589017 / 100
-------------------------------------------------------------------------
Offset:              22.726ns (Levels of Logic = 17)
  Source:            uid_exe_register/Out_Rt_3 (FF)
  Destination:       debug_pc<0> (PAD)
  Source Clock:      ufredivider/q1 rising

  Data Path: uid_exe_register/Out_Rt_3 to debug_pc<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  uid_exe_register/Out_Rt_3 (uid_exe_register/Out_Rt_3)
     LUT4_D:I0->O          1   0.704   0.424  uhazard/forwardbE_cmp_eq0000453 (uhazard/forwardbE_cmp_eq0000453)
     LUT4:I3->O            1   0.704   0.424  uhazard/forwardbE<0>89_SW0 (N1128)
     LUT4:I3->O           33   0.704   1.342  uhazard/forwardbE<0>89 (forwardbe<0>)
     LUT4:I1->O            1   0.704   0.000  ufowrwardBE/Mmux_y_mux0000161 (ufowrwardBE/Mmux_y_mux000016)
     MUXF5:I1->O           1   0.321   0.000  ufowrwardBE/Mmux_y_mux000016_f5 (ufowrwardBE/y_mux0000<1>)
     LD_1:D->Q            10   0.452   0.917  ufowrwardBE/y_1 (ufowrwardBE/y_1)
     LUT3:I2->O           57   0.704   1.305  ualubsrcMux2/y<1>1 (alub_mux<1>)
     LUT3:I2->O            1   0.704   0.000  ualu/Sh4432_F (N918)
     MUXF5:I0->O           5   0.321   0.637  ualu/Sh4432 (ualu/Sh44)
     LUT4:I3->O            1   0.704   0.499  ualu/tmp_res_0_mux0000125 (ualu/tmp_res_0_mux0000125)
     LUT4:I1->O            1   0.704   0.424  ualu/tmp_res_0_mux0000157 (ualu/tmp_res_0_mux0000157)
     LUT4_D:I3->O          1   0.704   0.424  ualu/tmp_res_0_mux0000202 (ualu/tmp_res_0_mux0000202)
     LUT4_D:I3->O          1   0.704   0.455  ualu/tmp_res_0_mux0000374_SW0 (N534)
     LUT4:I2->O            1   0.704   0.424  uJumpAddrMux/OutAddr<0>1 (Jump_AddrE<0>)
     LUT4:I3->O            1   0.704   0.000  debug_pc<0>_wg_lut<19> (debug_pc<0>_wg_lut<19>)
     MUXCY:S->O            1   0.864   0.420  debug_pc<0>_wg_cy<19> (debug_pc_0_OBUF)
     OBUF:I->O                 3.272          debug_pc_0_OBUF (debug_pc<0>)
    ----------------------------------------
    Total                     22.726ns (14.269ns logic, 8.457ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uram1/ram1_en_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            uram1/ram1_en (LATCH)
  Destination:       ram1_en (PAD)
  Source Clock:      uram1/ram1_en_not0001 falling

  Data Path: uram1/ram1_en to ram1_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  uram1/ram1_en (uram1/ram1_en)
     OBUF:I->O                 3.272          ram1_en_OBUF (ram1_en)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uram1/temp_data_0_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.817ns (Levels of Logic = 3)
  Source:            uram1/temp_data_1 (LATCH)
  Destination:       Ram1DataM<1> (PAD)
  Source Clock:      uram1/temp_data_0_not0001 falling

  Data Path: uram1/temp_data_1 to Ram1DataM<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.424  uram1/temp_data_1 (uram1/temp_data_1)
     LUT4:I3->O            1   0.704   0.000  uram1/mem_data_mux0000<1>2 (uram1/mem_data_mux0000<1>1)
     MUXF5:I0->O           1   0.321   0.420  uram1/mem_data_mux0000<1>_f5 (Ram1DataM_1_IOBUF)
     IOBUF:I->IO               3.272          Ram1DataM_1_IOBUF (Ram1DataM<1>)
    ----------------------------------------
    Total                      5.817ns (4.973ns logic, 0.844ns route)
                                       (85.5% logic, 14.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ucomparator/Jump_and0000'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              9.981ns (Levels of Logic = 8)
  Source:            ucomparator/Jump (LATCH)
  Destination:       debug_pc<13> (PAD)
  Source Clock:      ucomparator/Jump_and0000 rising

  Data Path: ucomparator/Jump to debug_pc<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             5   0.676   0.668  ucomparator/Jump (ucomparator/Jump)
     LUT3:I2->O            2   0.704   0.451  uhazard/flushD_SW0_SW0 (N569)
     LUT4:I3->O           32   0.704   1.341  uhazard/flushD (flushD)
     LUT4:I1->O            1   0.704   0.000  debug_pc<13>_wg_lut<15> (debug_pc<13>_wg_lut<15>)
     MUXCY:S->O            1   0.464   0.000  debug_pc<13>_wg_cy<15> (debug_pc<13>_wg_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<13>_wg_cy<16> (debug_pc<13>_wg_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<13>_wg_cy<17> (debug_pc<13>_wg_cy<17>)
     MUXCY:CI->O           1   0.459   0.420  debug_pc<13>_wg_cy<18> (debug_pc_13_OBUF)
     OBUF:I->O                 3.272          debug_pc_13_OBUF (debug_pc<13>)
    ----------------------------------------
    Total                      9.981ns (7.101ns logic, 2.880ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ucontroller/cs_RegWrite_Addr_not00011'
  Total number of paths / destination ports: 226 / 12
-------------------------------------------------------------------------
Offset:              14.312ns (Levels of Logic = 10)
  Source:            ucontroller/cs.REGF_A_mux0000_2 (LATCH)
  Destination:       debug_pc<15> (PAD)
  Source Clock:      ucontroller/cs_RegWrite_Addr_not00011 falling

  Data Path: ucontroller/cs.REGF_A_mux0000_2 to debug_pc<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              37   0.676   1.439  ucontroller/cs.REGF_A_mux0000_2 (ucontroller/cs.REGF_A_mux0000_2)
     LUT4:I0->O            4   0.704   0.666  uhazard/forwardaD_cmp_eq0000453 (uhazard/forwardaD_cmp_eq0000453)
     LUT3:I1->O            1   0.704   0.000  uhazard/branchstall_and000262 (uhazard/branchstall_and000262)
     MUXF5:I0->O           1   0.321   0.499  uhazard/branchstall_and00026_f5 (uhazard/branchstall_and00026)
     LUT4_D:I1->O         36   0.704   1.438  uhazard/branchstall_and000213 (uhazard/branchstall)
     LUT4:I0->O           14   0.704   1.079  uhazard/stallF (stallF)
     LUT4:I1->O            1   0.704   0.000  debug_pc<15>_wg_lut<18> (debug_pc<15>_wg_lut<18>)
     MUXCY:S->O            1   0.464   0.000  debug_pc<15>_wg_cy<18> (debug_pc<15>_wg_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<15>_wg_cy<19> (debug_pc<15>_wg_cy<19>)
     MUXCY:CI->O           1   0.459   0.420  debug_pc<15>_wg_cy<20> (debug_pc_15_OBUF)
     OBUF:I->O                 3.272          debug_pc_15_OBUF (debug_pc<15>)
    ----------------------------------------
    Total                     14.312ns (8.771ns logic, 5.541ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19185 / 32
-------------------------------------------------------------------------
Delay:               17.782ns (Levels of Logic = 15)
  Source:            debug_input<6> (PAD)
  Destination:       debug_pc<15> (PAD)

  Data Path: debug_input<6> to debug_pc<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  debug_input_6_IBUF (debug_input_6_IBUF)
     LUT4:I0->O            1   0.704   0.424  debug_pc_cmp_eq00001_SW0 (N206)
     LUT4:I3->O            7   0.704   0.883  debug_pc_cmp_eq00001 (N11)
     LUT4:I0->O           11   0.704   0.968  debug_pc_cmp_eq000311 (N5)
     LUT3:I2->O            6   0.704   0.704  debug_pc_cmp_eq001311 (N37)
     LUT3:I2->O           17   0.704   1.086  debug_pc_cmp_eq00361 (debug_pc_cmp_eq0036)
     LUT4:I2->O            1   0.704   0.000  debug_pc_or0002_wg_lut<7> (debug_pc_or0002_wg_lut<7>)
     MUXCY:S->O            1   0.464   0.000  debug_pc_or0002_wg_cy<7> (debug_pc_or0002_wg_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc_or0002_wg_cy<8> (debug_pc_or0002_wg_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc_or0002_wg_cy<9> (debug_pc_or0002_wg_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc_or0002_wg_cy<10> (debug_pc_or0002_wg_cy<10>)
     MUXCY:CI->O          16   0.459   1.209  debug_pc_or0002_wg_cy<11> (debug_pc_or0002)
     LUT3:I0->O            1   0.704   0.000  debug_pc<15>_wg_lut<20> (debug_pc<15>_wg_lut<20>)
     MUXCY:S->O            1   0.864   0.420  debug_pc<15>_wg_cy<20> (debug_pc_15_OBUF)
     OBUF:I->O                 3.272          debug_pc_15_OBUF (debug_pc<15>)
    ----------------------------------------
    Total                     17.782ns (11.382ns logic, 6.400ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.52 secs
 
--> 

Total memory usage is 375628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   93 (   0 filtered)
Number of infos    :   74 (   0 filtered)

