#Timing report of worst 12 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: by.inpad[0] (.input clocked by clock)
Endpoint  : cxby_xor_reg.D[0] (.latch clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
by.inpad[0] (.input)                                             0.000     0.000
n70.in[1] (.names)                                               2.820     2.820
n70.out[0] (.names)                                              1.210     4.030
cxby_xor_reg.D[0] (.latch)                                       0.000     4.030
data arrival time                                                          4.030

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
cxby_xor_reg.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.390     0.390
data required time                                                         0.390
--------------------------------------------------------------------------------
data required time                                                        -0.390
data arrival time                                                          4.030
--------------------------------------------------------------------------------
slack (MET)                                                                3.640


#Path 2
Startpoint: cx.inpad[0] (.input clocked by clock)
Endpoint  : cxay_xor_reg.D[0] (.latch clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
cx.inpad[0] (.input)                                             0.000     0.000
n65.in[0] (.names)                                               2.820     2.820
n65.out[0] (.names)                                              1.210     4.030
cxay_xor_reg.D[0] (.latch)                                       0.000     4.030
data arrival time                                                          4.030

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
cxay_xor_reg.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.390     0.390
data required time                                                         0.390
--------------------------------------------------------------------------------
data required time                                                        -0.390
data arrival time                                                          4.030
--------------------------------------------------------------------------------
slack (MET)                                                                3.640


#Path 3
Startpoint: cy.inpad[0] (.input clocked by clock)
Endpoint  : cxcy_reg.D[0] (.latch clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
cy.inpad[0] (.input)                                             0.000     0.000
n60.in[1] (.names)                                               4.260     4.260
n60.out[0] (.names)                                              0.920     5.180
cxcy_reg.D[0] (.latch)                                           0.000     5.180
data arrival time                                                          5.180

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
cxcy_reg.clk[0] (.latch)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.390     0.390
data required time                                                         0.390
--------------------------------------------------------------------------------
data required time                                                        -0.390
data arrival time                                                          5.180
--------------------------------------------------------------------------------
slack (MET)                                                                4.790


#Path 4
Startpoint: cy.inpad[0] (.input clocked by clock)
Endpoint  : bxcy_xor_reg.D[0] (.latch clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
cy.inpad[0] (.input)                                             0.000     0.000
n55.in[1] (.names)                                               7.140     7.140
n55.out[0] (.names)                                              1.210     8.350
bxcy_xor_reg.D[0] (.latch)                                       0.000     8.350
data arrival time                                                          8.350

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
bxcy_xor_reg.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.390     0.390
data required time                                                         0.390
--------------------------------------------------------------------------------
data required time                                                        -0.390
data arrival time                                                          8.350
--------------------------------------------------------------------------------
slack (MET)                                                                7.960


#Path 5
Startpoint: ay.inpad[0] (.input clocked by clock)
Endpoint  : bxay_xor_reg.D[0] (.latch clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ay.inpad[0] (.input)                                             0.000     0.000
n50.in[1] (.names)                                               7.140     7.140
n50.out[0] (.names)                                              1.210     8.350
bxay_xor_reg.D[0] (.latch)                                       0.000     8.350
data arrival time                                                          8.350

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
bxay_xor_reg.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.390     0.390
data required time                                                         0.390
--------------------------------------------------------------------------------
data required time                                                        -0.390
data arrival time                                                          8.350
--------------------------------------------------------------------------------
slack (MET)                                                                7.960


#Path 6
Startpoint: z1.inpad[0] (.input clocked by clock)
Endpoint  : axcy_xor_reg.D[0] (.latch clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
z1.inpad[0] (.input)                                             0.000     0.000
n40.in[3] (.names)                                               7.140     7.140
n40.out[0] (.names)                                              1.210     8.350
axcy_xor_reg.D[0] (.latch)                                       0.000     8.350
data arrival time                                                          8.350

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
axcy_xor_reg.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.390     0.390
data required time                                                         0.390
--------------------------------------------------------------------------------
data required time                                                        -0.390
data arrival time                                                          8.350
--------------------------------------------------------------------------------
slack (MET)                                                                7.960


#Path 7
Startpoint: by.inpad[0] (.input clocked by clock)
Endpoint  : axby_xor_reg.D[0] (.latch clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
by.inpad[0] (.input)                                             0.000     0.000
n35.in[0] (.names)                                               7.140     7.140
n35.out[0] (.names)                                              1.210     8.350
axby_xor_reg.D[0] (.latch)                                       0.000     8.350
data arrival time                                                          8.350

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
axby_xor_reg.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.390     0.390
data required time                                                         0.390
--------------------------------------------------------------------------------
data required time                                                        -0.390
data arrival time                                                          8.350
--------------------------------------------------------------------------------
slack (MET)                                                                7.960


#Path 8
Startpoint: by.inpad[0] (.input clocked by clock)
Endpoint  : bxby_reg.D[0] (.latch clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
by.inpad[0] (.input)                                             0.000     0.000
n45.in[1] (.names)                                               8.580     8.580
n45.out[0] (.names)                                              0.920     9.500
bxby_reg.D[0] (.latch)                                           0.000     9.500
data arrival time                                                          9.500

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
bxby_reg.clk[0] (.latch)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.390     0.390
data required time                                                         0.390
--------------------------------------------------------------------------------
data required time                                                        -0.390
data arrival time                                                          9.500
--------------------------------------------------------------------------------
slack (MET)                                                                9.110


#Path 9
Startpoint: ay.inpad[0] (.input clocked by clock)
Endpoint  : axay_reg.D[0] (.latch clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ay.inpad[0] (.input)                                             0.000     0.000
n30.in[2] (.names)                                              10.020    10.020
n30.out[0] (.names)                                              0.920    10.940
axay_reg.D[0] (.latch)                                           0.000    10.940
data arrival time                                                         10.940

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
axay_reg.clk[0] (.latch)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.390     0.390
data required time                                                         0.390
--------------------------------------------------------------------------------
data required time                                                        -0.390
data arrival time                                                         10.940
--------------------------------------------------------------------------------
slack (MET)                                                               10.550


#Path 10
Startpoint: axcy_xor_reg.Q[0] (.latch clocked by clock)
Endpoint  : out:aq.outpad[0] (.output clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
axcy_xor_reg.clk[0] (.latch)                                     0.000     0.000
axcy_xor_reg.Q[0] (.latch) [clock-to-output]                     0.430     0.430
aq.in[1] (.names)                                                2.820     3.250
aq.out[0] (.names)                                               0.920     4.170
out:aq.outpad[0] (.output)                                       7.140    11.310
data arrival time                                                         11.310

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                         11.310
--------------------------------------------------------------------------------
slack (MET)                                                               11.310


#Path 11
Startpoint: cxcy_reg.Q[0] (.latch clocked by clock)
Endpoint  : out:cq.outpad[0] (.output clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
cxcy_reg.clk[0] (.latch)                                         0.000     0.000
cxcy_reg.Q[0] (.latch) [clock-to-output]                         0.430     0.430
cq.in[0] (.names)                                                2.820     3.250
cq.out[0] (.names)                                               0.920     4.170
out:cq.outpad[0] (.output)                                       7.140    11.310
data arrival time                                                         11.310

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                         11.310
--------------------------------------------------------------------------------
slack (MET)                                                               11.310


#Path 12
Startpoint: bxcy_xor_reg.Q[0] (.latch clocked by clock)
Endpoint  : out:bq.outpad[0] (.output clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
bxcy_xor_reg.clk[0] (.latch)                                     0.000     0.000
bxcy_xor_reg.Q[0] (.latch) [clock-to-output]                     0.430     0.430
bq.in[0] (.names)                                                2.820     3.250
bq.out[0] (.names)                                               0.920     4.170
out:bq.outpad[0] (.output)                                       8.580    12.750
data arrival time                                                         12.750

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                         12.750
--------------------------------------------------------------------------------
slack (MET)                                                               12.750


#End of timing report
