$date
	Wed Oct  4 20:58:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_m_tb $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module INST0 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! out $end
$scope module MUX1 $end
$var wire 1 " A $end
$var wire 1 $ B $end
$var wire 1 # sel $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
1!
$end
#1
0!
1#
#2
0$
0!
0#
1"
#3
1!
1#
#4
1$
1!
0#
0"
