// Seed: 741554974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(
        .id_8 (id_9 - id_10),
        .id_11(1),
        .id_12(id_13)
    ),
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_14;
  assign module_1._id_1 = 0;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    output tri1  id_0,
    output tri   _id_1,
    input  tri0  id_2,
    input  uwire id_3 [1 : id_1],
    input  tri1  id_4
);
  wire  id_6;
  logic id_7;
  ;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
  wire id_9, id_10;
endmodule
