{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588317988359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588317988366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 00:26:28 2020 " "Processing started: Fri May 01 00:26:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588317988366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588317988366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588317988366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588317989399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588317989399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/project_files/sevenseg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/project_files/sevenseg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg_8bit-behaviour " "Found design unit 1: sevenSeg_8bit-behaviour" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001678 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg_8bit " "Found entity 1: sevenSeg_8bit" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/project_files/pollunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/project_files/pollunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pollUnit-behavior " "Found design unit 1: pollUnit-behavior" {  } { { "../project_files/pollUnit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/pollUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001685 ""} { "Info" "ISGN_ENTITY_NAME" "1 pollUnit " "Found entity 1: pollUnit" {  } { { "../project_files/pollUnit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/pollUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/project_files/lcd_controller1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/project_files/lcd_controller1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller1-behavior " "Found design unit 1: lcd_controller1-behavior" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001692 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller1 " "Found entity 1: lcd_controller1" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/project_files/generatorunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/project_files/generatorunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generatorUnit-behavior " "Found design unit 1: generatorUnit-behavior" {  } { { "../project_files/generatorUnit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/generatorUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001699 ""} { "Info" "ISGN_ENTITY_NAME" "1 generatorUnit " "Found entity 1: generatorUnit" {  } { { "../project_files/generatorUnit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/generatorUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/project_files/generator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/project_files/generator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generator1-behavior " "Found design unit 1: generator1-behavior" {  } { { "../project_files/generator1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/generator1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001705 ""} { "Info" "ISGN_ENTITY_NAME" "1 generator1 " "Found entity 1: generator1" {  } { { "../project_files/generator1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/generator1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/project_files/displayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/project_files/displayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayUnit-behavior " "Found design unit 1: displayUnit-behavior" {  } { { "../project_files/displayUnit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/displayUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001712 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayUnit " "Found entity 1: displayUnit" {  } { { "../project_files/displayUnit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/displayUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/project_files/decoder_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/project_files/decoder_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_32bit-behavior " "Found design unit 1: decoder_32bit-behavior" {  } { { "../project_files/decoder_32bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/decoder_32bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001718 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_32bit " "Found entity 1: decoder_32bit" {  } { { "../project_files/decoder_32bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/decoder_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/project_files/decoder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/project_files/decoder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_4bit-behavior " "Found design unit 1: decoder_4bit-behavior" {  } { { "../project_files/decoder_4bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/decoder_4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001725 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_4bit " "Found entity 1: decoder_4bit" {  } { { "../project_files/decoder_4bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/decoder_4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/project_files/cldivide.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/project_files/cldivide.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clDivide-behavior " "Found design unit 1: clDivide-behavior" {  } { { "../project_files/clDivide.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/clDivide.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001731 ""} { "Info" "ISGN_ENTITY_NAME" "1 clDivide " "Found entity 1: clDivide" {  } { { "../project_files/clDivide.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/clDivide.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/project_files/final_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/project_files/final_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab1/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab1/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-LogicFunction " "Found design unit 1: register8-LogicFunction" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001742 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab1/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab1/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-LogicFunction " "Found design unit 1: programCounter-LogicFunction" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001749 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab1/instruction_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab1/instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_fetch-LogicFunction " "Found design unit 1: instruction_fetch-LogicFunction" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/instruction_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001755 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Found entity 1: instruction_fetch" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/instruction_fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab1/inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab1/inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Found design unit 1: inst_mem-SYN" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001761 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab2/logicshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/logicshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicShift-LogicFunction " "Found design unit 1: logicShift-LogicFunction" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001768 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicShift " "Found entity 1: logicShift" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab2/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-LogicFunction " "Found design unit 1: fulladder-LogicFunction" {  } { { "../../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/fulladder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001774 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab2/alu_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/alu_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_64-LogicFunction " "Found design unit 1: ALU_64-LogicFunction" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_64 " "Found entity 1: ALU_64" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab2/addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-LogicFunction " "Found design unit 1: addsub-LogicFunction" {  } { { "../../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/addsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001787 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_v_decoder-logic_function " "Found design unit 1: risc_v_decoder-logic_function" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001794 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_v_decoder " "Found entity 1: risc_v_decoder" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab3/register_file/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab3/register_file/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic_function " "Found design unit 1: register_file-logic_function" {  } { { "../../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/register_file/register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001801 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/register_file/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab4/alu_control/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/alu_control/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control-logic_function " "Found design unit 1: ALU_control-logic_function" {  } { { "../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/ALU_control/ALU_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001808 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/ALU_control/ALU_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab4/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-logic_function " "Found design unit 1: control_unit-logic_function" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001814 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab4/imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-logic_function " "Found design unit 1: imm_gen-logic_function" {  } { { "../../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/imm_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001820 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/imm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab4/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001827 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/datapath2/if_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/datapath2/if_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_reg-LogicFunction " "Found design unit 1: IF_reg-LogicFunction" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001833 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_reg " "Found entity 1: IF_reg" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/datapath2/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/datapath2/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-LogicFunction " "Found design unit 1: forwarding_unit-LogicFunction" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001840 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/rd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/rd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_reg-LogicFunction " "Found design unit 1: RD_reg-LogicFunction" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/RD_reg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001846 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_reg " "Found entity 1: RD_reg" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/RD_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/mem_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_reg-LogicFunction " "Found design unit 1: MEM_reg-LogicFunction" {  } { { "../MEM_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/MEM_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001853 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_reg " "Found entity 1: MEM_reg" {  } { { "../MEM_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/MEM_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/exe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/exe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_reg-LogicFunction " "Found design unit 1: EXE_reg-LogicFunction" {  } { { "../EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/EXE_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001859 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_reg " "Found entity 1: EXE_reg" {  } { { "../EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/EXE_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/control_rd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/control_rd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_RD_reg-LogicFunction " "Found design unit 1: control_RD_reg-LogicFunction" {  } { { "../control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_RD_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001865 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_RD_reg " "Found entity 1: control_RD_reg" {  } { { "../control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_RD_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/control_if_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/control_if_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_IF_reg-LogicFunction " "Found design unit 1: control_IF_reg-LogicFunction" {  } { { "../control_IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_IF_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001872 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_IF_reg " "Found entity 1: control_IF_reg" {  } { { "../control_IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_IF_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/control_exe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/control_exe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_EXE_reg-LogicFunction " "Found design unit 1: control_EXE_reg-LogicFunction" {  } { { "../control_EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_EXE_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001878 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_EXE_reg " "Found entity 1: control_EXE_reg" {  } { { "../control_EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_EXE_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic_function " "Found design unit 1: datapath-logic_function" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001885 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318001885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318001885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588318002081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "datapath inst5 " "Block or symbol \"datapath\" of instance \"inst5\" overlaps another block or symbol" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 456 496 664 632 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1588318002084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller1 lcd_controller1:inst1 " "Elaborating entity \"lcd_controller1\" for hierarchy \"lcd_controller1:inst1\"" {  } { { "../project_files/final_project.bdf" "inst1" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 192 472 672 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RS_from_INIT lcd_controller1.vhd(301) " "VHDL Process Statement warning at lcd_controller1.vhd(301): signal \"RS_from_INIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002136 "|final_project|lcd_controller1:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RW_from_INIT lcd_controller1.vhd(302) " "VHDL Process Statement warning at lcd_controller1.vhd(302): signal \"RW_from_INIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002136 "|final_project|lcd_controller1:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_from_INIT lcd_controller1.vhd(303) " "VHDL Process Statement warning at lcd_controller1.vhd(303): signal \"EN_from_INIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002137 "|final_project|lcd_controller1:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_from_INIT lcd_controller1.vhd(304) " "VHDL Process Statement warning at lcd_controller1.vhd(304): signal \"DATA_from_INIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002137 "|final_project|lcd_controller1:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RS_from_DISP lcd_controller1.vhd(310) " "VHDL Process Statement warning at lcd_controller1.vhd(310): signal \"RS_from_DISP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002137 "|final_project|lcd_controller1:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RW_from_DISP lcd_controller1.vhd(311) " "VHDL Process Statement warning at lcd_controller1.vhd(311): signal \"RW_from_DISP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002137 "|final_project|lcd_controller1:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_from_DISP lcd_controller1.vhd(312) " "VHDL Process Statement warning at lcd_controller1.vhd(312): signal \"EN_from_DISP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002137 "|final_project|lcd_controller1:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_from_DISP lcd_controller1.vhd(313) " "VHDL Process Statement warning at lcd_controller1.vhd(313): signal \"DATA_from_DISP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002137 "|final_project|lcd_controller1:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RS_from_POLL lcd_controller1.vhd(317) " "VHDL Process Statement warning at lcd_controller1.vhd(317): signal \"RS_from_POLL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002137 "|final_project|lcd_controller1:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RW_from_POLL lcd_controller1.vhd(318) " "VHDL Process Statement warning at lcd_controller1.vhd(318): signal \"RW_from_POLL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002137 "|final_project|lcd_controller1:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_from_POLL lcd_controller1.vhd(319) " "VHDL Process Statement warning at lcd_controller1.vhd(319): signal \"EN_from_POLL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/lcd_controller1.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002137 "|final_project|lcd_controller1:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator1 lcd_controller1:inst1\|generator1:initialization_unit " "Elaborating entity \"generator1\" for hierarchy \"lcd_controller1:inst1\|generator1:initialization_unit\"" {  } { { "../project_files/lcd_controller1.vhd" "initialization_unit" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayUnit lcd_controller1:inst1\|generator1:initialization_unit\|displayUnit:instruction " "Elaborating entity \"displayUnit\" for hierarchy \"lcd_controller1:inst1\|generator1:initialization_unit\|displayUnit:instruction\"" {  } { { "../project_files/generator1.vhd" "instruction" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/generator1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generatorUnit lcd_controller1:inst1\|generatorUnit:display_unit " "Elaborating entity \"generatorUnit\" for hierarchy \"lcd_controller1:inst1\|generatorUnit:display_unit\"" {  } { { "../project_files/lcd_controller1.vhd" "display_unit" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pollUnit lcd_controller1:inst1\|pollUnit:polling_unit " "Elaborating entity \"pollUnit\" for hierarchy \"lcd_controller1:inst1\|pollUnit:polling_unit\"" {  } { { "../project_files/lcd_controller1.vhd" "polling_unit" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_32bit lcd_controller1:inst1\|decoder_32bit:decoderA " "Elaborating entity \"decoder_32bit\" for hierarchy \"lcd_controller1:inst1\|decoder_32bit:decoderA\"" {  } { { "../project_files/lcd_controller1.vhd" "decoderA" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/lcd_controller1.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4bit lcd_controller1:inst1\|decoder_32bit:decoderA\|decoder_4bit:pat1 " "Elaborating entity \"decoder_4bit\" for hierarchy \"lcd_controller1:inst1\|decoder_32bit:decoderA\|decoder_4bit:pat1\"" {  } { { "../project_files/decoder_32bit.vhd" "pat1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/decoder_32bit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clDivide clDivide:inst " "Elaborating entity \"clDivide\" for hierarchy \"clDivide:inst\"" {  } { { "../project_files/final_project.bdf" "inst" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 88 304 400 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst5 " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst5\"" {  } { { "../project_files/final_project.bdf" "inst5" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 456 496 664 632 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002269 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "take datapath.vhd(316) " "VHDL Process Statement warning at datapath.vhd(316): signal \"take\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002275 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapath.vhd(318) " "VHDL Process Statement warning at datapath.vhd(318): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapath.vhd(320) " "VHDL Process Statement warning at datapath.vhd(320): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lots datapath.vhd(322) " "VHDL Process Statement warning at datapath.vhd(322): signal \"lots\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "she datapath.vhd(311) " "VHDL Process Statement warning at datapath.vhd(311): inferring latch(es) for signal or variable \"she\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gunna datapath.vhd(331) " "VHDL Process Statement warning at datapath.vhd(331): signal \"gunna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapath.vhd(333) " "VHDL Process Statement warning at datapath.vhd(333): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapath.vhd(335) " "VHDL Process Statement warning at datapath.vhd(335): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hola datapath.vhd(326) " "VHDL Process Statement warning at datapath.vhd(326): inferring latch(es) for signal or variable \"hola\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down datapath.vhd(345) " "VHDL Process Statement warning at datapath.vhd(345): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "had datapath.vhd(347) " "VHDL Process Statement warning at datapath.vhd(347): signal \"had\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lots datapath.vhd(357) " "VHDL Process Statement warning at datapath.vhd(357): signal \"lots\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(368) " "VHDL Process Statement warning at datapath.vhd(368): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(374) " "VHDL Process Statement warning at datapath.vhd(374): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(380) " "VHDL Process Statement warning at datapath.vhd(380): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry datapath.vhd(380) " "VHDL Process Statement warning at datapath.vhd(380): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel datapath.vhd(362) " "VHDL Process Statement warning at datapath.vhd(362): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 362 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002276 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice datapath.vhd(396) " "VHDL Process Statement warning at datapath.vhd(396): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "more datapath.vhd(398) " "VHDL Process Statement warning at datapath.vhd(398): signal \"more\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear datapath.vhd(413) " "VHDL Process Statement warning at datapath.vhd(413): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hola datapath.vhd(440) " "VHDL Process Statement warning at datapath.vhd(440): signal \"hola\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "she datapath.vhd(441) " "VHDL Process Statement warning at datapath.vhd(441): signal \"she\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done datapath.vhd(442) " "VHDL Process Statement warning at datapath.vhd(442): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "todrag datapath.vhd(443) " "VHDL Process Statement warning at datapath.vhd(443): signal \"todrag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry datapath.vhd(444) " "VHDL Process Statement warning at datapath.vhd(444): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(445) " "VHDL Process Statement warning at datapath.vhd(445): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "you datapath.vhd(446) " "VHDL Process Statement warning at datapath.vhd(446): signal \"you\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel datapath.vhd(362) " "Inferred latch for \"sel\" at datapath.vhd(362)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[0\] datapath.vhd(326) " "Inferred latch for \"hola\[0\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[1\] datapath.vhd(326) " "Inferred latch for \"hola\[1\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[2\] datapath.vhd(326) " "Inferred latch for \"hola\[2\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[3\] datapath.vhd(326) " "Inferred latch for \"hola\[3\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[4\] datapath.vhd(326) " "Inferred latch for \"hola\[4\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[5\] datapath.vhd(326) " "Inferred latch for \"hola\[5\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[6\] datapath.vhd(326) " "Inferred latch for \"hola\[6\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[7\] datapath.vhd(326) " "Inferred latch for \"hola\[7\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[8\] datapath.vhd(326) " "Inferred latch for \"hola\[8\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[9\] datapath.vhd(326) " "Inferred latch for \"hola\[9\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[10\] datapath.vhd(326) " "Inferred latch for \"hola\[10\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002277 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[11\] datapath.vhd(326) " "Inferred latch for \"hola\[11\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[12\] datapath.vhd(326) " "Inferred latch for \"hola\[12\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[13\] datapath.vhd(326) " "Inferred latch for \"hola\[13\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[14\] datapath.vhd(326) " "Inferred latch for \"hola\[14\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[15\] datapath.vhd(326) " "Inferred latch for \"hola\[15\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[16\] datapath.vhd(326) " "Inferred latch for \"hola\[16\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[17\] datapath.vhd(326) " "Inferred latch for \"hola\[17\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[18\] datapath.vhd(326) " "Inferred latch for \"hola\[18\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[19\] datapath.vhd(326) " "Inferred latch for \"hola\[19\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[20\] datapath.vhd(326) " "Inferred latch for \"hola\[20\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[21\] datapath.vhd(326) " "Inferred latch for \"hola\[21\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[22\] datapath.vhd(326) " "Inferred latch for \"hola\[22\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[23\] datapath.vhd(326) " "Inferred latch for \"hola\[23\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[24\] datapath.vhd(326) " "Inferred latch for \"hola\[24\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[25\] datapath.vhd(326) " "Inferred latch for \"hola\[25\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[26\] datapath.vhd(326) " "Inferred latch for \"hola\[26\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[27\] datapath.vhd(326) " "Inferred latch for \"hola\[27\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[28\] datapath.vhd(326) " "Inferred latch for \"hola\[28\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[29\] datapath.vhd(326) " "Inferred latch for \"hola\[29\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[30\] datapath.vhd(326) " "Inferred latch for \"hola\[30\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[31\] datapath.vhd(326) " "Inferred latch for \"hola\[31\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[32\] datapath.vhd(326) " "Inferred latch for \"hola\[32\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[33\] datapath.vhd(326) " "Inferred latch for \"hola\[33\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[34\] datapath.vhd(326) " "Inferred latch for \"hola\[34\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002278 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[35\] datapath.vhd(326) " "Inferred latch for \"hola\[35\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[36\] datapath.vhd(326) " "Inferred latch for \"hola\[36\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[37\] datapath.vhd(326) " "Inferred latch for \"hola\[37\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[38\] datapath.vhd(326) " "Inferred latch for \"hola\[38\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[39\] datapath.vhd(326) " "Inferred latch for \"hola\[39\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[40\] datapath.vhd(326) " "Inferred latch for \"hola\[40\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[41\] datapath.vhd(326) " "Inferred latch for \"hola\[41\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[42\] datapath.vhd(326) " "Inferred latch for \"hola\[42\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[43\] datapath.vhd(326) " "Inferred latch for \"hola\[43\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[44\] datapath.vhd(326) " "Inferred latch for \"hola\[44\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[45\] datapath.vhd(326) " "Inferred latch for \"hola\[45\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[46\] datapath.vhd(326) " "Inferred latch for \"hola\[46\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[47\] datapath.vhd(326) " "Inferred latch for \"hola\[47\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[48\] datapath.vhd(326) " "Inferred latch for \"hola\[48\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[49\] datapath.vhd(326) " "Inferred latch for \"hola\[49\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[50\] datapath.vhd(326) " "Inferred latch for \"hola\[50\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[51\] datapath.vhd(326) " "Inferred latch for \"hola\[51\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[52\] datapath.vhd(326) " "Inferred latch for \"hola\[52\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[53\] datapath.vhd(326) " "Inferred latch for \"hola\[53\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[54\] datapath.vhd(326) " "Inferred latch for \"hola\[54\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[55\] datapath.vhd(326) " "Inferred latch for \"hola\[55\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[56\] datapath.vhd(326) " "Inferred latch for \"hola\[56\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002279 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[57\] datapath.vhd(326) " "Inferred latch for \"hola\[57\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[58\] datapath.vhd(326) " "Inferred latch for \"hola\[58\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[59\] datapath.vhd(326) " "Inferred latch for \"hola\[59\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[60\] datapath.vhd(326) " "Inferred latch for \"hola\[60\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[61\] datapath.vhd(326) " "Inferred latch for \"hola\[61\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[62\] datapath.vhd(326) " "Inferred latch for \"hola\[62\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[63\] datapath.vhd(326) " "Inferred latch for \"hola\[63\]\" at datapath.vhd(326)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[0\] datapath.vhd(311) " "Inferred latch for \"she\[0\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[1\] datapath.vhd(311) " "Inferred latch for \"she\[1\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[2\] datapath.vhd(311) " "Inferred latch for \"she\[2\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[3\] datapath.vhd(311) " "Inferred latch for \"she\[3\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[4\] datapath.vhd(311) " "Inferred latch for \"she\[4\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[5\] datapath.vhd(311) " "Inferred latch for \"she\[5\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[6\] datapath.vhd(311) " "Inferred latch for \"she\[6\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[7\] datapath.vhd(311) " "Inferred latch for \"she\[7\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[8\] datapath.vhd(311) " "Inferred latch for \"she\[8\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[9\] datapath.vhd(311) " "Inferred latch for \"she\[9\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[10\] datapath.vhd(311) " "Inferred latch for \"she\[10\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[11\] datapath.vhd(311) " "Inferred latch for \"she\[11\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[12\] datapath.vhd(311) " "Inferred latch for \"she\[12\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[13\] datapath.vhd(311) " "Inferred latch for \"she\[13\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[14\] datapath.vhd(311) " "Inferred latch for \"she\[14\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[15\] datapath.vhd(311) " "Inferred latch for \"she\[15\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[16\] datapath.vhd(311) " "Inferred latch for \"she\[16\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002280 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[17\] datapath.vhd(311) " "Inferred latch for \"she\[17\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[18\] datapath.vhd(311) " "Inferred latch for \"she\[18\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[19\] datapath.vhd(311) " "Inferred latch for \"she\[19\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[20\] datapath.vhd(311) " "Inferred latch for \"she\[20\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[21\] datapath.vhd(311) " "Inferred latch for \"she\[21\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[22\] datapath.vhd(311) " "Inferred latch for \"she\[22\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[23\] datapath.vhd(311) " "Inferred latch for \"she\[23\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[24\] datapath.vhd(311) " "Inferred latch for \"she\[24\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[25\] datapath.vhd(311) " "Inferred latch for \"she\[25\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[26\] datapath.vhd(311) " "Inferred latch for \"she\[26\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[27\] datapath.vhd(311) " "Inferred latch for \"she\[27\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[28\] datapath.vhd(311) " "Inferred latch for \"she\[28\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[29\] datapath.vhd(311) " "Inferred latch for \"she\[29\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[30\] datapath.vhd(311) " "Inferred latch for \"she\[30\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[31\] datapath.vhd(311) " "Inferred latch for \"she\[31\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[32\] datapath.vhd(311) " "Inferred latch for \"she\[32\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[33\] datapath.vhd(311) " "Inferred latch for \"she\[33\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[34\] datapath.vhd(311) " "Inferred latch for \"she\[34\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[35\] datapath.vhd(311) " "Inferred latch for \"she\[35\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[36\] datapath.vhd(311) " "Inferred latch for \"she\[36\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[37\] datapath.vhd(311) " "Inferred latch for \"she\[37\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[38\] datapath.vhd(311) " "Inferred latch for \"she\[38\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[39\] datapath.vhd(311) " "Inferred latch for \"she\[39\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[40\] datapath.vhd(311) " "Inferred latch for \"she\[40\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002281 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[41\] datapath.vhd(311) " "Inferred latch for \"she\[41\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[42\] datapath.vhd(311) " "Inferred latch for \"she\[42\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[43\] datapath.vhd(311) " "Inferred latch for \"she\[43\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[44\] datapath.vhd(311) " "Inferred latch for \"she\[44\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[45\] datapath.vhd(311) " "Inferred latch for \"she\[45\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[46\] datapath.vhd(311) " "Inferred latch for \"she\[46\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[47\] datapath.vhd(311) " "Inferred latch for \"she\[47\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[48\] datapath.vhd(311) " "Inferred latch for \"she\[48\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[49\] datapath.vhd(311) " "Inferred latch for \"she\[49\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[50\] datapath.vhd(311) " "Inferred latch for \"she\[50\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[51\] datapath.vhd(311) " "Inferred latch for \"she\[51\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[52\] datapath.vhd(311) " "Inferred latch for \"she\[52\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[53\] datapath.vhd(311) " "Inferred latch for \"she\[53\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[54\] datapath.vhd(311) " "Inferred latch for \"she\[54\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[55\] datapath.vhd(311) " "Inferred latch for \"she\[55\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[56\] datapath.vhd(311) " "Inferred latch for \"she\[56\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[57\] datapath.vhd(311) " "Inferred latch for \"she\[57\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[58\] datapath.vhd(311) " "Inferred latch for \"she\[58\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[59\] datapath.vhd(311) " "Inferred latch for \"she\[59\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[60\] datapath.vhd(311) " "Inferred latch for \"she\[60\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[61\] datapath.vhd(311) " "Inferred latch for \"she\[61\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[62\] datapath.vhd(311) " "Inferred latch for \"she\[62\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[63\] datapath.vhd(311) " "Inferred latch for \"she\[63\]\" at datapath.vhd(311)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002282 "|final_project|datapath:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch datapath:inst5\|instruction_fetch:u1 " "Elaborating entity \"instruction_fetch\" for hierarchy \"datapath:inst5\|instruction_fetch:u1\"" {  } { { "datapath.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002286 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lily instruction_fetch.vhd(36) " "VHDL Signal Declaration warning at instruction_fetch.vhd(36): used explicit default value for signal \"lily\" because signal was never assigned a value" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/instruction_fetch.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588318002288 "|final_project|datapath:inst5|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "simon instruction_fetch.vhd(37) " "VHDL Signal Declaration warning at instruction_fetch.vhd(37): used explicit default value for signal \"simon\" because signal was never assigned a value" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/instruction_fetch.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588318002288 "|final_project|datapath:inst5|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lacie instruction_fetch.vhd(59) " "VHDL Process Statement warning at instruction_fetch.vhd(59): signal \"lacie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/instruction_fetch.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002288 "|final_project|datapath:inst5|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_addr instruction_fetch.vhd(60) " "VHDL Process Statement warning at instruction_fetch.vhd(60): signal \"pc_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/instruction_fetch.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002288 "|final_project|datapath:inst5|instruction_fetch:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter datapath:inst5\|instruction_fetch:u1\|programCounter:u1 " "Elaborating entity \"programCounter\" for hierarchy \"datapath:inst5\|instruction_fetch:u1\|programCounter:u1\"" {  } { { "../../lab1/instruction_fetch.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/instruction_fetch.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002291 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr programCounter.vhd(38) " "VHDL Process Statement warning at programCounter.vhd(38): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002292 "|final_project|datapath:inst5|instruction_fetch:u1|programCounter:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc programCounter.vhd(40) " "VHDL Process Statement warning at programCounter.vhd(40): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002293 "|final_project|datapath:inst5|instruction_fetch:u1|programCounter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 datapath:inst5\|instruction_fetch:u1\|programCounter:u1\|register8:u1 " "Elaborating entity \"register8\" for hierarchy \"datapath:inst5\|instruction_fetch:u1\|programCounter:u1\|register8:u1\"" {  } { { "../../lab1/programCounter.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002296 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ld register8.vhd(19) " "VHDL Process Statement warning at register8.vhd(19): signal \"Ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002297 "|final_project|datapath:inst5|instruction_fetch:u1|programCounter:u1|register8:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D register8.vhd(22) " "VHDL Process Statement warning at register8.vhd(22): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002297 "|final_project|datapath:inst5|instruction_fetch:u1|programCounter:u1|register8:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem datapath:inst5\|instruction_fetch:u1\|inst_mem:u2 " "Elaborating entity \"inst_mem\" for hierarchy \"datapath:inst5\|instruction_fetch:u1\|inst_mem:u2\"" {  } { { "../../lab1/instruction_fetch.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:inst5\|instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:inst5\|instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "../../lab1/inst_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:inst5\|instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:inst5\|instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:inst5\|instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:inst5\|instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318002480 ""}  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588318002480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79s3 " "Found entity 1: altsyncram_79s3" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/db/altsyncram_79s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318002566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79s3 datapath:inst5\|instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated " "Elaborating entity \"altsyncram_79s3\" for hierarchy \"datapath:inst5\|instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_decoder datapath:inst5\|risc_v_decoder:u2 " "Elaborating entity \"risc_v_decoder\" for hierarchy \"datapath:inst5\|risc_v_decoder:u2\"" {  } { { "datapath.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002760 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"immediate\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002762 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct7 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct7\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002762 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs2 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs2\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002762 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs1 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs1\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct3 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct3\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rd\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002763 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002764 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[7\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[8\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[9\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[10\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[11\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[12\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[13\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[14\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[15\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[16\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[16\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[17\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[17\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[18\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[18\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[19\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[19\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[20\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[20\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[21\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[21\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[22\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[22\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[23\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[23\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002765 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[24\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[24\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002766 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[25\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[25\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002766 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[26\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[26\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002766 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[27\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[27\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002766 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[28\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[28\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002766 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[29\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[29\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002766 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[30\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[30\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002766 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[31\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[31\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002766 "|final_project|datapath:inst5|risc_v_decoder:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:inst5\|register_file:u3 " "Elaborating entity \"register_file\" for hierarchy \"datapath:inst5\|register_file:u3\"" {  } { { "datapath.vhd" "u3" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002771 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr register_file.vhd(21) " "VHDL Process Statement warning at register_file.vhd(21): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/register_file/register_file.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002773 "|final_project|datapath:inst5|register_file:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen datapath:inst5\|imm_gen:u4 " "Elaborating entity \"imm_gen\" for hierarchy \"datapath:inst5\|imm_gen:u4\"" {  } { { "datapath.vhd" "u4" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_64 datapath:inst5\|ALU_64:u5 " "Elaborating entity \"ALU_64\" for hierarchy \"datapath:inst5\|ALU_64:u5\"" {  } { { "datapath.vhd" "u5" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ALU_64.vhd(40) " "VHDL Process Statement warning at ALU_64.vhd(40): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002787 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumout ALU_64.vhd(41) " "VHDL Process Statement warning at ALU_64.vhd(41): signal \"sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002787 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftll ALU_64.vhd(43) " "VHDL Process Statement warning at ALU_64.vhd(43): signal \"shiftll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002787 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff ALU_64.vhd(46) " "VHDL Process Statement warning at ALU_64.vhd(46): signal \"diff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002787 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diffout ALU_64.vhd(53) " "VHDL Process Statement warning at ALU_64.vhd(53): signal \"diffout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftra ALU_64.vhd(56) " "VHDL Process Statement warning at ALU_64.vhd(56): signal \"shiftra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftrl ALU_64.vhd(62) " "VHDL Process Statement warning at ALU_64.vhd(62): signal \"shiftrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU_64.vhd(37) " "Inferred latch for \"c\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] ALU_64.vhd(37) " "Inferred latch for \"r\[0\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] ALU_64.vhd(37) " "Inferred latch for \"r\[1\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] ALU_64.vhd(37) " "Inferred latch for \"r\[2\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] ALU_64.vhd(37) " "Inferred latch for \"r\[3\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] ALU_64.vhd(37) " "Inferred latch for \"r\[4\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] ALU_64.vhd(37) " "Inferred latch for \"r\[5\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] ALU_64.vhd(37) " "Inferred latch for \"r\[6\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] ALU_64.vhd(37) " "Inferred latch for \"r\[7\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] ALU_64.vhd(37) " "Inferred latch for \"r\[8\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] ALU_64.vhd(37) " "Inferred latch for \"r\[9\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002788 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] ALU_64.vhd(37) " "Inferred latch for \"r\[10\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] ALU_64.vhd(37) " "Inferred latch for \"r\[11\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] ALU_64.vhd(37) " "Inferred latch for \"r\[12\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] ALU_64.vhd(37) " "Inferred latch for \"r\[13\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] ALU_64.vhd(37) " "Inferred latch for \"r\[14\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] ALU_64.vhd(37) " "Inferred latch for \"r\[15\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] ALU_64.vhd(37) " "Inferred latch for \"r\[16\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] ALU_64.vhd(37) " "Inferred latch for \"r\[17\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] ALU_64.vhd(37) " "Inferred latch for \"r\[18\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] ALU_64.vhd(37) " "Inferred latch for \"r\[19\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] ALU_64.vhd(37) " "Inferred latch for \"r\[20\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] ALU_64.vhd(37) " "Inferred latch for \"r\[21\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] ALU_64.vhd(37) " "Inferred latch for \"r\[22\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] ALU_64.vhd(37) " "Inferred latch for \"r\[23\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] ALU_64.vhd(37) " "Inferred latch for \"r\[24\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] ALU_64.vhd(37) " "Inferred latch for \"r\[25\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] ALU_64.vhd(37) " "Inferred latch for \"r\[26\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] ALU_64.vhd(37) " "Inferred latch for \"r\[27\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] ALU_64.vhd(37) " "Inferred latch for \"r\[28\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] ALU_64.vhd(37) " "Inferred latch for \"r\[29\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] ALU_64.vhd(37) " "Inferred latch for \"r\[30\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] ALU_64.vhd(37) " "Inferred latch for \"r\[31\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002789 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[32\] ALU_64.vhd(37) " "Inferred latch for \"r\[32\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[33\] ALU_64.vhd(37) " "Inferred latch for \"r\[33\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[34\] ALU_64.vhd(37) " "Inferred latch for \"r\[34\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[35\] ALU_64.vhd(37) " "Inferred latch for \"r\[35\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[36\] ALU_64.vhd(37) " "Inferred latch for \"r\[36\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[37\] ALU_64.vhd(37) " "Inferred latch for \"r\[37\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[38\] ALU_64.vhd(37) " "Inferred latch for \"r\[38\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[39\] ALU_64.vhd(37) " "Inferred latch for \"r\[39\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[40\] ALU_64.vhd(37) " "Inferred latch for \"r\[40\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[41\] ALU_64.vhd(37) " "Inferred latch for \"r\[41\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[42\] ALU_64.vhd(37) " "Inferred latch for \"r\[42\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[43\] ALU_64.vhd(37) " "Inferred latch for \"r\[43\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[44\] ALU_64.vhd(37) " "Inferred latch for \"r\[44\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[45\] ALU_64.vhd(37) " "Inferred latch for \"r\[45\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[46\] ALU_64.vhd(37) " "Inferred latch for \"r\[46\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[47\] ALU_64.vhd(37) " "Inferred latch for \"r\[47\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[48\] ALU_64.vhd(37) " "Inferred latch for \"r\[48\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[49\] ALU_64.vhd(37) " "Inferred latch for \"r\[49\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[50\] ALU_64.vhd(37) " "Inferred latch for \"r\[50\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[51\] ALU_64.vhd(37) " "Inferred latch for \"r\[51\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[52\] ALU_64.vhd(37) " "Inferred latch for \"r\[52\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[53\] ALU_64.vhd(37) " "Inferred latch for \"r\[53\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[54\] ALU_64.vhd(37) " "Inferred latch for \"r\[54\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[55\] ALU_64.vhd(37) " "Inferred latch for \"r\[55\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[56\] ALU_64.vhd(37) " "Inferred latch for \"r\[56\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002790 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[57\] ALU_64.vhd(37) " "Inferred latch for \"r\[57\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002791 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[58\] ALU_64.vhd(37) " "Inferred latch for \"r\[58\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002791 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[59\] ALU_64.vhd(37) " "Inferred latch for \"r\[59\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002791 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[60\] ALU_64.vhd(37) " "Inferred latch for \"r\[60\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002791 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[61\] ALU_64.vhd(37) " "Inferred latch for \"r\[61\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002791 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[62\] ALU_64.vhd(37) " "Inferred latch for \"r\[62\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002791 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[63\] ALU_64.vhd(37) " "Inferred latch for \"r\[63\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318002791 "|final_project|datapath:inst5|ALU_64:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub datapath:inst5\|ALU_64:u5\|addsub:U1 " "Elaborating entity \"addsub\" for hierarchy \"datapath:inst5\|ALU_64:u5\|addsub:U1\"" {  } { { "../../lab2/ALU_64.vhd" "U1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder datapath:inst5\|ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1 " "Elaborating entity \"fulladder\" for hierarchy \"datapath:inst5\|ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1\"" {  } { { "../../lab2/addsub.vhd" "\\FA:0:U1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/addsub.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318002801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicShift datapath:inst5\|ALU_64:u5\|logicShift:U3 " "Elaborating entity \"logicShift\" for hierarchy \"datapath:inst5\|ALU_64:u5\|logicShift:U3\"" {  } { { "../../lab2/ALU_64.vhd" "U3" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003228 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R logicShift.vhd(19) " "VHDL Process Statement warning at logicShift.vhd(19): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318003230 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] logicShift.vhd(19) " "Inferred latch for \"R\[0\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003230 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] logicShift.vhd(19) " "Inferred latch for \"R\[1\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003230 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] logicShift.vhd(19) " "Inferred latch for \"R\[2\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003230 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] logicShift.vhd(19) " "Inferred latch for \"R\[3\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003230 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] logicShift.vhd(19) " "Inferred latch for \"R\[4\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003230 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] logicShift.vhd(19) " "Inferred latch for \"R\[5\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003230 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] logicShift.vhd(19) " "Inferred latch for \"R\[6\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003230 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] logicShift.vhd(19) " "Inferred latch for \"R\[7\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] logicShift.vhd(19) " "Inferred latch for \"R\[8\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] logicShift.vhd(19) " "Inferred latch for \"R\[9\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] logicShift.vhd(19) " "Inferred latch for \"R\[10\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] logicShift.vhd(19) " "Inferred latch for \"R\[11\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] logicShift.vhd(19) " "Inferred latch for \"R\[12\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] logicShift.vhd(19) " "Inferred latch for \"R\[13\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] logicShift.vhd(19) " "Inferred latch for \"R\[14\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] logicShift.vhd(19) " "Inferred latch for \"R\[15\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] logicShift.vhd(19) " "Inferred latch for \"R\[16\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] logicShift.vhd(19) " "Inferred latch for \"R\[17\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] logicShift.vhd(19) " "Inferred latch for \"R\[18\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] logicShift.vhd(19) " "Inferred latch for \"R\[19\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] logicShift.vhd(19) " "Inferred latch for \"R\[20\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] logicShift.vhd(19) " "Inferred latch for \"R\[21\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] logicShift.vhd(19) " "Inferred latch for \"R\[22\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] logicShift.vhd(19) " "Inferred latch for \"R\[23\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] logicShift.vhd(19) " "Inferred latch for \"R\[24\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] logicShift.vhd(19) " "Inferred latch for \"R\[25\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] logicShift.vhd(19) " "Inferred latch for \"R\[26\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] logicShift.vhd(19) " "Inferred latch for \"R\[27\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] logicShift.vhd(19) " "Inferred latch for \"R\[28\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] logicShift.vhd(19) " "Inferred latch for \"R\[29\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003231 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] logicShift.vhd(19) " "Inferred latch for \"R\[30\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] logicShift.vhd(19) " "Inferred latch for \"R\[31\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[32\] logicShift.vhd(19) " "Inferred latch for \"R\[32\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[33\] logicShift.vhd(19) " "Inferred latch for \"R\[33\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[34\] logicShift.vhd(19) " "Inferred latch for \"R\[34\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[35\] logicShift.vhd(19) " "Inferred latch for \"R\[35\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[36\] logicShift.vhd(19) " "Inferred latch for \"R\[36\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[37\] logicShift.vhd(19) " "Inferred latch for \"R\[37\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[38\] logicShift.vhd(19) " "Inferred latch for \"R\[38\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[39\] logicShift.vhd(19) " "Inferred latch for \"R\[39\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[40\] logicShift.vhd(19) " "Inferred latch for \"R\[40\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[41\] logicShift.vhd(19) " "Inferred latch for \"R\[41\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[42\] logicShift.vhd(19) " "Inferred latch for \"R\[42\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[43\] logicShift.vhd(19) " "Inferred latch for \"R\[43\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[44\] logicShift.vhd(19) " "Inferred latch for \"R\[44\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[45\] logicShift.vhd(19) " "Inferred latch for \"R\[45\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[46\] logicShift.vhd(19) " "Inferred latch for \"R\[46\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[47\] logicShift.vhd(19) " "Inferred latch for \"R\[47\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[48\] logicShift.vhd(19) " "Inferred latch for \"R\[48\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[49\] logicShift.vhd(19) " "Inferred latch for \"R\[49\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[50\] logicShift.vhd(19) " "Inferred latch for \"R\[50\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[51\] logicShift.vhd(19) " "Inferred latch for \"R\[51\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[52\] logicShift.vhd(19) " "Inferred latch for \"R\[52\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[53\] logicShift.vhd(19) " "Inferred latch for \"R\[53\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[54\] logicShift.vhd(19) " "Inferred latch for \"R\[54\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003232 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[55\] logicShift.vhd(19) " "Inferred latch for \"R\[55\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003233 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[56\] logicShift.vhd(19) " "Inferred latch for \"R\[56\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003233 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[57\] logicShift.vhd(19) " "Inferred latch for \"R\[57\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003233 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[58\] logicShift.vhd(19) " "Inferred latch for \"R\[58\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003233 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[59\] logicShift.vhd(19) " "Inferred latch for \"R\[59\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003233 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[60\] logicShift.vhd(19) " "Inferred latch for \"R\[60\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003233 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[61\] logicShift.vhd(19) " "Inferred latch for \"R\[61\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003233 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[62\] logicShift.vhd(19) " "Inferred latch for \"R\[62\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003233 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[63\] logicShift.vhd(19) " "Inferred latch for \"R\[63\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003233 "|final_project|datapath:inst5|ALU_64:u5|logicShift:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem datapath:inst5\|data_mem:u6 " "Elaborating entity \"data_mem\" for hierarchy \"datapath:inst5\|data_mem:u6\"" {  } { { "datapath.vhd" "u6" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:inst5\|data_mem:u6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:inst5\|data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../../lab4/data_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:inst5\|data_mem:u6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:inst5\|data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:inst5\|data_mem:u6\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:inst5\|data_mem:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318003316 ""}  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588318003316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ess3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ess3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ess3 " "Found entity 1: altsyncram_ess3" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/db/altsyncram_ess3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318003406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ess3 datapath:inst5\|data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated " "Elaborating entity \"altsyncram_ess3\" for hierarchy \"datapath:inst5\|data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit datapath:inst5\|control_unit:u7 " "Elaborating entity \"control_unit\" for hierarchy \"datapath:inst5\|control_unit:u7\"" {  } { { "datapath.vhd" "u7" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003746 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr control_unit.vhd(18) " "VHDL Process Statement warning at control_unit.vhd(18): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/control_unit/control_unit.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003747 "|final_project|datapath:inst5|control_unit:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control datapath:inst5\|ALU_control:u8 " "Elaborating entity \"ALU_control\" for hierarchy \"datapath:inst5\|ALU_control:u8\"" {  } { { "datapath.vhd" "u8" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_reg datapath:inst5\|IF_reg:u9 " "Elaborating entity \"IF_reg\" for hierarchy \"datapath:inst5\|IF_reg:u9\"" {  } { { "datapath.vhd" "u9" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003757 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall IF_reg.vhd(23) " "VHDL Process Statement warning at IF_reg.vhd(23): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003759 "|final_project|datapath:inst5|IF_reg:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_reg datapath:inst5\|RD_reg:u10 " "Elaborating entity \"RD_reg\" for hierarchy \"datapath:inst5\|RD_reg:u10\"" {  } { { "datapath.vhd" "u10" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003764 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall RD_reg.vhd(45) " "VHDL Process Statement warning at RD_reg.vhd(45): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/RD_reg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003767 "|final_project|datapath:inst5|RD_reg:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "morestall RD_reg.vhd(45) " "VHDL Process Statement warning at RD_reg.vhd(45): signal \"morestall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/RD_reg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003767 "|final_project|datapath:inst5|RD_reg:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall RD_reg.vhd(74) " "VHDL Process Statement warning at RD_reg.vhd(74): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/RD_reg.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003767 "|final_project|datapath:inst5|RD_reg:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "morestall RD_reg.vhd(74) " "VHDL Process Statement warning at RD_reg.vhd(74): signal \"morestall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/RD_reg.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003767 "|final_project|datapath:inst5|RD_reg:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_RD_reg datapath:inst5\|control_RD_reg:u11 " "Elaborating entity \"control_RD_reg\" for hierarchy \"datapath:inst5\|control_RD_reg:u11\"" {  } { { "datapath.vhd" "u11" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_reg datapath:inst5\|EXE_reg:u12 " "Elaborating entity \"EXE_reg\" for hierarchy \"datapath:inst5\|EXE_reg:u12\"" {  } { { "datapath.vhd" "u12" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_reg datapath:inst5\|MEM_reg:u14 " "Elaborating entity \"MEM_reg\" for hierarchy \"datapath:inst5\|MEM_reg:u14\"" {  } { { "datapath.vhd" "u14" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit datapath:inst5\|forwarding_unit:u15 " "Elaborating entity \"forwarding_unit\" for hierarchy \"datapath:inst5\|forwarding_unit:u15\"" {  } { { "datapath.vhd" "u15" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003793 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdA forwarding_unit.vhd(17) " "VHDL Process Statement warning at forwarding_unit.vhd(17): inferring latch(es) for signal or variable \"fwdA\", which holds its previous value in one or more paths through the process" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318003795 "|final_project|datapath:inst5|forwarding_unit:u15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdB forwarding_unit.vhd(34) " "VHDL Process Statement warning at forwarding_unit.vhd(34): inferring latch(es) for signal or variable \"fwdB\", which holds its previous value in one or more paths through the process" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318003795 "|final_project|datapath:inst5|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[0\] forwarding_unit.vhd(34) " "Inferred latch for \"fwdB\[0\]\" at forwarding_unit.vhd(34)" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003795 "|final_project|datapath:inst5|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[1\] forwarding_unit.vhd(34) " "Inferred latch for \"fwdB\[1\]\" at forwarding_unit.vhd(34)" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003795 "|final_project|datapath:inst5|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[0\] forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[0\]\" at forwarding_unit.vhd(17)" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003795 "|final_project|datapath:inst5|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[1\] forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[1\]\" at forwarding_unit.vhd(17)" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003795 "|final_project|datapath:inst5|forwarding_unit:u15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg_8bit sevenSeg_8bit:inst4 " "Elaborating entity \"sevenSeg_8bit\" for hierarchy \"sevenSeg_8bit:inst4\"" {  } { { "../project_files/final_project.bdf" "inst4" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 360 992 1168 456 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318003800 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal sevenSeg_8bit.vhd(48) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(48): signal \"numVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003801 "|final_project|sevenSeg_8bit:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal2 sevenSeg_8bit.vhd(49) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(49): signal \"numVal2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003801 "|final_project|sevenSeg_8bit:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal2 sevenSeg_8bit.vhd(50) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(50): signal \"numVal2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003801 "|final_project|sevenSeg_8bit:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal sevenSeg_8bit.vhd(52) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(52): signal \"numVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003801 "|final_project|sevenSeg_8bit:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal sevenSeg_8bit.vhd(53) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(53): signal \"numVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588318003801 "|final_project|sevenSeg_8bit:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numVal2 sevenSeg_8bit.vhd(44) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(44): inferring latch(es) for signal or variable \"numVal2\", which holds its previous value in one or more paths through the process" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588318003801 "|final_project|sevenSeg_8bit:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[0\] sevenSeg_8bit.vhd(44) " "Inferred latch for \"numVal2\[0\]\" at sevenSeg_8bit.vhd(44)" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003801 "|final_project|sevenSeg_8bit:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[1\] sevenSeg_8bit.vhd(44) " "Inferred latch for \"numVal2\[1\]\" at sevenSeg_8bit.vhd(44)" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003801 "|final_project|sevenSeg_8bit:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[2\] sevenSeg_8bit.vhd(44) " "Inferred latch for \"numVal2\[2\]\" at sevenSeg_8bit.vhd(44)" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003801 "|final_project|sevenSeg_8bit:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[3\] sevenSeg_8bit.vhd(44) " "Inferred latch for \"numVal2\[3\]\" at sevenSeg_8bit.vhd(44)" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003802 "|final_project|sevenSeg_8bit:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[4\] sevenSeg_8bit.vhd(44) " "Inferred latch for \"numVal2\[4\]\" at sevenSeg_8bit.vhd(44)" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003802 "|final_project|sevenSeg_8bit:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[5\] sevenSeg_8bit.vhd(44) " "Inferred latch for \"numVal2\[5\]\" at sevenSeg_8bit.vhd(44)" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003802 "|final_project|sevenSeg_8bit:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[6\] sevenSeg_8bit.vhd(44) " "Inferred latch for \"numVal2\[6\]\" at sevenSeg_8bit.vhd(44)" {  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318003802 "|final_project|sevenSeg_8bit:inst4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[3\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[3\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[7\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[7\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[2\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[2\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[1\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[1\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[0\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[0\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[6\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[6\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[5\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[5\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[4\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[4\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[11\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[11\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[15\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[15\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[10\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[10\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[9\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[9\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[8\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[8\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[14\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[14\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[13\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[13\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[12\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[12\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|c " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|c\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[16\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[16\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[17\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[17\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[18\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[18\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[19\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[19\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[20\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[20\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[21\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[21\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[22\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[22\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[23\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[23\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[24\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[24\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[25\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[25\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[26\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[26\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[27\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[27\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[28\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[28\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[29\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[29\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[30\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[30\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[31\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[31\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[32\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[32\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[33\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[33\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[34\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[34\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[35\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[35\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[36\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[36\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[37\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[37\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[38\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[38\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[39\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[39\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[40\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[40\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[41\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[41\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[42\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[42\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[43\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[43\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[44\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[44\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[45\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[45\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[46\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[46\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[47\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[47\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[48\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[48\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[49\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[49\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[50\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[50\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[51\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[51\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[52\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[52\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[53\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[53\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[54\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[54\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[55\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[55\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[56\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[56\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[57\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[57\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[58\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[58\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[59\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[59\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[60\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[60\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[61\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[61\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[62\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[62\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:inst5\|ALU_64:u5\|r\[63\] " "LATCH primitive \"datapath:inst5\|ALU_64:u5\|r\[63\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318005349 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:inst5\|register_file:u3\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:inst5\|register_file:u3\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:inst5\|register_file:u3\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:inst5\|register_file:u3\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588318007596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588318007596 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588318007596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:inst5\|register_file:u3\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"datapath:inst5\|register_file:u3\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318007625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:inst5\|register_file:u3\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"datapath:inst5\|register_file:u3\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588318007626 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588318007626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osg1 " "Found entity 1: altsyncram_osg1" {  } { { "db/altsyncram_osg1.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/db/altsyncram_osg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588318007714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318007714 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588318008245 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 280 696 872 296 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588318008330 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 280 696 872 296 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588318008330 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 280 696 872 296 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588318008330 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 280 696 872 296 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588318008330 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 280 696 872 296 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588318008330 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 280 696 872 296 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588318008330 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 280 696 872 296 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588318008330 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 280 696 872 296 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588318008330 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1588318008330 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[7\]\" is moved to its source" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 280 696 872 296 "LCD_DATA\[7..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1588318008334 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1588318008334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSeg_8bit:inst4\|numVal2\[0\] " "Latch sevenSeg_8bit:inst4\|numVal2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[17\] " "Ports D and ENA on the latch are fed by the same signal SW\[17\]" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW\[0\]" "" } { 368 72 248 384 "SW\[16..1\]" "" } { 480 336 504 496 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008344 ""}  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSeg_8bit:inst3\|numVal2\[0\] " "Latch sevenSeg_8bit:inst3\|numVal2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[17\] " "Ports D and ENA on the latch are fed by the same signal SW\[17\]" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW\[0\]" "" } { 368 72 248 384 "SW\[16..1\]" "" } { 480 336 504 496 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008345 ""}  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSeg_8bit:inst2\|numVal2\[0\] " "Latch sevenSeg_8bit:inst2\|numVal2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[17\] " "Ports D and ENA on the latch are fed by the same signal SW\[17\]" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW\[0\]" "" } { 368 72 248 384 "SW\[16..1\]" "" } { 480 336 504 496 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008345 ""}  } { { "../project_files/sevenSeg_8bit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/sevenSeg_8bit.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|opcode\[2\] " "Latch datapath:inst5\|risc_v_decoder:u2\|opcode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[2\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008345 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|opcode\[3\] " "Latch datapath:inst5\|risc_v_decoder:u2\|opcode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[3\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008345 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|opcode\[4\] " "Latch datapath:inst5\|risc_v_decoder:u2\|opcode\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[4\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008345 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|opcode\[5\] " "Latch datapath:inst5\|risc_v_decoder:u2\|opcode\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[5\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008346 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|opcode\[6\] " "Latch datapath:inst5\|risc_v_decoder:u2\|opcode\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008346 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|funct7\[6\] " "Latch datapath:inst5\|risc_v_decoder:u2\|funct7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008346 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|funct7\[5\] " "Latch datapath:inst5\|risc_v_decoder:u2\|funct7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008346 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|funct7\[4\] " "Latch datapath:inst5\|risc_v_decoder:u2\|funct7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008346 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|funct7\[3\] " "Latch datapath:inst5\|risc_v_decoder:u2\|funct7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008346 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|funct7\[2\] " "Latch datapath:inst5\|risc_v_decoder:u2\|funct7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008346 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|funct7\[1\] " "Latch datapath:inst5\|risc_v_decoder:u2\|funct7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008346 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|funct7\[0\] " "Latch datapath:inst5\|risc_v_decoder:u2\|funct7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008347 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|rs2\[4\] " "Latch datapath:inst5\|risc_v_decoder:u2\|rs2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008347 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|rs2\[3\] " "Latch datapath:inst5\|risc_v_decoder:u2\|rs2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008347 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|rs2\[2\] " "Latch datapath:inst5\|risc_v_decoder:u2\|rs2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008347 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|rs2\[1\] " "Latch datapath:inst5\|risc_v_decoder:u2\|rs2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008347 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|rs2\[0\] " "Latch datapath:inst5\|risc_v_decoder:u2\|rs2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008347 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[0\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008347 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[1\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008347 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[2\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008348 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[3\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008348 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[4\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008348 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[5\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008348 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[6\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008348 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[7\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008348 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[8\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008348 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[9\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008348 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[10\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008349 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[11\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008349 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[12\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008349 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[13\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008349 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[14\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008349 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[15\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008349 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[16\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008349 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[17\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008349 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[18\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008349 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[19\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008350 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[20\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008350 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[21\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008350 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[22\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008350 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[23\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008350 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[24\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008350 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[25\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008350 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[26\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008350 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[27\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008351 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[28\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008351 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[29\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008351 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|immediate\[30\] " "Latch datapath:inst5\|risc_v_decoder:u2\|immediate\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008351 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|rd\[0\] " "Latch datapath:inst5\|risc_v_decoder:u2\|rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008351 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|rd\[1\] " "Latch datapath:inst5\|risc_v_decoder:u2\|rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008351 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|rd\[2\] " "Latch datapath:inst5\|risc_v_decoder:u2\|rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008351 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|rd\[3\] " "Latch datapath:inst5\|risc_v_decoder:u2\|rd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008351 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|risc_v_decoder:u2\|rd\[4\] " "Latch datapath:inst5\|risc_v_decoder:u2\|rd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|IF_reg:u9\|instruction_out\[6\]" {  } { { "../datapath2/IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008351 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:inst5\|sel " "Latch datapath:inst5\|sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:inst5\|RD_reg:u10\|fun3_out\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:inst5\|RD_reg:u10\|fun3_out\[2\]" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/RD_reg.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588318008352 ""}  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/emulation/datapath.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588318008352 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcdData\[7\]~synth " "Node \"lcdData\[7\]~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318016188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdData\[6\]~synth " "Node \"lcdData\[6\]~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318016188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdData\[5\]~synth " "Node \"lcdData\[5\]~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318016188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdData\[4\]~synth " "Node \"lcdData\[4\]~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318016188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdData\[3\]~synth " "Node \"lcdData\[3\]~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318016188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdData\[2\]~synth " "Node \"lcdData\[2\]~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318016188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdData\[1\]~synth " "Node \"lcdData\[1\]~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318016188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdData\[0\]~synth " "Node \"lcdData\[0\]~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318016188 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588318016188 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 568 1248 1424 584 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 568 1248 1424 584 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 568 1248 1424 584 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 568 1248 1424 584 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 568 1248 1424 584 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 568 1248 1424 584 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 568 1248 1424 584 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 584 1248 1424 600 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 584 1248 1424 600 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 584 1248 1424 600 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 584 1248 1424 600 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 584 1248 1424 600 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 584 1248 1424 600 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 584 1248 1424 600 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 592 976 1152 608 "LEDG\[8..2\]" "" } { 544 688 864 560 "LEDG\[1\]" "" } { 560 712 888 576 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 592 976 1152 608 "LEDG\[8..2\]" "" } { 544 688 864 560 "LEDG\[1\]" "" } { 560 712 888 576 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 592 976 1152 608 "LEDG\[8..2\]" "" } { 544 688 864 560 "LEDG\[1\]" "" } { 560 712 888 576 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 592 976 1152 608 "LEDG\[8..2\]" "" } { 544 688 864 560 "LEDG\[1\]" "" } { 560 712 888 576 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 592 976 1152 608 "LEDG\[8..2\]" "" } { 544 688 864 560 "LEDG\[1\]" "" } { 560 712 888 576 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 592 976 1152 608 "LEDG\[8..2\]" "" } { 544 688 864 560 "LEDG\[1\]" "" } { 560 712 888 576 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 592 976 1152 608 "LEDG\[8..2\]" "" } { 544 688 864 560 "LEDG\[1\]" "" } { 560 712 888 576 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 632 960 1136 648 "LEDR\[17..1\]" "" } { 576 704 880 592 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588318016191 "|final_project|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588318016191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588318016558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588318022208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588318023061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588318023061 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 232 248 424 248 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 344 72 248 360 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 344 72 248 360 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../project_files/final_project.bdf" "" { Schematic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/project_files/final_project.bdf" { { 344 72 248 360 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588318023482 "|final_project|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588318023482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3796 " "Implemented 3796 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588318023483 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588318023483 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588318023483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3454 " "Implemented 3454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588318023483 ""} { "Info" "ICUT_CUT_TM_RAMS" "224 " "Implemented 224 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588318023483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588318023483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 337 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 337 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588318023593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 01 00:27:03 2020 " "Processing ended: Fri May 01 00:27:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588318023593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588318023593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588318023593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588318023593 ""}
