#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Feb 23 22:05:51 2026
# Process ID: 715305
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :2900.000 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :97473 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1674.211 ; gain = 56.836 ; free physical = 68591 ; free virtual = 91436
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 734174
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.832 ; gain = 427.629 ; free physical = 67512 ; free virtual = 90358
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_145' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:2248]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_153' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:2289]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:2364]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:142]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:11' bound to instance 'call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_232' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:2493]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:2502]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:2522]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:199]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_336' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:2708]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:39]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:11' bound to instance 'call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_348' of component 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:2734]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:210]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_448' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:2931]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:171]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_548' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:3089]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:135]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_608' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:3211]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:93]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_668' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:3291]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:59]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_690' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:3337]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_118/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.910 ; gain = 947.707 ; free physical = 66976 ; free virtual = 89850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2625.910 ; gain = 947.707 ; free physical = 66935 ; free virtual = 89809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.914 ; gain = 955.711 ; free physical = 66937 ; free virtual = 89811
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2765.195 ; gain = 1086.992 ; free physical = 66730 ; free virtual = 89611
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 2     
	   3 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 24    
	   3 Input   19 Bit       Adders := 272   
	   3 Input   16 Bit       Adders := 1607  
	   2 Input   16 Bit       Adders := 953   
	   2 Input   15 Bit       Adders := 1019  
	   3 Input   15 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 559   
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 13    
	   2 Input   13 Bit       Adders := 36    
	   4 Input   13 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 33    
	   2 Input   12 Bit       Adders := 66    
	   4 Input   12 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 96    
	   2 Input   11 Bit       Adders := 103   
	   4 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 79    
	   2 Input   10 Bit       Adders := 108   
	   3 Input    9 Bit       Adders := 31    
	   2 Input    9 Bit       Adders := 83    
	   2 Input    8 Bit       Adders := 180   
+---XORs : 
	   2 Input      1 Bit         XORs := 343   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3873  
	               15 Bit    Registers := 1099  
	               14 Bit    Registers := 410   
	               13 Bit    Registers := 88    
	               12 Bit    Registers := 63    
	               11 Bit    Registers := 142   
	               10 Bit    Registers := 190   
	                9 Bit    Registers := 158   
	                8 Bit    Registers := 504   
	                7 Bit    Registers := 18    
	                1 Bit    Registers := 569   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 165   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 680   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 181   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sext_ln42_106_reg_22567_reg[14]' (FDE) to 'sext_ln42_106_reg_22567_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_139_reg_23073_reg[14]' (FDE) to 'sext_ln42_139_reg_23073_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_109_reg_22642_reg[13]' (FDE) to 'sext_ln42_109_reg_22642_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_109_reg_22642_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_109_reg_22642_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_109_reg_22642_reg[14]' (FDE) to 'sext_ln42_109_reg_22642_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_109_reg_22642_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_109_reg_22642_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_18_reg_21584_reg[13]' (FDE) to 'sext_ln42_18_reg_21584_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_18_reg_21584_reg[14]' (FDE) to 'sext_ln42_18_reg_21584_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_143_reg_23139_reg[15]' (FDE) to 'sext_ln42_143_reg_23139_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_126_reg_22902_reg[13]' (FDE) to 'sext_ln42_126_reg_22902_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_126_reg_22902_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_126_reg_22902_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_126_reg_22902_reg[14]' (FDE) to 'sext_ln42_126_reg_22902_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_126_reg_22902_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_126_reg_22902_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_121_reg_22838_reg[13]' (FDE) to 'sext_ln42_121_reg_22838_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_121_reg_22838_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_121_reg_22838_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_121_reg_22838_reg[14]' (FDE) to 'sext_ln42_121_reg_22838_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_121_reg_22838_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_121_reg_22838_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_131_reg_22955_reg[14]' (FDE) to 'sext_ln42_131_reg_22955_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_112_reg_22666_reg[14]' (FDE) to 'sext_ln42_112_reg_22666_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_112_reg_22666_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_112_reg_22666_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_115_reg_22752_reg[14]' (FDE) to 'sext_ln42_115_reg_22752_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_177_reg_22318_reg[14]' (FDE) to 'sext_ln17_177_reg_22318_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_94_reg_22806_reg[15]' (FDE) to 'sext_ln42_94_reg_22806_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_81_reg_22576_reg[15]' (FDE) to 'sext_ln42_81_reg_22576_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_81_reg_22576_reg[14]' (FDE) to 'sext_ln42_81_reg_22576_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_23684_reg[15]' (FDE) to 'sext_ln42_166_reg_23684_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_23684_reg[14]' (FDE) to 'sext_ln42_166_reg_23684_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_110_reg_23030_reg[15]' (FDE) to 'sext_ln42_110_reg_23030_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_34_reg_21859_reg[15]' (FDE) to 'sext_ln42_34_reg_21859_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_120_reg_23254_reg[15]' (FDE) to 'sext_ln42_120_reg_23254_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_47_reg_22131_reg[15]' (FDE) to 'sext_ln42_47_reg_22131_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_23379_reg[14]' (FDE) to 'sext_ln42_156_reg_23379_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_160_reg_23499_reg[15]' (FDE) to 'sext_ln42_160_reg_23499_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[14]' (FDE) to 'sext_ln17_243_reg_23579_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[13]' (FDE) to 'mult_432_reg_23574_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[0]' (FDE) to 'mult_432_reg_23574_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[1]' (FDE) to 'mult_432_reg_23574_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[2]' (FDE) to 'mult_432_reg_23574_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[3]' (FDE) to 'mult_432_reg_23574_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[4]' (FDE) to 'mult_432_reg_23574_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[5]' (FDE) to 'mult_432_reg_23574_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[6]' (FDE) to 'mult_432_reg_23574_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[7]' (FDE) to 'mult_432_reg_23574_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[8]' (FDE) to 'mult_432_reg_23574_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[9]' (FDE) to 'mult_432_reg_23574_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[10]' (FDE) to 'mult_432_reg_23574_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[11]' (FDE) to 'mult_432_reg_23574_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_243_reg_23579_reg[12]' (FDE) to 'mult_432_reg_23574_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_19_reg_21618_reg[15]' (FDE) to 'sext_ln42_19_reg_21618_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_97_reg_22855_reg[15]' (FDE) to 'sext_ln42_97_reg_22855_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_174_reg_22292_reg[14]' (FDE) to 'sext_ln17_174_reg_22292_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_208_reg_22919_reg[14]' (FDE) to 'sext_ln17_208_reg_22919_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_13_reg_21566_reg[15]' (FDE) to 'sext_ln42_13_reg_21566_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_13_reg_21566_reg[13]' (FDE) to 'sext_ln42_13_reg_21566_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_202_reg_22784_reg[14]' (FDE) to 'sext_ln17_202_reg_22784_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_162_reg_23534_reg[14]' (FDE) to 'sext_ln42_162_reg_23534_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_5_reg_21497_reg[15]' (FDE) to 'sext_ln42_5_reg_21497_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_158_reg_23436_reg[15]' (FDE) to 'sext_ln42_158_reg_23436_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_158_reg_23436_reg[14]' (FDE) to 'sext_ln42_158_reg_23436_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_200_reg_22767_reg[14]' (FDE) to 'sext_ln17_200_reg_22767_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_163_reg_23547_reg[13]' (FDE) to 'sext_ln42_163_reg_23547_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_163_reg_23547_reg[14]' (FDE) to 'sext_ln42_163_reg_23547_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_150_reg_23221_reg[13]' (FDE) to 'sext_ln42_150_reg_23221_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_150_reg_23221_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_150_reg_23221_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_150_reg_23221_reg[14]' (FDE) to 'sext_ln42_150_reg_23221_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_150_reg_23221_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_150_reg_23221_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_164_reg_23590_reg[14]' (FDE) to 'sext_ln42_164_reg_23590_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_165_reg_22123_reg[14]' (FDE) to 'sext_ln17_165_reg_22123_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_169_reg_22182_reg[14]' (FDE) to 'sext_ln17_169_reg_22182_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_145_reg_23164_reg[13]' (FDE) to 'sext_ln42_145_reg_23164_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_145_reg_23164_reg[14]' (FDE) to 'sext_ln42_145_reg_23164_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_144_reg_21660_reg[14]' (FDE) to 'sext_ln17_144_reg_21660_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_184_reg_22470_reg[14]' (FDE) to 'sext_ln17_184_reg_22470_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_155_reg_23370_reg[13]' (FDE) to 'sext_ln42_155_reg_23370_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_155_reg_23370_reg[14]' (FDE) to 'sext_ln42_155_reg_23370_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_152_reg_23281_reg[13]' (FDE) to 'sext_ln42_152_reg_23281_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_152_reg_23281_reg[14]' (FDE) to 'sext_ln42_152_reg_23281_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[0]' (FDE) to 'sext_ln17_159_reg_22010_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[1]' (FDE) to 'sext_ln17_159_reg_22010_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[2]' (FDE) to 'sext_ln17_159_reg_22010_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[3]' (FDE) to 'sext_ln17_159_reg_22010_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[4]' (FDE) to 'sext_ln17_159_reg_22010_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[5]' (FDE) to 'sext_ln17_159_reg_22010_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[6]' (FDE) to 'sext_ln17_159_reg_22010_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[7]' (FDE) to 'sext_ln17_159_reg_22010_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[8]' (FDE) to 'sext_ln17_159_reg_22010_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[9]' (FDE) to 'sext_ln17_159_reg_22010_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[10]' (FDE) to 'sext_ln17_159_reg_22010_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[11]' (FDE) to 'sext_ln17_159_reg_22010_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[12]' (FDE) to 'sext_ln17_159_reg_22010_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[13]' (FDE) to 'sext_ln42_40_reg_22005_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[14]' (FDE) to 'sext_ln42_40_reg_22005_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_40_reg_22005_reg[15]' (FDE) to 'sext_ln17_159_reg_22010_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_159_reg_22010_reg[14]' (FDE) to 'sext_ln17_159_reg_22010_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_459_reg_37033_reg[13]' (FDE) to 'sext_ln17_459_reg_37033_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_459_reg_37033_reg[0]' (FDE) to 'sext_ln17_461_reg_37039_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_459_reg_37033_reg[1]' (FDE) to 'sext_ln17_461_reg_37039_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_459_reg_37033_reg[2]' (FDE) to 'sext_ln17_461_reg_37039_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_459_reg_37033_reg[3]' (FDE) to 'sext_ln17_461_reg_37039_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_459_reg_37033_reg[4]' (FDE) to 'sext_ln17_461_reg_37039_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_11_reg_14896_reg[0] )
WARNING: [Synth 8-3917] design myproject__GC0 has port O131[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O131[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O131[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O131[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O131[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O131[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O131[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O131[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O132[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O132[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O132[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O132[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O132[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O132[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O132[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O132[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O133[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O133[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O133[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O133[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O133[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O133[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O133[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O133[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O134[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O134[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O134[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O134[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O134[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O134[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O134[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O134[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O135[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O135[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O135[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O135[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O135[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O135[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O135[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O135[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O136[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O136[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O136[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O136[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O136[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O136[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O136[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O136[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O137[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O137[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O137[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O137[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O137[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O137[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O137[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O137[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O138[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O138[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O138[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O138[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O138[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O138[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O138[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O138[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O139[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O139[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O139[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O139[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O139[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O139[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O139[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O139[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O140[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O140[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O140[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O140[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O140[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O140[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O140[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O140[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O141[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O141[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O141[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O141[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O141[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O141[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O141[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O141[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O142[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O142[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O142[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O142[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O142[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O142[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O142[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O142[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O143[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O143[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O143[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O143[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_668/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_548/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_336/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 2878.777 ; gain = 1200.574 ; free physical = 55272 ; free virtual = 78528
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:50 . Memory (MB): peak = 2878.777 ; gain = 1200.574 ; free physical = 55168 ; free virtual = 78512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:59 . Memory (MB): peak = 2915.086 ; gain = 1236.883 ; free physical = 55002 ; free virtual = 78449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:20 . Memory (MB): peak = 3118.852 ; gain = 1440.648 ; free physical = 54615 ; free virtual = 78241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:21 . Memory (MB): peak = 3118.852 ; gain = 1440.648 ; free physical = 54616 ; free virtual = 78237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:02:28 . Memory (MB): peak = 3118.852 ; gain = 1440.648 ; free physical = 54529 ; free virtual = 78235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:02:28 . Memory (MB): peak = 3118.852 ; gain = 1440.648 ; free physical = 54522 ; free virtual = 78228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:30 . Memory (MB): peak = 3118.852 ; gain = 1440.648 ; free physical = 54518 ; free virtual = 78224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:30 . Memory (MB): peak = 3118.852 ; gain = 1440.648 ; free physical = 54514 ; free virtual = 78221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | nModule_read_reg_3309_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | x_local_read_reg_3314_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 | 22038|
|3     |LUT1   |  5767|
|4     |LUT2   | 42057|
|5     |LUT3   | 29920|
|6     |LUT4   | 26543|
|7     |LUT5   |  1587|
|8     |LUT6   |  1822|
|9     |SRL16E |    32|
|10    |FDRE   | 89213|
|11    |IBUF   |   600|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 219592|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |    460|
|3     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_448 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | 105953|
|4     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  |  79671|
|5     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_608 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |  19194|
|6     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_690 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |    691|
|7     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   4226|
|8     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_336     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |    384|
|9     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_548     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   2688|
|10    |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_668     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |    833|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:31 . Memory (MB): peak = 3118.852 ; gain = 1440.648 ; free physical = 54514 ; free virtual = 78220
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:08 ; elapsed = 00:02:34 . Memory (MB): peak = 3122.762 ; gain = 1444.559 ; free physical = 60485 ; free virtual = 84192
Synthesis Optimization Complete : Time (s): cpu = 00:02:08 ; elapsed = 00:02:34 . Memory (MB): peak = 3122.762 ; gain = 1444.559 ; free physical = 60510 ; free virtual = 84191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3122.762 ; gain = 0.000 ; free physical = 60272 ; free virtual = 83952
INFO: [Netlist 29-17] Analyzing 22038 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3176.781 ; gain = 0.000 ; free physical = 60238 ; free virtual = 83918
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d0118c24
INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:03:07 . Memory (MB): peak = 3176.781 ; gain = 1502.570 ; free physical = 60235 ; free virtual = 83915
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7923.843; main = 2000.347; forked = 5999.418
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16751.902; main = 3176.785; forked = 13633.047
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Feb 23 22:09:09 2026...
