---
title: "Explaining RISC-V: An x86 & ARM Alternative"
image: "https:\/\/i.ytimg.com\/vi\/Ps0JFsyX2fU\/hqdefault.jpg"
vid_id: "Ps0JFsyX2fU"
categories: "Science-Technology"
tags: ["RISC-V","what is RISC-V","understanding RISC-V"]
date: "2022-05-12T00:53:31+03:00"
vid_date: "2022-05-08T13:00:22Z"
duration: "PT14M24S"
viewcount: "67636"
likeCount: "6608"
dislikeCount: ""
channel: "ExplainingComputers"
---
{% raw %}RISC-V is an alternative microprocessor technology to x86 and ARM, with its instruction set architecture (ISA) being open rather than closed. This video explains what RISC-V is all about, including its origins, key market players, hardware, applications, intellectual property (IP), and the likely role of global politics and international trade barriers in determining RISC-Vâ€™s success.<br /><br />My previous review of the VisionFive RISC-V SBC that can run a Linux OS is here:<br /><a rel="nofollow" target="blank" href="https://www.youtube.com/watch?v=4PoWAsBOsFs">https://www.youtube.com/watch?v=4PoWAsBOsFs</a><br /><br />And my review of the Nezha RISC-V SBC that can also run a Linux OS is here:<br /><a rel="nofollow" target="blank" href="https://www.youtube.com/watch?v=613yEF6SrNo">https://www.youtube.com/watch?v=613yEF6SrNo</a><br /><br />REFERENCES<br />Specific sources included in the video are as follows:<br /><br />RISC-V International: <a rel="nofollow" target="blank" href="https://riscv.org/">https://riscv.org/</a><br /><br />The first RISC-V Instruction Set Manual (from 2011):<br /><a rel="nofollow" target="blank" href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf">https://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf</a><br /><br />SiFive website: <a rel="nofollow" target="blank" href="https://www.sifive.com/">https://www.sifive.com/</a> and RISC-V core IP: <a rel="nofollow" target="blank" href="https://www.sifive.com/risc-v-core-ip">https://www.sifive.com/risc-v-core-ip</a><br /><br />SiFive development boards: <a rel="nofollow" target="blank" href="https://www.sifive.com/boards">https://www.sifive.com/boards</a><br /><br />Samsung to use SiFive RISC-V cores: <a rel="nofollow" target="blank" href="https://riscv.org/news/2019/12/samsung-to-use-sifive-risc-v-cores-for-socs-automotive-5g-applications-anton-shilov-anandtech/">https://riscv.org/news/2019/12/samsung-to-use-sifive-risc-v-cores-for-socs-automotive-5g-applications-anton-shilov-anandtech/</a><br /><br />T-Head Xuantie product overview: <a rel="nofollow" target="blank" href="https://www.t-head.cn/product/overview">https://www.t-head.cn/product/overview</a><br /><br />Alibaba (T-Head) open sources Xuantie RISC-V cores:<br /><a rel="nofollow" target="blank" href="https://pandaily.com/alibaba-announces-open-source-risc-v-based-xuantie-series-processors/">https://pandaily.com/alibaba-announces-open-source-risc-v-based-xuantie-series-processors/</a><br /><br />Western Digital RISC-V: <a rel="nofollow" target="blank" href="https://www.westerndigital.com/en-gb/solutions/risc-v">https://www.westerndigital.com/en-gb/solutions/risc-v</a> -- the technology brief pdf is particularly interesting: <a rel="nofollow" target="blank" href="https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/tech-brief/tech-brief-western-digital-risc-v.pdf">https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/tech-brief/tech-brief-western-digital-risc-v.pdf</a><br /><br />Chinese Academy of Sciences release Xiangshan RISC-V processor: <a rel="nofollow" target="blank" href="https://min.news/en/tech/022cca805cb0cb847ac91d99536b1f90.html">https://min.news/en/tech/022cca805cb0cb847ac91d99536b1f90.html</a><br /><br />Russia to Build 8-Core RISC-V CPUs for Laptops, Government Systems: <a rel="nofollow" target="blank" href="https://www.extremetech.com/computing/324735-russia-to-build-8-core-risc-v-cpus-for-laptops-government-system">https://www.extremetech.com/computing/324735-russia-to-build-8-core-risc-v-cpus-for-laptops-government-system</a><br /><br />India selects RISC-V for semiconductor self-sufficiency contest: <a rel="nofollow" target="blank" href="https://www.theregister.com/2020/08/19/india_microprocessor_challenge_risc_v/">https://www.theregister.com/2020/08/19/india_microprocessor_challenge_risc_v/</a><br /><br />More videos on computing and related topics can be found at <a rel="nofollow" target="blank" href="http://www.youtube.com/explainingcomputers">http://www.youtube.com/explainingcomputers</a><br /><br />You may also like my ExplainingTheFuture channel at: <a rel="nofollow" target="blank" href="http://www.youtube.com/explainingthefuture">http://www.youtube.com/explainingthefuture</a><br /><br />If you are looking to purchase some of the hardware items that I use in my videos, I have created an Amazon Storefront here: <a rel="nofollow" target="blank" href="https://www.amazon.com/shop/explainingcomputers">https://www.amazon.com/shop/explainingcomputers</a> Please note that as an Amazon Associate I earn a commission from any qualifying purchases you may make.<br /><br />Chapters:<br />00:00 Introduction<br />01:26 Open &amp; Closed ISAs<br />03:55 RISC-V Origins<br />05:15 Market Players<br />08:43 Entering the Mainstream<br />10:34 The Third Platform<br /><br />#RISC-V #x86 #ARM #ExplainingComputers{% endraw %}
