Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Nov  9 11:54:22 2024
| Host             : LAPTOP-AD39T5K7 running 64-bit major release  (build 9200)
| Command          : report_power -file OV5640_TFT_wrapper_power_routed.rpt -pb OV5640_TFT_wrapper_power_summary_routed.pb -rpx OV5640_TFT_wrapper_power_routed.rpx
| Design           : OV5640_TFT_wrapper
| Device           : xc7z020clg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.100        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.941        |
| Device Static (W)        | 0.159        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.8         |
| Junction Temperature (C) | 49.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.068 |       10 |       --- |             --- |
| Slice Logic              |     0.031 |    38721 |       --- |             --- |
|   LUT as Logic           |     0.024 |    12785 |     53200 |           24.03 |
|   CARRY4                 |     0.004 |     1005 |     13300 |            7.56 |
|   Register               |     0.002 |    18518 |    106400 |           17.40 |
|   LUT as Distributed RAM |    <0.001 |      660 |     17400 |            3.79 |
|   LUT as Shift Register  |    <0.001 |      534 |     17400 |            3.07 |
|   F7/F8 Muxes            |    <0.001 |      172 |     53200 |            0.32 |
|   Others                 |     0.000 |     1906 |       --- |             --- |
| Signals                  |     0.038 |    26895 |       --- |             --- |
| Block RAM                |     0.013 |       23 |       140 |           16.43 |
| MMCM                     |     0.229 |        2 |         4 |           50.00 |
| DSPs                     |    <0.001 |        6 |       220 |            2.73 |
| I/O                      |     0.029 |       39 |       200 |           19.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.159 |          |           |                 |
| Total                    |     2.100 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.170 |       0.151 |      0.019 |
| Vccaux    |       1.800 |     0.144 |       0.127 |      0.017 |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.722 |      0.035 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                        | Constraint (ns) |
+---------------------------------+---------------------------------------------------------------+-----------------+
| axi_dynclk_0_PXL_CLK_O          | OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O                        |            10.0 |
| cam_pclk                        | cam_pclk                                                      |            13.9 |
| clk_fpga_0                      | OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                      | OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_OV5640_TFT_clk_wiz_0_0 | OV5640_TFT_i/clk_wiz_0/inst/clk_out1_OV5640_TFT_clk_wiz_0_0   |            41.7 |
| clkfbout_OV5640_TFT_clk_wiz_0_0 | OV5640_TFT_i/clk_wiz_0/inst/clkfbout_OV5640_TFT_clk_wiz_0_0   |            50.0 |
| mmcm_clk                        | OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_clk         |             2.0 |
| mmcm_fbclk_out                  | OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
+---------------------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| OV5640_TFT_wrapper         |     1.941 |
|   IIC_1_0_scl_iobuf        |     0.004 |
|   IIC_1_0_sda_iobuf        |     0.004 |
|   OV5640_SCCB_scl_iobuf    |     0.004 |
|   OV5640_SCCB_sda_iobuf    |     0.004 |
|   OV5640_TFT_i             |     1.911 |
|     AXI_Frame_Difference_0 |     0.032 |
|       inst                 |     0.032 |
|     axi_bram_ctrl_0        |     0.001 |
|       U0                   |     0.001 |
|     axi_dynclk_0           |     0.114 |
|       U0                   |     0.114 |
|     axi_smc                |     0.030 |
|       inst                 |     0.030 |
|     axi_vdma_0             |     0.019 |
|       U0                   |     0.019 |
|     axi_vdma_1             |     0.021 |
|       U0                   |     0.021 |
|     blk_mem_gen_0          |     0.004 |
|       U0                   |     0.004 |
|     clk_wiz_0              |     0.122 |
|       inst                 |     0.122 |
|     processing_system7_0   |     1.535 |
|       inst                 |     1.535 |
|     ps7_0_axi_periph       |     0.012 |
|       m00_couplers         |     0.002 |
|       m01_couplers         |     0.002 |
|       m02_couplers         |     0.002 |
|       m03_couplers         |     0.002 |
|       xbar                 |     0.002 |
|     v_axi4s_vid_out_0      |     0.005 |
|       inst                 |     0.005 |
|     v_tc_0                 |     0.012 |
|       U0                   |     0.012 |
|     v_vid_in_axi4s_0       |     0.004 |
|       inst                 |     0.004 |
+----------------------------+-----------+


