[{"commit":{"message":"Removed comment and break clause from default switch case."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"a57afe9c459573e8a053486b9c86b6bbbe8e08fb"},{"commit":{"message":"Use concrete registers for input parameters."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"23db372c010674c9756b298508956d6dd8dfebda"},{"commit":{"message":"Changed explicit registers name (iRegP_RXX\/iRegI_RXX) for ary, cnt and result to their iRegPNoSp\/iRegINoSp counterparts.\nChanged iRegINoSp->iRegLNoSp for tmp1\/tmp4 as they can contain 64-bit values.\nChanged effects USE_KILL->USE for ary, removed effect for cnt."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"af940acd365677ec3c29a8f066b68b753ad362e4"},{"commit":{"message":"Added comments clarifying what is intrinsified."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"70768898062a060e54b44a8e4225dbc44990f209"},{"commit":{"message":"Temporary registers renaming."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"eb4b0f874ccbd76d2e04cf44d74293e1a9957460"},{"commit":{"message":"Get tmp3 back and use it to hold 31^^3 constant."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"c51db61a4b93ecc8744a7a263dda768637fbf47b"},{"commit":{"message":"Use t0\/t1 as tmp1\/tmp2."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"679df00702051da213ece0e251da3461600077c5"},{"commit":{"message":"Removed tmp3 register."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"3eb6e44673f80b30948f96bd8f56b3bbb39bea1a"},{"commit":{"message":"Replaced tmp3 with tmp1 in wide loop."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"025305cb3e26aa264ce642e09b66ce40e956c3af"},{"commit":{"message":"Replaced lw() of 31^^2 from memory with mv(); removed 31^^2..31^^0 constants as not needed anymore."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubRoutines_riscv.cpp"}],"sha":"a50f20da18ae8ed254da38b433d1eaeecee5c074"},{"commit":{"message":"Renamed chunk -> chunks"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"47821f1cfd3e0811b9d1ef05bdc9878605a3f3a0"},{"commit":{"message":"Removed usage of cnt in loops for branch decisions."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"16bbd603c392b5a960cbe7a6a640c58937a953b4"},{"commit":{"message":"Addressed most of suggestions for code improvements from @Hamlin-Li"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"86bcccee7162daa70adb40bd3642bef7b96fe4de"},{"commit":{"message":"Minor cosmetic fixes."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"daae9961846b61052aa1b7d6db4a1ad007db8766"},{"commit":{"message":"8318217: RISC-V: C2 VectorizedHashCode"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubRoutines_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubRoutines_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"c299fda93fad8916a7e57722945b0f8b246152de"}]