{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 21:56:00 2013 " "Info: Processing started: Wed Nov 13 21:56:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off animation -c animation " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y animation.v(165) " "Info (10281): Verilog HDL Declaration information at animation.v(165): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "animation.v(194) " "Warning (10268): Verilog HDL information at animation.v(194): always construct contains both blocking and non-blocking assignments" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 194 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y animation.v(180) " "Info (10281): Verilog HDL Declaration information at animation.v(180): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 180 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation.v 5 5 " "Info (12021): Found 5 design units, including 5 entities, in source file animation.v" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Info (12023): Found entity 1: animation" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 flipflop " "Info (12023): Found entity 2: flipflop" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 NextState " "Info (12023): Found entity 3: NextState" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 changeCoordinate " "Info (12023): Found entity 4: changeCoordinate" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 counter_modk " "Info (12023): Found entity 5: counter_modk" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Info (12022): Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/ROM1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Info (12023): Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/ROM1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duckrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file duckrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 DuckROM " "Info (12023): Found entity 1: DuckROM" {  } { { "DuckROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/DuckROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duckrom1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file duckrom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DuckROM1 " "Info (12023): Found entity 1: DuckROM1" {  } { { "DuckROM1.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/DuckROM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romcolortest.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file romcolortest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMColorTest " "Info (12023): Found entity 1: ROMColorTest" {  } { { "ROMColorTest.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/ROMColorTest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "animation " "Info (12127): Elaborating entity \"animation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputX animation.v(90) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(90): variable \"inputX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputX animation.v(91) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(91): variable \"inputX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(91) " "Warning (10230): Verilog HDL assignment warning at animation.v(91): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputY animation.v(95) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(95): variable \"inputY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputY animation.v(96) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(96): variable \"inputY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(96) " "Warning (10230): Verilog HDL assignment warning at animation.v(96): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 animation.v(153) " "Warning (10230): Verilog HDL assignment warning at animation.v(153): truncated value with size 32 to match size of target (26)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(154) " "Warning (10230): Verilog HDL assignment warning at animation.v(154): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "animation.v" "VGA" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info (12134): Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info (12134): Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info (12134): Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info (12134): Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Info (12134): Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptd1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ptd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptd1 " "Info (12023): Found entity 1: altsyncram_ptd1" {  } { { "db/altsyncram_ptd1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/db/altsyncram_ptd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptd1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ptd1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pno1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pno1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pno1 " "Info (12023): Found entity 1: altsyncram_pno1" {  } { { "db/altsyncram_pno1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/db/altsyncram_pno1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pno1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_pno1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\"" {  } { { "db/altsyncram_ptd1.tdf" "altsyncram1" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/db/altsyncram_ptd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_pno1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/db/altsyncram_pno1.tdf" 37 2 0 } } { "db/altsyncram_ptd1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/db/altsyncram_ptd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } } { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 62 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info (12023): Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode3 " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_pno1.tdf" "decode3" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/db/altsyncram_pno1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode_a " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_pno1.tdf" "decode_a" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/db/altsyncram_pno1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info (12023): Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|mux_hib:mux5 " "Info (12128): Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_pno1.tdf" "mux5" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/db/altsyncram_pno1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextState NextState:stage2 " "Info (12128): Elaborating entity \"NextState\" for hierarchy \"NextState:stage2\"" {  } { { "animation.v" "stage2" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalX animation.v(198) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(198): variable \"finalX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalY animation.v(198) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(198): variable \"finalY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalX animation.v(200) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(200): variable \"finalX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalY animation.v(200) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(200): variable \"finalY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalY animation.v(202) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(202): variable \"finalY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "animation.v(196) " "Warning (10270): Verilog HDL Case Statement warning at animation.v(196): incomplete case statement has no default case item" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 196 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y animation.v(194) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(194): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 194 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start animation.v(194) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(194): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 194 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start animation.v(194) " "Info (10041): Inferred latch for \"start\" at animation.v(194)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] animation.v(194) " "Info (10041): Inferred latch for \"Y\[0\]\" at animation.v(194)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] animation.v(194) " "Info (10041): Inferred latch for \"Y\[1\]\" at animation.v(194)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:stage3 " "Info (12128): Elaborating entity \"flipflop\" for hierarchy \"flipflop:stage3\"" {  } { { "animation.v" "stage3" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changeCoordinate changeCoordinate:stage4 " "Info (12128): Elaborating entity \"changeCoordinate\" for hierarchy \"changeCoordinate:stage4\"" {  } { { "animation.v" "stage4" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(242) " "Warning (10230): Verilog HDL assignment warning at animation.v(242): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(243) " "Warning (10230): Verilog HDL assignment warning at animation.v(243): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(248) " "Warning (10230): Verilog HDL assignment warning at animation.v(248): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(249) " "Warning (10230): Verilog HDL assignment warning at animation.v(249): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk counter_modk:C0 " "Info (12128): Elaborating entity \"counter_modk\" for hierarchy \"counter_modk:C0\"" {  } { { "animation.v" "C0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState:stage2\|Y\[0\] " "Warning (13012): Latch NextState:stage2\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flipflop:stage3\|y\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal flipflop:stage3\|y\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState:stage2\|Y\[1\] " "Warning (13012): Latch NextState:stage2\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flipflop:stage3\|y\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal flipflop:stage3\|y\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.map.smsg " "Info (144001): Generated suppressed messages file C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning (21074): Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589 " "Info (21057): Implemented 589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info (21058): Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info (21059): Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "515 " "Info (21061): Implemented 515 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Info (21064): Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Info: Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 21:56:06 2013 " "Info: Processing ended: Wed Nov 13 21:56:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
