=========================================================================================================
Auto created by Tang Dynasty v5.6.71036
   Copyright (c) 2012-2023 Anlogic Inc.
Thu Jan  9 11:39:48 2025
=========================================================================================================


Top Model:                demo_1st_top                                                    
Device:                   eagle_20                                                        
Timing Constraint File:   ../../01_src/04_pin/demo_1st.sdc                                
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: sys_clk_50m                                              
Clock = sys_clk_50m, period 20ns, rising at 0ns, falling at 10ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[0]                                  
Clock = u1_pll/pll_inst.clkc[0], period 2.5ns, rising at 0ns, falling at 1.25ns

48 endpoints analyzed totally, and 144 paths analyzed
1 errors detected : 1 setup errors (TNS = -0.004), 0 hold errors (TNS = 0.000)
Minimum period is 2.504ns
---------------------------------------------------------------------------------------------------------

Paths for end point u4_setio/reg0_syn_34 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.004 ns                                                        
 Start Point:             u4_setio/reg0_syn_32.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_34.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.324ns  (logic 1.119ns, net 1.205ns, 48% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_32.q[0]                                   clk2q                   0.146 r     2.556
 u6_emif_read/reg4_syn_79.b[1] (u4_setio/cnt_60ns[1])        net  (fanout = 3)       0.602 r     3.158      ../../01_src/01_rtl/emif_setio.v(31)
 u6_emif_read/reg4_syn_79.f[1]                               cell (LUT3)             0.431 r     3.589
 u4_setio/reg0_syn_34.a[1] (u4_setio/cnt_60ns_b2[2])         net  (fanout = 1)       0.603 r     4.192      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_34                                        path2reg1 (LUT4)        0.542       4.734
 Arrival time                                                                        4.734                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_34.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.180       4.730
 Required time                                                                       4.730            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.004ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.062 ns                                                        
 Start Point:             u4_setio/cas_reg0_reg_syn_4.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_34.b[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.286ns  (logic 1.043ns, net 1.243ns, 45% logic)                
 Logic Levels:            2 ( LUT4=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/cas_reg0_reg_syn_4.clk (u4_setio/clk)              net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/cas_reg0_reg_syn_4.q[0]                            clk2q                   0.146 r     2.556
 u6_emif_read/reg4_syn_81.c[0] (u4_setio/cas_reg1)           net  (fanout = 3)       0.612 r     3.168      ../../01_src/01_rtl/emif_setio.v(29)
 u6_emif_read/reg4_syn_81.f[0]                               cell (LUT2)             0.348 r     3.516
 u4_setio/reg0_syn_34.b[1] (u4_setio/cnt_60ns_b[4]_syn_2)    net  (fanout = 4)       0.631 r     4.147      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_34                                        path2reg1 (LUT4)        0.549       4.696
 Arrival time                                                                        4.696                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_34.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.208       4.758
 Required time                                                                       4.758            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.062ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.120 ns                                                        
 Start Point:             u4_setio/reg0_syn_34.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_34.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.264ns  (logic 1.036ns, net 1.228ns, 45% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_34.clk (u4_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_34.q[1]                                   clk2q                   0.146 r     2.556
 u6_emif_read/reg4_syn_79.c[1] (u4_setio/cnt_60ns[2])        net  (fanout = 2)       0.625 r     3.181      ../../01_src/01_rtl/emif_setio.v(31)
 u6_emif_read/reg4_syn_79.f[1]                               cell (LUT3)             0.348 r     3.529
 u4_setio/reg0_syn_34.a[1] (u4_setio/cnt_60ns_b2[2])         net  (fanout = 1)       0.603 r     4.132      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_34                                        path2reg1 (LUT4)        0.542       4.674
 Arrival time                                                                        4.674                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_34.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.244       4.794
 Required time                                                                       4.794            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.120ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u4_setio/reg0_syn_29 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.033 ns                                                        
 Start Point:             u4_setio/reg0_syn_32.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_29.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.315ns  (logic 1.119ns, net 1.196ns, 48% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_32.q[0]                                   clk2q                   0.146 r     2.556
 u6_emif_read/reg4_syn_79.b[0] (u4_setio/cnt_60ns[1])        net  (fanout = 3)       0.602 r     3.158      ../../01_src/01_rtl/emif_setio.v(31)
 u6_emif_read/reg4_syn_79.f[0]                               cell (LUT3)             0.431 r     3.589
 u4_setio/reg0_syn_29.a[1] (u4_setio/add0_syn_22)            net  (fanout = 2)       0.594 r     4.183      ../../01_src/01_rtl/emif_setio.v(63)
 u4_setio/reg0_syn_29                                        path2reg1 (LUT4)        0.542       4.725
 Arrival time                                                                        4.725                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.208       4.758
 Required time                                                                       4.758            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.033ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.065 ns                                                        
 Start Point:             u4_setio/reg0_syn_34.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_29.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.255ns  (logic 1.036ns, net 1.219ns, 45% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_34.clk (u4_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_34.q[1]                                   clk2q                   0.146 r     2.556
 u6_emif_read/reg4_syn_79.c[0] (u4_setio/cnt_60ns[2])        net  (fanout = 2)       0.625 r     3.181      ../../01_src/01_rtl/emif_setio.v(31)
 u6_emif_read/reg4_syn_79.f[0]                               cell (LUT3)             0.348 r     3.529
 u4_setio/reg0_syn_29.a[1] (u4_setio/add0_syn_22)            net  (fanout = 2)       0.594 r     4.123      ../../01_src/01_rtl/emif_setio.v(63)
 u4_setio/reg0_syn_29                                        path2reg1 (LUT4)        0.542       4.665
 Arrival time                                                                        4.665                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.180       4.730
 Required time                                                                       4.730            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.065ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.162 ns                                                        
 Start Point:             u4_setio/cas_reg0_reg_syn_4.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_29.b[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.158ns  (logic 1.043ns, net 1.115ns, 48% logic)                
 Logic Levels:            2 ( LUT4=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/cas_reg0_reg_syn_4.clk (u4_setio/clk)              net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/cas_reg0_reg_syn_4.q[0]                            clk2q                   0.146 r     2.556
 u6_emif_read/reg4_syn_81.c[0] (u4_setio/cas_reg1)           net  (fanout = 3)       0.612 r     3.168      ../../01_src/01_rtl/emif_setio.v(29)
 u6_emif_read/reg4_syn_81.f[0]                               cell (LUT2)             0.348 r     3.516
 u4_setio/reg0_syn_29.b[1] (u4_setio/cnt_60ns_b[4]_syn_2)    net  (fanout = 4)       0.503 r     4.019      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_29                                        path2reg1 (LUT4)        0.549       4.568
 Arrival time                                                                        4.568                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.180       4.730
 Required time                                                                       4.730            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.162ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u4_setio/reg0_syn_32 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.050 ns                                                        
 Start Point:             u4_setio/cas_reg0_reg_syn_4.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_32.b[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.270ns  (logic 1.043ns, net 1.227ns, 45% logic)                
 Logic Levels:            2 ( LUT4=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/cas_reg0_reg_syn_4.clk (u4_setio/clk)              net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/cas_reg0_reg_syn_4.q[0]                            clk2q                   0.146 r     2.556
 u6_emif_read/reg4_syn_81.c[0] (u4_setio/cas_reg1)           net  (fanout = 3)       0.612 r     3.168      ../../01_src/01_rtl/emif_setio.v(29)
 u6_emif_read/reg4_syn_81.f[0]                               cell (LUT2)             0.348 r     3.516
 u4_setio/reg0_syn_32.b[1] (u4_setio/cnt_60ns_b[4]_syn_2)    net  (fanout = 4)       0.615 r     4.131      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_32                                        path2reg1 (LUT4)        0.549       4.680
 Arrival time                                                                        4.680                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.180       4.730
 Required time                                                                       4.730            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.050ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.352 ns                                                        
 Start Point:             u4_setio/reg0_syn_34.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_32.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         1.968ns  (logic 1.036ns, net 0.932ns, 52% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_34.clk (u4_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_34.q[1]                                   clk2q                   0.146 r     2.556
 u6_emif_read/reg4_syn_79.c[0] (u4_setio/cnt_60ns[2])        net  (fanout = 2)       0.625 r     3.181      ../../01_src/01_rtl/emif_setio.v(31)
 u6_emif_read/reg4_syn_79.f[0]                               cell (LUT3)             0.348 r     3.529
 u4_setio/reg0_syn_32.a[1] (u4_setio/add0_syn_22)            net  (fanout = 2)       0.307 r     3.836      ../../01_src/01_rtl/emif_setio.v(63)
 u4_setio/reg0_syn_32                                        path2reg1 (LUT4)        0.542       4.378
 Arrival time                                                                        4.378                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.180       4.730
 Required time                                                                       4.730            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.352ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.356 ns                                                        
 Start Point:             u4_setio/reg0_syn_32.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_32.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.028ns  (logic 1.119ns, net 0.909ns, 55% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_32.q[0]                                   clk2q                   0.146 r     2.556
 u6_emif_read/reg4_syn_79.b[0] (u4_setio/cnt_60ns[1])        net  (fanout = 3)       0.602 r     3.158      ../../01_src/01_rtl/emif_setio.v(31)
 u6_emif_read/reg4_syn_79.f[0]                               cell (LUT3)             0.431 r     3.589
 u4_setio/reg0_syn_32.a[1] (u4_setio/add0_syn_22)            net  (fanout = 2)       0.307 r     3.896      ../../01_src/01_rtl/emif_setio.v(63)
 u4_setio/reg0_syn_32                                        path2reg1 (LUT4)        0.542       4.438
 Arrival time                                                                        4.438                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.244       4.794
 Required time                                                                       4.794            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.356ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point emif_data[4]_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.201 ns                                                        
 Start Point:             u7_emif_write/reg0_syn_100.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               emif_data[4]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.325ns  (logic 0.109ns, net 0.216ns, 33% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_emif_write/reg0_syn_100.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u7_emif_write/reg0_syn_100.q[0]                             clk2q                   0.109 r     2.047
 emif_data[4]_syn_4.do[0] (u7_emif_write/fpag_write_reg[4])  net  (fanout = 2)       0.216 r     2.263      ../../01_src/01_rtl/emif_write.v(30)
 emif_data[4]_syn_4                                          path2reg                0.000       2.263
 Arrival time                                                                        2.263                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 emif_data[4]_syn_4.osclk (u4_setio/clk)                     net                     2.065       2.065      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.065
---------------------------------------------------------------------------------------------------------
 cell hold                                                                          -0.003       2.062
 clock uncertainty                                                                   0.000       2.062
 clock recovergence pessimism                                                        0.000       2.062
 Required time                                                                       2.062            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.201ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u4_setio/reg0_syn_32 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.450 ns                                                        
 Start Point:             u4_setio/reg0_syn_32.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_32.d[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.511ns  (logic 0.378ns, net 0.133ns, 73% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_32.q[1]                                   clk2q                   0.109 r     2.138
 u4_setio/reg0_syn_32.d[0] (u4_setio/cnt_60ns[3])            net  (fanout = 6)       0.133 r     2.271      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_32                                        path2reg0 (LUT5)        0.269       2.540
 Arrival time                                                                        2.540                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.450ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.649 ns                                                        
 Start Point:             u4_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_32.b[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.739ns  (logic 0.514ns, net 0.225ns, 69% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_29.q[0]                                   clk2q                   0.109 r     2.138
 u4_setio/reg0_syn_32.b[0] (u4_setio/cnt_60ns[0])            net  (fanout = 4)       0.225 r     2.363      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_32                                        path2reg0 (LUT5)        0.405       2.768
 Arrival time                                                                        2.768                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.649ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.700 ns                                                        
 Start Point:             u4_setio/reg0_syn_32.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_32.c[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.761ns  (logic 0.430ns, net 0.331ns, 56% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_32.q[0]                                   clk2q                   0.109 r     2.138
 u4_setio/reg0_syn_32.c[0] (u4_setio/cnt_60ns[1])            net  (fanout = 3)       0.331 r     2.469      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_32                                        path2reg0 (LUT5)        0.321       2.790
 Arrival time                                                                        2.790                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.700ns          

---------------------------------------------------------------------------------------------------------

Paths for end point emif_data[8]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.470 ns                                                        
 Start Point:             u7_emif_write/reg0_syn_119.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               emif_data[8]_syn_2.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.594ns  (logic 0.109ns, net 0.485ns, 18% logic)                
 Logic Levels:            1 ( PAD=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_emif_write/reg0_syn_119.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u7_emif_write/reg0_syn_119.q[0]                             clk2q                   0.109 r     2.047
 emif_data[8]_syn_2.do[0] (u7_emif_write/fpag_write_reg[8])  net  (fanout = 2)       0.485 r     2.532      ../../01_src/01_rtl/emif_write.v(30)
 emif_data[8]_syn_2                                          path2reg (PAD)          0.000       2.532
 Arrival time                                                                        2.532                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 emif_data[8]_syn_2.osclk (u4_setio/clk)                     net                     2.065       2.065      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.065
---------------------------------------------------------------------------------------------------------
 cell hold                                                                          -0.003       2.062
 clock uncertainty                                                                   0.000       2.062
 clock recovergence pessimism                                                        0.000       2.062
 Required time                                                                       2.062            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.470ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[1]                                  
Clock = u1_pll/pll_inst.clkc[1], period 5ns, rising at 0ns, falling at 2.5ns

1112 endpoints analyzed totally, and 14678 paths analyzed
5 errors detected : 5 setup errors (TNS = -2.023), 0 hold errors (TNS = 0.000)
Minimum period is 6.575ns
---------------------------------------------------------------------------------------------------------

Paths for end point sincos_cs_n_syn_4 (102 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.575 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg1_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               sincos_cs_n_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         6.190ns  (logic 1.960ns, net 4.230ns, 31% logic)                
 Logic Levels:            4 ( LUT5=4 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg1_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg1_syn_56.q[1]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_99.c[0] (u8_encoder/u13_sin/u21_sample/LSM_CNT[2]) net  (fanout = 18)      0.646 r     3.068      ../../01_src/01_rtl/ads8350_sample.v(43)
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_99.f[0]       cell (LUT5)             0.348 r     3.416
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_104.a[1] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_25) net  (fanout = 2)       0.456 r     3.872                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_104.fx[0]     cell (LUT5)             0.618 r     4.490
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_86.a[1] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_27) net  (fanout = 1)       0.505 r     4.995                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_86.f[1]       cell (LUT5)             0.424 r     5.419
 u8_encoder/u13_sin/u21_sample/cs_n_reg_reg_syn_5.a[0] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_35) net  (fanout = 1)       0.468 r     5.887                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_reg_syn_5.f[0]       cell (LUT5)             0.424 r     6.311
 sincos_cs_n_syn_4.do[0] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1) net  (fanout = 1)       2.155 r     8.466      ../../01_src/01_rtl/demo_1st_top.v(40)
 sincos_cs_n_syn_4                                           path2reg                0.000       8.466
 Arrival time                                                                        8.466                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 sincos_cs_n_syn_4.osclk (u8_encoder/u11_biss/U3_CRC/clk)    net                     1.857       1.857      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.796
 clock uncertainty                                                                  -0.000       6.796
 clock recovergence pessimism                                                        0.095       6.891
 Required time                                                                       6.891            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.575ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.575 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg1_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               sincos_cs_n_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         6.190ns  (logic 1.960ns, net 4.230ns, 31% logic)                
 Logic Levels:            4 ( LUT5=4 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg1_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg1_syn_56.q[1]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_99.c[0] (u8_encoder/u13_sin/u21_sample/LSM_CNT[2]) net  (fanout = 18)      0.646 r     3.068      ../../01_src/01_rtl/ads8350_sample.v(43)
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_99.f[0]       cell (LUT5)             0.348 r     3.416
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_104.a[0] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_25) net  (fanout = 2)       0.456 r     3.872                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_104.fx[0]     cell (LUT5)             0.618 r     4.490
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_86.a[1] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_27) net  (fanout = 1)       0.505 r     4.995                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_86.f[1]       cell (LUT5)             0.424 r     5.419
 u8_encoder/u13_sin/u21_sample/cs_n_reg_reg_syn_5.a[0] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_35) net  (fanout = 1)       0.468 r     5.887                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_reg_syn_5.f[0]       cell (LUT5)             0.424 r     6.311
 sincos_cs_n_syn_4.do[0] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1) net  (fanout = 1)       2.155 r     8.466      ../../01_src/01_rtl/demo_1st_top.v(40)
 sincos_cs_n_syn_4                                           path2reg                0.000       8.466
 Arrival time                                                                        8.466                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 sincos_cs_n_syn_4.osclk (u8_encoder/u11_biss/U3_CRC/clk)    net                     1.857       1.857      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.796
 clock uncertainty                                                                  -0.000       6.796
 clock recovergence pessimism                                                        0.095       6.891
 Required time                                                                       6.891            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.575ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.551 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg1_syn_59.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               sincos_cs_n_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         6.166ns  (logic 2.043ns, net 4.123ns, 33% logic)                
 Logic Levels:            4 ( LUT5=4 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg1_syn_59.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg1_syn_59.q[0]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_99.b[0] (u8_encoder/u13_sin/u21_sample/LSM_CNT[1]) net  (fanout = 16)      0.539 r     2.961      ../../01_src/01_rtl/ads8350_sample.v(43)
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_99.f[0]       cell (LUT5)             0.431 r     3.392
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_104.a[1] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_25) net  (fanout = 2)       0.456 r     3.848                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_104.fx[0]     cell (LUT5)             0.618 r     4.466
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_86.a[1] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_27) net  (fanout = 1)       0.505 r     4.971                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_86.f[1]       cell (LUT5)             0.424 r     5.395
 u8_encoder/u13_sin/u21_sample/cs_n_reg_reg_syn_5.a[0] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_35) net  (fanout = 1)       0.468 r     5.863                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_reg_syn_5.f[0]       cell (LUT5)             0.424 r     6.287
 sincos_cs_n_syn_4.do[0] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1) net  (fanout = 1)       2.155 r     8.442      ../../01_src/01_rtl/demo_1st_top.v(40)
 sincos_cs_n_syn_4                                           path2reg                0.000       8.442
 Arrival time                                                                        8.442                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 sincos_cs_n_syn_4.osclk (u8_encoder/u11_biss/U3_CRC/clk)    net                     1.857       1.857      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.796
 clock uncertainty                                                                  -0.000       6.796
 clock recovergence pessimism                                                        0.095       6.891
 Required time                                                                       6.891            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.551ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sincos_clk_syn_4 (12 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.448 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg1_syn_41.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               sincos_clk_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.936ns  (logic 1.345ns, net 3.591ns, 27% logic)                
 Logic Levels:            4 ( LUT5=2 LUT2=1 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg1_syn_41.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg1_syn_41.q[0]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_116.c[1] (u8_encoder/u13_sin/u21_sample/LSM_CNT[7]) net  (fanout = 6)       0.612 r     3.034      ../../01_src/01_rtl/ads8350_sample.v(43)
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_116.f[1]      cell (LUT3)             0.251 r     3.285
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.d[1] (u8_encoder/u13_sin/u21_sample/LSM_CNT[7]_syn_332) net  (fanout = 3)       0.738 r     4.023      ../../01_src/01_rtl/ads8350_sample.v(43)
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.f[1]      cell (LUT5)             0.262 r     4.285
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.a[0] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_9) net  (fanout = 2)       0.790 r     5.075                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.f[0]      cell (LUT5)             0.424 r     5.499
 u8_encoder/u13_sin/u21_sample/reg5_syn_72.d[0] (u8_encoder/u13_sin/u21_sample/sclk_reg_n3) net  (fanout = 1)       0.603 r     6.102                    
 u8_encoder/u13_sin/u21_sample/reg5_syn_72.f[0]              cell (LUT2)             0.262 r     6.364
 sincos_clk_syn_4.do[0] (u8_encoder/u13_sin/u21_sample/sclk_reg_n1) net  (fanout = 1)       0.848 r     7.212      ../../01_src/01_rtl/demo_1st_top.v(39)
 sincos_clk_syn_4                                            path2reg                0.000       7.212
 Arrival time                                                                        7.212                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 sincos_clk_syn_4.osclk (u8_encoder/u11_biss/U3_CRC/clk)     net                     1.730       1.730      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       6.730
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.669
 clock uncertainty                                                                  -0.000       6.669
 clock recovergence pessimism                                                        0.095       6.764
 Required time                                                                       6.764            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.448ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.318 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg1_syn_39.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               sincos_clk_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.806ns  (logic 1.299ns, net 3.507ns, 27% logic)                
 Logic Levels:            4 ( LUT5=2 LUT2=1 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg1_syn_39.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg1_syn_39.q[1]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_116.d[1] (u8_encoder/u13_sin/u21_sample/LSM_CNT[6]) net  (fanout = 6)       0.528 r     2.950      ../../01_src/01_rtl/ads8350_sample.v(43)
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_116.f[1]      cell (LUT3)             0.205 r     3.155
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.d[1] (u8_encoder/u13_sin/u21_sample/LSM_CNT[7]_syn_332) net  (fanout = 3)       0.738 r     3.893      ../../01_src/01_rtl/ads8350_sample.v(43)
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.f[1]      cell (LUT5)             0.262 r     4.155
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.a[0] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_9) net  (fanout = 2)       0.790 r     4.945                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.f[0]      cell (LUT5)             0.424 r     5.369
 u8_encoder/u13_sin/u21_sample/reg5_syn_72.d[0] (u8_encoder/u13_sin/u21_sample/sclk_reg_n3) net  (fanout = 1)       0.603 r     5.972                    
 u8_encoder/u13_sin/u21_sample/reg5_syn_72.f[0]              cell (LUT2)             0.262 r     6.234
 sincos_clk_syn_4.do[0] (u8_encoder/u13_sin/u21_sample/sclk_reg_n1) net  (fanout = 1)       0.848 r     7.082      ../../01_src/01_rtl/demo_1st_top.v(39)
 sincos_clk_syn_4                                            path2reg                0.000       7.082
 Arrival time                                                                        7.082                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 sincos_clk_syn_4.osclk (u8_encoder/u11_biss/U3_CRC/clk)     net                     1.730       1.730      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       6.730
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.669
 clock uncertainty                                                                  -0.000       6.669
 clock recovergence pessimism                                                        0.095       6.764
 Required time                                                                       6.764            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.318ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.492 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg1_syn_62.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               sincos_clk_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         3.996ns  (logic 1.180ns, net 2.816ns, 29% logic)                
 Logic Levels:            3 ( LUT5=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg1_syn_62.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg1_syn_62.q[1]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.c[1] (u8_encoder/u13_sin/u21_sample/LSM_CNT[5]) net  (fanout = 10)      0.575 r     2.997      ../../01_src/01_rtl/ads8350_sample.v(43)
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.f[1]      cell (LUT5)             0.348 r     3.345
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.a[0] (u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_9) net  (fanout = 2)       0.790 r     4.135                    
 u8_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_101.f[0]      cell (LUT5)             0.424 r     4.559
 u8_encoder/u13_sin/u21_sample/reg5_syn_72.d[0] (u8_encoder/u13_sin/u21_sample/sclk_reg_n3) net  (fanout = 1)       0.603 r     5.162                    
 u8_encoder/u13_sin/u21_sample/reg5_syn_72.f[0]              cell (LUT2)             0.262 r     5.424
 sincos_clk_syn_4.do[0] (u8_encoder/u13_sin/u21_sample/sclk_reg_n1) net  (fanout = 1)       0.848 r     6.272      ../../01_src/01_rtl/demo_1st_top.v(39)
 sincos_clk_syn_4                                            path2reg                0.000       6.272
 Arrival time                                                                        6.272                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 sincos_clk_syn_4.osclk (u8_encoder/u11_biss/U3_CRC/clk)     net                     1.730       1.730      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       6.730
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.669
 clock uncertainty                                                                  -0.000       6.669
 clock recovergence pessimism                                                        0.095       6.764
 Required time                                                                       6.764            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.492ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_emif_write/mux2_syn_1527 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.094 ns                                                        
 Start Point:             emif_addr_in[2]_syn_4.ipclk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_emif_write/mux2_syn_1527.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.863ns  (logic 1.706ns, net 3.157ns, 35% logic)                
 Logic Levels:            3 ( LUT4=3 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 emif_addr_in[2]_syn_4.ipclk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.067       2.067      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 emif_addr_in[2]_syn_4.diq[0]                                clk2q                   0.567 r     2.634
 u7_emif_write/mux2_syn_1533.d[1] (u5_control/col_addr_reg[2]) net  (fanout = 8)       1.790 r     4.424      ../../01_src/01_rtl/emif_control.v(43)
 u7_emif_write/mux2_syn_1533.f[1]                            cell (LUT4)             0.205 r     4.629
 u7_emif_write/mux2_syn_1533.a[0] (u7_emif_write/mux2_syn_1433) net  (fanout = 11)      0.764 r     5.393      ../../01_src/01_rtl/emif_write.v(42)
 u7_emif_write/mux2_syn_1533.f[0]                            cell (LUT4)             0.408 r     5.801
 u7_emif_write/mux2_syn_1527.a[0] (u7_emif_write/mux2_syn_1457) net  (fanout = 1)       0.603 r     6.404      ../../01_src/01_rtl/emif_write.v(42)
 u7_emif_write/mux2_syn_1527                                 path2reg0 (LUT4)        0.526       6.930
 Arrival time                                                                        6.930                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_emif_write/mux2_syn_1527.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.094ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.187 ns                                                        
 Start Point:             emif_addr_in[0]_syn_4.ipclk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_emif_write/mux2_syn_1527.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.770ns  (logic 1.752ns, net 3.018ns, 36% logic)                
 Logic Levels:            3 ( LUT4=3 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 emif_addr_in[0]_syn_4.ipclk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.067       2.067      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 emif_addr_in[0]_syn_4.diq[0]                                clk2q                   0.567 r     2.634
 u7_emif_write/mux2_syn_1533.c[1] (u5_control/col_addr_reg[0]) net  (fanout = 8)       1.651 r     4.285      ../../01_src/01_rtl/emif_control.v(43)
 u7_emif_write/mux2_syn_1533.f[1]                            cell (LUT4)             0.251 r     4.536
 u7_emif_write/mux2_syn_1533.a[0] (u7_emif_write/mux2_syn_1433) net  (fanout = 11)      0.764 r     5.300      ../../01_src/01_rtl/emif_write.v(42)
 u7_emif_write/mux2_syn_1533.f[0]                            cell (LUT4)             0.408 r     5.708
 u7_emif_write/mux2_syn_1527.a[0] (u7_emif_write/mux2_syn_1457) net  (fanout = 1)       0.603 r     6.311      ../../01_src/01_rtl/emif_write.v(42)
 u7_emif_write/mux2_syn_1527                                 path2reg0 (LUT4)        0.526       6.837
 Arrival time                                                                        6.837                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_emif_write/mux2_syn_1527.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.187ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.791 ns                                                        
 Start Point:             emif_addr_in[1]_syn_4.ipclk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_emif_write/mux2_syn_1527.b[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.166ns  (logic 1.449ns, net 2.717ns, 34% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 emif_addr_in[1]_syn_4.ipclk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.067       2.067      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 emif_addr_in[1]_syn_4.diq[0]                                clk2q                   0.567 r     2.634
 u7_emif_write/mux2_syn_1525.b[1] (u5_control/col_addr_reg[1]) net  (fanout = 18)      2.224 r     4.858      ../../01_src/01_rtl/emif_control.v(43)
 u7_emif_write/mux2_syn_1525.f[1]                            cell (LUT5)             0.431 r     5.289
 u7_emif_write/mux2_syn_1527.b[0] (u7_emif_write/mux2_syn_1435) net  (fanout = 11)      0.493 r     5.782      ../../01_src/01_rtl/emif_write.v(42)
 u7_emif_write/mux2_syn_1527                                 path2reg0 (LUT4)        0.451       6.233
 Arrival time                                                                        6.233                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_emif_write/mux2_syn_1527.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.791ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u8_encoder/u13_sin/u21_sample/reg3_syn_72 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.251 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg2_syn_173.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u21_sample/reg3_syn_72.mi[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg2_syn_173.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg2_syn_173.q[1]             clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u21_sample/reg3_syn_72.mi[1] (u8_encoder/u13_sin/u21_sample/data_a[10]) net  (fanout = 2)       0.216 r     2.263      ../../01_src/01_rtl/ads8350_sample.v(45)
 u8_encoder/u13_sin/u21_sample/reg3_syn_72                   path2reg1               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg3_syn_72.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.084       2.107
 Required time                                                                       2.107            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.251ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u21_sample/reg3_syn_90 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.260 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg2_syn_165.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u21_sample/reg3_syn_90.mi[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg2_syn_165.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg2_syn_165.q[1]             clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u21_sample/reg3_syn_90.mi[1] (u8_encoder/u13_sin/u21_sample/data_a[4]) net  (fanout = 2)       0.225 r     2.272      ../../01_src/01_rtl/ads8350_sample.v(45)
 u8_encoder/u13_sin/u21_sample/reg3_syn_90                   path2reg1               0.095       2.367
 Arrival time                                                                        2.367                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg3_syn_90.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.084       2.107
 Required time                                                                       2.107            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.260ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u21_sample/reg5_syn_92 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg4_syn_198.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u21_sample/reg5_syn_92.mi[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg4_syn_198.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg4_syn_198.q[1]             clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u21_sample/reg5_syn_92.mi[1] (u8_encoder/u13_sin/u21_sample/data_b[3]) net  (fanout = 2)       0.216 r     2.263      ../../01_src/01_rtl/ads8350_sample.v(46)
 u8_encoder/u13_sin/u21_sample/reg5_syn_92                   path2reg1               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg5_syn_92.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[2]                                  
Clock = u1_pll/pll_inst.clkc[2], period 10ns, rising at 0ns, falling at 5ns

682 endpoints analyzed totally, and 14156 paths analyzed
9 errors detected : 9 setup errors (TNS = -1.852), 0 hold errors (TNS = 0.000)
Minimum period is 10.679ns
---------------------------------------------------------------------------------------------------------

Paths for end point a_out_able_syn_4 (14 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.679 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               a_out_able_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         5.193ns  (logic 1.416ns, net 3.777ns, 27% logic)                
 Logic Levels:            3 ( LUT4=3 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_56.q[0]                               clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2352.b[0] (u6_emif_read/encoder_mode_reg[1]) net  (fanout = 55)      0.823 r     3.245      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2352.f[0]        cell (LUT4)             0.431 r     3.676
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_85.b[0] (u8_encoder/data_out_reg_b1[0]_syn_5) net  (fanout = 20)      0.628 r     4.304                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_85.f[0] cell (LUT4)             0.431 r     4.735
 u8_encoder/a_out_reg_reg_syn_8.a[0] (u8_encoder/a_out_reg_n_syn_4) net  (fanout = 1)       0.615 r     5.350                    
 u8_encoder/a_out_reg_reg_syn_8.f[0]                         cell (LUT4)             0.408 r     5.758
 a_out_able_syn_4.do[0] (u8_encoder/a_out_reg_n)             net  (fanout = 1)       1.711 r     7.469      ../../01_src/01_rtl/demo_1st_top.v(41)
 a_out_able_syn_4                                            path2reg                0.000       7.469
 Arrival time                                                                        7.469                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 a_out_able_syn_4.osclk (u8_encoder/clk_100M)                net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.679ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.649 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               a_out_able_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         5.163ns  (logic 1.409ns, net 3.754ns, 27% logic)                
 Logic Levels:            3 ( LUT4=3 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_56.q[0]                               clk2q                   0.146 r     2.422
 u8_encoder/data_b_out_reg_n_syn_20.b[0] (u6_emif_read/encoder_mode_reg[1]) net  (fanout = 55)      0.732 r     3.154      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/data_b_out_reg_n_syn_20.f[0]                     cell (LUT4)             0.431 r     3.585
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_85.a[0] (u8_encoder/a_out_reg_n_syn_2) net  (fanout = 3)       0.696 r     4.281                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_85.f[0] cell (LUT4)             0.424 r     4.705
 u8_encoder/a_out_reg_reg_syn_8.a[0] (u8_encoder/a_out_reg_n_syn_4) net  (fanout = 1)       0.615 r     5.320                    
 u8_encoder/a_out_reg_reg_syn_8.f[0]                         cell (LUT4)             0.408 r     5.728
 a_out_able_syn_4.do[0] (u8_encoder/a_out_reg_n)             net  (fanout = 1)       1.711 r     7.439      ../../01_src/01_rtl/demo_1st_top.v(41)
 a_out_able_syn_4                                            path2reg                0.000       7.439
 Arrival time                                                                        7.439                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 a_out_able_syn_4.osclk (u8_encoder/clk_100M)                net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.649ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.554 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               a_out_able_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         5.068ns  (logic 1.326ns, net 3.742ns, 26% logic)                
 Logic Levels:            3 ( LUT4=3 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_56.q[1]                               clk2q                   0.146 r     2.422
 u8_encoder/data_b_out_reg_n_syn_20.c[0] (u6_emif_read/encoder_mode_reg[2]) net  (fanout = 50)      0.720 r     3.142      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/data_b_out_reg_n_syn_20.f[0]                     cell (LUT4)             0.348 r     3.490
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_85.a[0] (u8_encoder/a_out_reg_n_syn_2) net  (fanout = 3)       0.696 r     4.186                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_85.f[0] cell (LUT4)             0.424 r     4.610
 u8_encoder/a_out_reg_reg_syn_8.a[0] (u8_encoder/a_out_reg_n_syn_4) net  (fanout = 1)       0.615 r     5.225                    
 u8_encoder/a_out_reg_reg_syn_8.f[0]                         cell (LUT4)             0.408 r     5.633
 a_out_able_syn_4.do[0] (u8_encoder/a_out_reg_n)             net  (fanout = 1)       1.711 r     7.344      ../../01_src/01_rtl/demo_1st_top.v(41)
 a_out_able_syn_4                                            path2reg                0.000       7.344
 Arrival time                                                                        7.344                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 a_out_able_syn_4.osclk (u8_encoder/clk_100M)                net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.554ns          

---------------------------------------------------------------------------------------------------------

Paths for end point b_out_syn_4 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.673 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               b_out_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         5.187ns  (logic 1.349ns, net 3.838ns, 26% logic)                
 Logic Levels:            3 ( LUT4=2 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_56.q[1]                               clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2358.b[0] (u6_emif_read/encoder_mode_reg[2]) net  (fanout = 50)      0.648 r     3.070      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2358.f[0]        cell (LUT3)             0.431 r     3.501
 u8_encoder/data_b_out_reg_n_syn_20.a[1] (u8_encoder/data_b_out_reg_n_syn_4) net  (fanout = 7)       0.729 r     4.230                    
 u8_encoder/data_b_out_reg_n_syn_20.f[1]                     cell (LUT4)             0.424 r     4.654
 u8_encoder/data_b_out_reg_reg_syn_8.c[0] (u8_encoder/data_b_out_reg_n_syn_10) net  (fanout = 1)       1.105 r     5.759                    
 u8_encoder/data_b_out_reg_reg_syn_8.f[0]                    cell (LUT4)             0.348 r     6.107
 b_out_syn_4.do[0] (u8_encoder/data_b_out_reg_n)             net  (fanout = 1)       1.356 r     7.463      ../../01_src/01_rtl/demo_1st_top.v(45)
 b_out_syn_4                                                 path2reg                0.000       7.463
 Arrival time                                                                        7.463                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 b_out_syn_4.osclk (u8_encoder/clk_100M)                     net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.673ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.602 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_45.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               b_out_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         5.116ns  (logic 1.266ns, net 3.850ns, 24% logic)                
 Logic Levels:            3 ( LUT4=2 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_45.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_45.q[1]                               clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2358.c[0] (u6_emif_read/encoder_mode_reg[4]_dup_1) net  (fanout = 21)      0.660 r     3.082      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2358.f[0]        cell (LUT3)             0.348 r     3.430
 u8_encoder/data_b_out_reg_n_syn_20.a[1] (u8_encoder/data_b_out_reg_n_syn_4) net  (fanout = 7)       0.729 r     4.159                    
 u8_encoder/data_b_out_reg_n_syn_20.f[1]                     cell (LUT4)             0.424 r     4.583
 u8_encoder/data_b_out_reg_reg_syn_8.c[0] (u8_encoder/data_b_out_reg_n_syn_10) net  (fanout = 1)       1.105 r     5.688                    
 u8_encoder/data_b_out_reg_reg_syn_8.f[0]                    cell (LUT4)             0.348 r     6.036
 b_out_syn_4.do[0] (u8_encoder/data_b_out_reg_n)             net  (fanout = 1)       1.356 r     7.392      ../../01_src/01_rtl/demo_1st_top.v(45)
 b_out_syn_4                                                 path2reg                0.000       7.392
 Arrival time                                                                        7.392                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 b_out_syn_4.osclk (u8_encoder/clk_100M)                     net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.602ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.597 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               b_out_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         5.111ns  (logic 1.425ns, net 3.686ns, 27% logic)                
 Logic Levels:            3 ( LUT4=3 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_56.q[0]                               clk2q                   0.146 r     2.422
 u8_encoder/u10_abz/reg1_syn_11.a[0] (u6_emif_read/encoder_mode_reg[1]) net  (fanout = 55)      0.956 r     3.378      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u10_abz/reg1_syn_11.f[0]                         cell (LUT4)             0.424 r     3.802
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2069.a[0] (u8_encoder/data_b_out_reg_n_syn_6) net  (fanout = 1)       0.456 r     4.258                    
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2069.f[0]        cell (LUT4)             0.424 r     4.682
 u8_encoder/data_b_out_reg_reg_syn_8.b[0] (u8_encoder/data_b_out_reg_n_syn_8) net  (fanout = 1)       0.918 r     5.600                    
 u8_encoder/data_b_out_reg_reg_syn_8.f[0]                    cell (LUT4)             0.431 r     6.031
 b_out_syn_4.do[0] (u8_encoder/data_b_out_reg_n)             net  (fanout = 1)       1.356 r     7.387      ../../01_src/01_rtl/demo_1st_top.v(45)
 b_out_syn_4                                                 path2reg                0.000       7.387
 Arrival time                                                                        7.387                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 b_out_syn_4.osclk (u8_encoder/clk_100M)                     net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.597ns          

---------------------------------------------------------------------------------------------------------

Paths for end point a_out_syn_4 (14 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.348 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               a_out_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.862ns  (logic 1.425ns, net 3.437ns, 29% logic)                
 Logic Levels:            3 ( LUT4=3 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_56.q[0]                               clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2352.b[0] (u6_emif_read/encoder_mode_reg[1]) net  (fanout = 55)      0.823 r     3.245      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2352.f[0]        cell (LUT4)             0.431 r     3.676
 u8_encoder/data_a_out_reg_n_syn_11.a[1] (u8_encoder/data_out_reg_b1[0]_syn_5) net  (fanout = 20)      1.089 r     4.765                    
 u8_encoder/data_a_out_reg_n_syn_11.f[1]                     cell (LUT4)             0.424 r     5.189
 u8_encoder/data_a_out_reg_n_syn_11.a[0] (u8_encoder/data_a_out_reg_n_syn_4) net  (fanout = 1)       0.158 r     5.347                    
 u8_encoder/data_a_out_reg_n_syn_11.f[0]                     cell (LUT4)             0.424 r     5.771
 a_out_syn_4.do[0] (u8_encoder/data_a_out_reg_n)             net  (fanout = 1)       1.367 r     7.138      ../../01_src/01_rtl/demo_1st_top.v(44)
 a_out_syn_4                                                 path2reg                0.000       7.138
 Arrival time                                                                        7.138                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 a_out_syn_4.osclk (u8_encoder/clk_100M)                     net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.348ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.098 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               a_out_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.612ns  (logic 1.432ns, net 3.180ns, 31% logic)                
 Logic Levels:            3 ( LUT4=3 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_56.q[0]                               clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2067.b[0] (u6_emif_read/encoder_mode_reg[1]) net  (fanout = 55)      0.786 r     3.208      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2067.f[0]        cell (LUT4)             0.431 r     3.639
 u8_encoder/data_a_out_reg_n_syn_11.b[1] (u8_encoder/data_a_out_reg_n_syn_2) net  (fanout = 2)       0.869 r     4.508                    
 u8_encoder/data_a_out_reg_n_syn_11.f[1]                     cell (LUT4)             0.431 r     4.939
 u8_encoder/data_a_out_reg_n_syn_11.a[0] (u8_encoder/data_a_out_reg_n_syn_4) net  (fanout = 1)       0.158 r     5.097                    
 u8_encoder/data_a_out_reg_n_syn_11.f[0]                     cell (LUT4)             0.424 r     5.521
 a_out_syn_4.do[0] (u8_encoder/data_a_out_reg_n)             net  (fanout = 1)       1.367 r     6.888      ../../01_src/01_rtl/demo_1st_top.v(44)
 a_out_syn_4                                                 path2reg                0.000       6.888
 Arrival time                                                                        6.888                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 a_out_syn_4.osclk (u8_encoder/clk_100M)                     net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.098ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.057 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               a_out_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.571ns  (logic 1.342ns, net 3.229ns, 29% logic)                
 Logic Levels:            3 ( LUT4=3 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_56.q[1]                               clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2352.c[0] (u6_emif_read/encoder_mode_reg[2]) net  (fanout = 50)      0.615 r     3.037      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2352.f[0]        cell (LUT4)             0.348 r     3.385
 u8_encoder/data_a_out_reg_n_syn_11.a[1] (u8_encoder/data_out_reg_b1[0]_syn_5) net  (fanout = 20)      1.089 r     4.474                    
 u8_encoder/data_a_out_reg_n_syn_11.f[1]                     cell (LUT4)             0.424 r     4.898
 u8_encoder/data_a_out_reg_n_syn_11.a[0] (u8_encoder/data_a_out_reg_n_syn_4) net  (fanout = 1)       0.158 r     5.056                    
 u8_encoder/data_a_out_reg_n_syn_11.f[0]                     cell (LUT4)             0.424 r     5.480
 a_out_syn_4.do[0] (u8_encoder/data_a_out_reg_n)             net  (fanout = 1)       1.367 r     6.847      ../../01_src/01_rtl/demo_1st_top.v(44)
 a_out_syn_4                                                 path2reg                0.000       6.847
 Arrival time                                                                        6.847                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 a_out_syn_4.osclk (u8_encoder/clk_100M)                     net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.057ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u8_encoder/reg0_syn_194 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.175 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_51.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/reg0_syn_194.d[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.528ns  (logic 0.378ns, net 0.150ns, 71% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_51.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_51.q[0]                               clk2q                   0.109 r     2.047
 u8_encoder/reg0_syn_194.d[1] (u6_emif_read/encoder_mode_reg[3]_dup_1) net  (fanout = 21)      0.150 r     2.197      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/reg0_syn_194                                     path2reg1 (LUT4)        0.269       2.466
 Arrival time                                                                        2.466                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/reg0_syn_194.clk (u8_encoder/clk_100M)           net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.175ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.046 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_51.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/reg0_syn_194.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         1.399ns  (logic 0.688ns, net 0.711ns, 49% logic)                
 Logic Levels:            2 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_51.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_51.q[1]                               clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U1_fir/reg1_syn_133.d[1] (u6_emif_read/encoder_mode_reg[4]_dup_2) net  (fanout = 19)      0.383 r     2.430      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg1_syn_133.f[1]         cell (LUT4)             0.179 r     2.609
 u8_encoder/reg0_syn_194.a[1] (u8_encoder/data_out_reg_b1[17]_syn_8) net  (fanout = 1)       0.328 r     2.937      ../../01_src/01_rtl/encoder_control.v(77)
 u8_encoder/reg0_syn_194                                     path2reg1 (LUT4)        0.400       3.337
 Arrival time                                                                        3.337                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/reg0_syn_194.clk (u8_encoder/clk_100M)           net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.046ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.094 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_51.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/reg0_syn_194.c[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         1.447ns  (logic 0.751ns, net 0.696ns, 51% logic)                
 Logic Levels:            2 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_51.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_51.q[1]                               clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U1_fir/reg1_syn_133.b[0] (u6_emif_read/encoder_mode_reg[4]_dup_2) net  (fanout = 19)      0.373 r     2.420      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg1_syn_133.f[0]         cell (LUT4)             0.321 r     2.741
 u8_encoder/reg0_syn_194.c[1] (u8_encoder/data_out_reg_b1[17]_syn_10) net  (fanout = 1)       0.323 r     3.064      ../../01_src/01_rtl/encoder_control.v(77)
 u8_encoder/reg0_syn_194                                     path2reg1 (LUT4)        0.321       3.385
 Arrival time                                                                        3.385                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/reg0_syn_194.clk (u8_encoder/clk_100M)           net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.094ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/reg0_syn_194 (21 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.175 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_51.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/reg0_syn_194.d[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.528ns  (logic 0.378ns, net 0.150ns, 71% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_51.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_51.q[0]                               clk2q                   0.109 r     2.047
 u8_encoder/reg0_syn_194.d[0] (u6_emif_read/encoder_mode_reg[3]_dup_1) net  (fanout = 21)      0.150 r     2.197      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/reg0_syn_194                                     path2reg0 (LUT4)        0.269       2.466
 Arrival time                                                                        2.466                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/reg0_syn_194.clk (u8_encoder/clk_100M)           net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.175ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.810 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_51.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/reg0_syn_194.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         1.163ns  (logic 0.688ns, net 0.475ns, 59% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_51.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_51.q[1]                               clk2q                   0.109 r     2.047
 u8_encoder/data_out_reg_b1[5]_syn_20.d[1] (u6_emif_read/encoder_mode_reg[4]_dup_2) net  (fanout = 19)      0.267 r     2.314      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/data_out_reg_b1[5]_syn_20.f[1]                   cell (LUT5)             0.179 r     2.493
 u8_encoder/reg0_syn_194.a[0] (u8_encoder/data_out_reg_b1[5]_syn_8) net  (fanout = 1)       0.208 r     2.701      ../../01_src/01_rtl/encoder_control.v(77)
 u8_encoder/reg0_syn_194                                     path2reg0 (LUT4)        0.400       3.101
 Arrival time                                                                        3.101                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/reg0_syn_194.clk (u8_encoder/clk_100M)           net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.810ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.147 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_51.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/reg0_syn_194.b[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         1.500ns  (logic 0.835ns, net 0.665ns, 55% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_51.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_51.q[1]                               clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U1_fir/reg1_syn_116.b[1] (u6_emif_read/encoder_mode_reg[4]_dup_2) net  (fanout = 19)      0.275 r     2.322      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg1_syn_116.f[1]         cell (LUT5)             0.321 r     2.643
 u8_encoder/reg0_syn_194.b[0] (u8_encoder/data_out_reg_b1[5]_syn_10) net  (fanout = 1)       0.390 r     3.033      ../../01_src/01_rtl/encoder_control.v(77)
 u8_encoder/reg0_syn_194                                     path2reg0 (LUT4)        0.405       3.438
 Arrival time                                                                        3.438                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/reg0_syn_194.clk (u8_encoder/clk_100M)           net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.147ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/reg0_syn_179 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.272 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_45.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/reg0_syn_179.c[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.625ns  (logic 0.350ns, net 0.275ns, 56% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_45.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_45.q[1]                               clk2q                   0.109 r     2.047
 u8_encoder/reg0_syn_179.c[1] (u6_emif_read/encoder_mode_reg[4]_dup_1) net  (fanout = 21)      0.275 r     2.322      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/reg0_syn_179                                     path2reg1 (LUT4)        0.241       2.563
 Arrival time                                                                        2.563                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/reg0_syn_179.clk (u8_encoder/clk_100M)           net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.272ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.224 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_45.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/reg0_syn_179.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         1.577ns  (logic 0.712ns, net 0.865ns, 45% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_45.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_45.q[1]                               clk2q                   0.109 r     2.047
 u8_encoder/data_out_reg_b1[24]_syn_27.c[0] (u6_emif_read/encoder_mode_reg[4]_dup_1) net  (fanout = 21)      0.426 r     2.473      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/data_out_reg_b1[24]_syn_27.f[0]                  cell (LUT3)             0.237 r     2.710
 u8_encoder/reg0_syn_179.a[1] (u8_encoder/data_out_reg_b1[24]_syn_6) net  (fanout = 9)       0.439 r     3.149      ../../01_src/01_rtl/encoder_control.v(77)
 u8_encoder/reg0_syn_179                                     path2reg1 (LUT4)        0.366       3.515
 Arrival time                                                                        3.515                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/reg0_syn_179.clk (u8_encoder/clk_100M)           net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.224ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.553 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/reg0_syn_179.b[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         1.906ns  (logic 0.844ns, net 1.062ns, 44% logic)                
 Logic Levels:            3 ( LUT4=1 LUT5=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_56.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_56.q[1]                               clk2q                   0.109 r     2.047
 u8_encoder/data_out_reg_b1[21]_syn_22.d[0] (u6_emif_read/encoder_mode_reg[2]) net  (fanout = 50)      0.373 r     2.420      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/data_out_reg_b1[21]_syn_22.f[0]                  cell (LUT2)             0.179 r     2.599
 u8_encoder/data_out_reg_b1[25]_syn_11.c[1] (u8_encoder/data_out_reg_b1[24]_syn_2) net  (fanout = 4)       0.329 r     2.928                    
 u8_encoder/data_out_reg_b1[25]_syn_11.f[1]                  cell (LUT5)             0.237 r     3.165
 u8_encoder/reg0_syn_179.b[1] (u8_encoder/data_out_reg_b1[25]_syn_4) net  (fanout = 1)       0.360 r     3.525      ../../01_src/01_rtl/encoder_control.v(77)
 u8_encoder/reg0_syn_179                                     path2reg1 (LUT4)        0.319       3.844
 Arrival time                                                                        3.844                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/reg0_syn_179.clk (u8_encoder/clk_100M)           net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.553ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[3]                                  
Clock = u1_pll/pll_inst.clkc[3], period 200ns, rising at 0ns, falling at 100ns

3418 endpoints analyzed totally, and more than 2000000000 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 197.58ns
---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2874 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.420 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_139.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2874.ce (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.354ns  (logic 0.233ns, net 2.121ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_139.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_139.q[1] clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2874.ce (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_44) net  (fanout = 8)       2.121 r     4.543      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2874             path2reg                0.087       4.630
 Arrival time                                                                        4.630                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2874.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     2.166       2.166      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  5.000       7.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       7.050
 clock uncertainty                                                                  -0.000       7.050
 clock recovergence pessimism                                                        0.000       7.050
 Required time                                                                       7.050            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.420ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2865 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.420 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_139.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2865.ce (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.354ns  (logic 0.233ns, net 2.121ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_139.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_139.q[1] clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2865.ce (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_44) net  (fanout = 8)       2.121 r     4.543      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2865             path2reg                0.087       4.630
 Arrival time                                                                        4.630                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2865.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     2.166       2.166      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  5.000       7.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       7.050
 clock uncertainty                                                                  -0.000       7.050
 clock recovergence pessimism                                                        0.000       7.050
 Required time                                                                       7.050            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.420ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2871 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.441 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_139.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2871.ce (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.333ns  (logic 0.233ns, net 2.100ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_139.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_139.q[1] clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2871.ce (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_44) net  (fanout = 8)       2.100 r     4.522      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2871             path2reg                0.087       4.609
 Arrival time                                                                        4.609                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2871.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     2.166       2.166      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  5.000       7.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       7.050
 clock uncertainty                                                                  -0.000       7.050
 clock recovergence pessimism                                                        0.000       7.050
 Required time                                                                       7.050            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.441ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2567 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.041 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_134.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2567.ce (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.394ns  (logic 0.162ns, net 0.232ns, 41% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_134.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_134.q[0] clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2567.ce (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_39) net  (fanout = 9)       0.232 r     2.279      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2567             path2reg                0.053       2.332
 Arrival time                                                                        2.332                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2567.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     2.230       2.230      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.041ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2241 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.057 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2241.ce (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.410ns  (logic 0.162ns, net 0.248ns, 39% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.q[0] clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2241.ce (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_25) net  (fanout = 11)      0.248 r     2.295      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2241             path2reg                0.053       2.348
 Arrival time                                                                        2.348                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2241.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     2.230       2.230      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.057ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2238 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.057 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2238.ce (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.410ns  (logic 0.162ns, net 0.248ns, 39% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.q[0] clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2238.ce (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_25) net  (fanout = 11)      0.248 r     2.295      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2238             path2reg                0.053       2.348
 Arrival time                                                                        2.348                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2238.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     2.230       2.230      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.057ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 94.55%)
Timing violations: 15 setup errors, and 0 hold errors.
Minimal setup slack: -1.575, minimal hold slack: 0.041

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  u1_pll/pll_inst.clkc[3] (5.0MHz)             197.580ns       5.061MHz        0.326ns       616        0.000ns
	  u1_pll/pll_inst.clkc[1] (200.0MHz)             6.575ns     152.091MHz        0.480ns       378       -2.023ns
	  u1_pll/pll_inst.clkc[2] (100.0MHz)            10.679ns      93.642MHz        0.480ns       220       -1.852ns
	  u1_pll/pll_inst.clkc[0] (400.0MHz)             2.504ns     399.361MHz        0.326ns        21       -0.004ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 6 clock net(s): 
	rst_n
	u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4
	u8_encoder/u12_ssi/clk_2M_syn_4
	u8_encoder/u12_ssi/clk_out_reg1_syn_6
	u8_encoder/u15_endat/u41_control/clk_200k_syn_4
	u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6

---------------------------------------------------------------------------------------------------------
