{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463382843321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463382843323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 02:14:03 2016 " "Processing started: Mon May 16 02:14:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463382843323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463382843323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Micro_and_Memories -c Micro_and_Memories " "Command: quartus_map --read_settings_files=on --write_settings_files=off Micro_and_Memories -c Micro_and_Memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463382843324 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463382844471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/micro_arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/micro_arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Micro_ARM-BEHAVIOURAL " "Found design unit 1: Micro_ARM-BEHAVIOURAL" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Micro_ARM " "Found entity 1: Micro_ARM" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/unidad de control/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/unidad de control/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-RTL " "Found design unit 1: ControlUnit-RTL" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845131 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845131 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"!\", or \"=>\" ROM_BLOCK.vhd(102) " "VHDL syntax error at ROM_BLOCK.vhd(102) near text \",\";  expecting \"!\", or \"=>\"" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 102 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1463382845199 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"begin\", or a declaration statement ROM_BLOCK.vhd(116) " "VHDL syntax error at ROM_BLOCK.vhd(116) near text \"end\";  expecting \"begin\", or a declaration statement" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 116 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1463382845200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/memoria de programa/rom_block.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/memoria de programa/rom_block.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/memoria de datos/ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/memoria de datos/ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_BLOCK-RTL " "Found design unit 1: RAM_BLOCK-RTL" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845221 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_BLOCK " "Found entity 1: RAM_BLOCK" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/banco de registros/registersbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/banco de registros/registersbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registersBank-RTL " "Found design unit 1: registersBank-RTL" {  } { { "../Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845249 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "../Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/xor/xoroperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/xor/xoroperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORoperation-RTL " "Found design unit 1: XORoperation-RTL" {  } { { "../ALU/XOR/XORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/XOR/XORoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845257 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORoperation " "Found entity 1: XORoperation" {  } { { "../ALU/XOR/XORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/XOR/XORoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_carrylookahead/sumador_carrylookahead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_carrylookahead/sumador_carrylookahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_CarryLookahead-RTL " "Found design unit 1: Sumador_CarryLookahead-RTL" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845264 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_CarryLookahead " "Found entity 1: Sumador_CarryLookahead" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_32b/sumador_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_32b/sumador_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_32b-RTL " "Found design unit 1: Sumador_32b-RTL" {  } { { "../ALU/Sumador_32b/Sumador_32b.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_32b " "Found entity 1: Sumador_32b" {  } { { "../ALU/Sumador_32b/Sumador_32b.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/ror/rotate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/ror/rotate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rotate-rtl " "Found design unit 1: Rotate-rtl" {  } { { "../ALU/ROR/Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845277 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rotate " "Found entity 1: Rotate" {  } { { "../ALU/ROR/Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/rev/rev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/rev/rev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REV-rtl " "Found design unit 1: REV-rtl" {  } { { "../ALU/REV/REV.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845282 ""} { "Info" "ISGN_ENTITY_NAME" "1 REV " "Found entity 1: REV" {  } { { "../ALU/REV/REV.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/or/oroperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/or/oroperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORoperation-RTL " "Found design unit 1: ORoperation-RTL" {  } { { "../ALU/OR/ORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/OR/ORoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845297 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORoperation " "Found entity 1: ORoperation" {  } { { "../ALU/OR/ORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/OR/ORoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/multiplicacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/multiplicacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicacion-RTL " "Found design unit 1: Multiplicacion-RTL" {  } { { "../ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "../ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/iter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/iter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Iter-RTL " "Found design unit 1: Iter-RTL" {  } { { "../ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845317 ""} { "Info" "ISGN_ENTITY_NAME" "1 Iter " "Found entity 1: Iter" {  } { { "../ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/gen_vectores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/gen_vectores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen_Vectores-RTL " "Found design unit 1: Gen_Vectores-RTL" {  } { { "../ALU/multiplicacion/Gen_vectores.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Gen_vectores.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen_Vectores " "Found entity 1: Gen_Vectores" {  } { { "../ALU/multiplicacion/Gen_vectores.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Gen_vectores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/lsr/lsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/lsr/lsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSR-rtl " "Found design unit 1: LSR-rtl" {  } { { "../ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845326 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSR " "Found entity 1: LSR" {  } { { "../ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/lsl/lsl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/lsl/lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSL-rtl " "Found design unit 1: LSL-rtl" {  } { { "../ALU/LSL/LSL.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845331 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSL " "Found entity 1: LSL" {  } { { "../ALU/LSL/LSL.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/extension/extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/extension/extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extension-rtl " "Found design unit 1: extension-rtl" {  } { { "../ALU/Extension/Extension.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extension " "Found entity 1: Extension" {  } { { "../ALU/Extension/Extension.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/bitclear/bitclear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/bitclear/bitclear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitClear-RTL " "Found design unit 1: BitClear-RTL" {  } { { "../ALU/BitClear/BitClear.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/BitClear/BitClear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845342 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitClear " "Found entity 1: BitClear" {  } { { "../ALU/BitClear/BitClear.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/BitClear/BitClear.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/asr/asr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/asr/asr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASR-rtl " "Found design unit 1: ASR-rtl" {  } { { "../ALU/ASR/ASR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845348 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASR " "Found entity 1: ASR" {  } { { "../ALU/ASR/ASR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/and/andoperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/and/andoperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDoperation-RTL " "Found design unit 1: ANDoperation-RTL" {  } { { "../ALU/AND/ANDoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/AND/ANDoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845354 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDoperation " "Found entity 1: ANDoperation" {  } { { "../ALU/AND/ANDoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/AND/ANDoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845359 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro_and_memories.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro_and_memories.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Micro_and_Memories-RTL " "Found design unit 1: Micro_and_Memories-RTL" {  } { { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Micro_and_Memories " "Found entity 1: Micro_and_Memories" {  } { { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/ztemp/ztemp_bidir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/ztemp/ztemp_bidir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZTEMP_BIDIR-Behavioral " "Found design unit 1: ZTEMP_BIDIR-Behavioral" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845369 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZTEMP_BIDIR " "Found entity 1: ZTEMP_BIDIR" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463382845369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463382845369 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463382845766 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 02:14:05 2016 " "Processing ended: Mon May 16 02:14:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463382845766 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463382845766 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463382845766 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463382845766 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463382846462 ""}
