Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 18 14:48:31 2023
| Host         : DESKTOP-BU2GSH7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |             249 |           69 |
| No           | Yes                   | No                     |              80 |           28 |
| Yes          | No                    | No                     |             156 |           40 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |              24 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-----------------------------------+---------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |           Enable Signal           |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-----------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                               |                                   |                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                               |                                   | reset_IBUF                                  |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                               |                                   |                                             |                2 |              2 |         1.00 |
|  tennis/bnf/bnf/vcd/CLK                      | squash/si/bnf/bnf/E[0]            |                                             |                1 |              4 |         4.00 |
|  tennis/bnf/bnf/vcd/CLK                      | tennis/bnf/bnf/bnf/Q[3]_i_1_n_0   | tennis/bnf/bnf/vcd/AR[0]                    |                1 |              4 |         4.00 |
|  squash/si/bnf/vcd/CLK                       | squash/si/bnf/bnf/Q[3]_i_1__0_n_0 | tennis/bnf/bnf/vcd/AR[0]                    |                2 |              4 |         2.00 |
|  squash/si/bnf/vcd/CLK                       | squash/si/bnf/bnf/E[0]            |                                             |                1 |              4 |         4.00 |
| ~clk_IBUF_BUFG                               | tennis/bnf/speed                  | tennis/bnf/bnf/vcd/AR[0]                    |                2 |              6 |         3.00 |
| ~clk_IBUF_BUFG                               | squash/si/speed                   | tennis/bnf/bnf/vcd/AR[0]                    |                2 |              6 |         3.00 |
| ~clk_IBUF_BUFG                               | squash/si/db1/E[0]                | tennis/bnf/bnf/vcd/AR[0]                    |                4 |             12 |         3.00 |
| ~clk_IBUF_BUFG                               |                                   | tennis/bnf/bnf/vcd/AR[0]                    |                7 |             14 |         2.00 |
|  squash/SevenSegmentLED/slowClk_reg_n_0      |                                   | tennis/bnf/bnf/vcd/AR[0]                    |                5 |             18 |         3.60 |
|  tennis/SevenSegmentLED/slowClk              |                                   | tennis/bnf/bnf/vcd/AR[0]                    |                6 |             18 |         3.00 |
|  tennis/bnf/db1/deb_count_reg[21]_i_8_0      |                                   | tennis/bnf/db1/AR[0]                        |                7 |             22 |         3.14 |
|  tennis/bnf/db2/deb_count_reg[21]_i_2__0_n_0 |                                   | tennis/bnf/db2/deb_count_reg[21]_i_3__0_n_0 |                7 |             22 |         3.14 |
|  squash/si/db1/deb_count_reg[21]_i_2__1_n_0  |                                   | tennis/bnf/db1/AR[0]                        |                7 |             22 |         3.14 |
| ~clk_IBUF_BUFG                               | squash/si/bnf/bnf/E[0]            |                                             |               13 |             38 |         2.92 |
|  clk_IBUF_BUFG                               | squash/si/bnf/bnf/E[0]            |                                             |               25 |            110 |         4.40 |
|  clk_IBUF_BUFG                               |                                   | tennis/bnf/bnf/vcd/AR[0]                    |               57 |            212 |         3.72 |
+----------------------------------------------+-----------------------------------+---------------------------------------------+------------------+----------------+--------------+


