\doxysection{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{B\+A\+N\+K\+\_\+\+R\+E\+Q\+U\+E\+ST}{\pageref{structBANK__REQUEST}}{}
\item \contentsline{section}{B\+A\+S\+I\+C\+\_\+\+B\+T\+B\+\_\+\+E\+N\+T\+RY}{\pageref{structBASIC__BTB__ENTRY}}{}
\item \contentsline{section}{B\+L\+O\+CK}{\pageref{classBLOCK}}{}
\item \contentsline{section}{champsim\+::by\+\_\+next\+\_\+operate}{\pageref{classchampsim_1_1by__next__operate}}{}
\item \contentsline{section}{champsim\+::circular\+\_\+buffer$<$ T $>$}{\pageref{classchampsim_1_1circular__buffer}}{}
\item \contentsline{section}{champsim\+::circular\+\_\+buffer$<$ long long int $>$}{\pageref{classchampsim_1_1circular__buffer}}{}
\item \contentsline{section}{champsim\+::circular\+\_\+buffer$<$ ooo\+\_\+model\+\_\+instr $>$}{\pageref{classchampsim_1_1circular__buffer}}{}
\item \contentsline{section}{champsim\+::circular\+\_\+buffer$<$ P\+A\+C\+K\+ET $>$}{\pageref{classchampsim_1_1circular__buffer}}{}
\item \contentsline{section}{champsim\+::circular\+\_\+buffer$<$ value\+\_\+type $>$}{\pageref{classchampsim_1_1circular__buffer}}{}
\item \contentsline{section}{champsim\+::circular\+\_\+buffer\+\_\+iterator$<$ T $>$}{\pageref{classchampsim_1_1circular__buffer__iterator}}{}
\item \contentsline{section}{cloudsuite\+\_\+instr}{\pageref{structcloudsuite__instr}}{}
\item \contentsline{section}{cmp\+\_\+event\+\_\+cycle$<$ T, U $>$}{\pageref{structcmp__event__cycle}}{}
\item \contentsline{section}{cmp\+\_\+lru$<$ T, U $>$}{\pageref{structcmp__lru}}{}
\item \contentsline{section}{champsim\+::delay\+\_\+queue$<$ T $>$}{\pageref{classchampsim_1_1delay__queue}}{}
\item \contentsline{section}{champsim\+::delay\+\_\+queue$<$ ooo\+\_\+model\+\_\+instr $>$}{\pageref{classchampsim_1_1delay__queue}}{}
\item \contentsline{section}{champsim\+::delay\+\_\+queue$<$ P\+A\+C\+K\+ET $>$}{\pageref{classchampsim_1_1delay__queue}}{}
\item \contentsline{section}{champsim\+::deprecated\+\_\+clock\+\_\+cycle}{\pageref{structchampsim_1_1deprecated__clock__cycle}}{}
\item \contentsline{section}{O3\+\_\+\+C\+PU\+::dib\+\_\+entry\+\_\+t}{\pageref{structO3__CPU_1_1dib__entry__t}}{}
\item \contentsline{section}{D\+R\+A\+M\+\_\+\+C\+H\+A\+N\+N\+EL}{\pageref{structDRAM__CHANNEL}}{}
\item \contentsline{section}{eq\+\_\+addr$<$ T $>$}{\pageref{structeq__addr}}{}
\item std\+::exception\begin{DoxyCompactList}
\item \contentsline{section}{champsim\+::deadlock}{\pageref{structchampsim_1_1deadlock}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+L\+O\+B\+A\+L\+\_\+\+H\+I\+S\+T\+O\+R\+Y\+\_\+\+R\+E\+G\+I\+S\+T\+ER}{\pageref{classGLOBAL__HISTORY__REGISTER}}{}
\item \contentsline{section}{G\+L\+O\+B\+A\+L\+\_\+\+R\+E\+G\+I\+S\+T\+ER}{\pageref{classGLOBAL__REGISTER}}{}
\item \contentsline{section}{input\+\_\+instr}{\pageref{structinput__instr}}{}
\item \contentsline{section}{instr\+\_\+mem\+\_\+will\+\_\+produce}{\pageref{structinstr__mem__will__produce}}{}
\item \contentsline{section}{instr\+\_\+reg\+\_\+will\+\_\+produce}{\pageref{structinstr__reg__will__produce}}{}
\item \contentsline{section}{invalid\+\_\+is\+\_\+maximal$<$ T, B\+IN, U, U\+N\+\_\+T, U\+N\+\_\+U $>$}{\pageref{structinvalid__is__maximal}}{}
\item \contentsline{section}{invalid\+\_\+is\+\_\+maximal$<$ P\+A\+C\+K\+ET, min\+\_\+event\+\_\+cycle$<$ P\+A\+C\+K\+ET $>$, P\+A\+C\+K\+ET, is\+\_\+unscheduled, is\+\_\+unscheduled $>$}{\pageref{structinvalid__is__maximal}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{next\+\_\+schedule}{\pageref{structnext__schedule}}{}
\end{DoxyCompactList}
\item \contentsline{section}{invalid\+\_\+is\+\_\+maximal$<$ T, cmp\+\_\+event\+\_\+cycle$<$ T $>$ $>$}{\pageref{structinvalid__is__maximal}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{min\+\_\+event\+\_\+cycle$<$ T $>$}{\pageref{structmin__event__cycle}}{}
\end{DoxyCompactList}
\item \contentsline{section}{invalid\+\_\+is\+\_\+maximal$<$ T, cmp\+\_\+lru$<$ T, T $>$, T $>$}{\pageref{structinvalid__is__maximal}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{lru\+\_\+comparator$<$ T, U $>$}{\pageref{structlru__comparator}}{}
\end{DoxyCompactList}
\item \contentsline{section}{invalid\+\_\+is\+\_\+minimal$<$ T, B\+IN, U, U\+N\+\_\+T, U\+N\+\_\+U $>$}{\pageref{structinvalid__is__minimal}}{}
\item \contentsline{section}{is\+\_\+unscheduled}{\pageref{structis__unscheduled}}{}
\item \contentsline{section}{is\+\_\+valid$<$ T $>$}{\pageref{structis__valid}}{}
\item \contentsline{section}{is\+\_\+valid$<$ L\+S\+Q\+\_\+\+E\+N\+T\+RY $>$}{\pageref{structis__valid_3_01LSQ__ENTRY_01_4}}{}
\item \contentsline{section}{is\+\_\+valid$<$ P\+A\+C\+K\+ET $>$}{\pageref{structis__valid_3_01PACKET_01_4}}{}
\item \contentsline{section}{l2c\+\_\+va\+\_\+ampm\+\_\+lite\+\_\+region\+\_\+t}{\pageref{structl2c__va__ampm__lite__region__t}}{}
\item \contentsline{section}{lookahead\+\_\+entry}{\pageref{structlookahead__entry}}{}
\item \contentsline{section}{lru\+\_\+updater$<$ T $>$}{\pageref{structlru__updater}}{}
\item \contentsline{section}{L\+S\+Q\+\_\+\+E\+N\+T\+RY}{\pageref{structLSQ__ENTRY}}{}
\item \contentsline{section}{Memory\+Request\+Consumer}{\pageref{classMemoryRequestConsumer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+A\+C\+HE}{\pageref{classCACHE}}{}
\item \contentsline{section}{M\+E\+M\+O\+R\+Y\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+ER}{\pageref{classMEMORY__CONTROLLER}}{}
\item \contentsline{section}{Page\+Table\+Walker}{\pageref{classPageTableWalker}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Memory\+Request\+Producer}{\pageref{classMemoryRequestProducer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+A\+C\+HE}{\pageref{classCACHE}}{}
\item \contentsline{section}{Cache\+Bus}{\pageref{classCacheBus}}{}
\item \contentsline{section}{Page\+Table\+Walker}{\pageref{classPageTableWalker}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ooo\+\_\+model\+\_\+instr}{\pageref{structooo__model__instr}}{}
\item \contentsline{section}{champsim\+::operable}{\pageref{classchampsim_1_1operable}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+A\+C\+HE}{\pageref{classCACHE}}{}
\item \contentsline{section}{M\+E\+M\+O\+R\+Y\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+ER}{\pageref{classMEMORY__CONTROLLER}}{}
\item \contentsline{section}{O3\+\_\+\+C\+PU}{\pageref{classO3__CPU}}{}
\item \contentsline{section}{Page\+Table\+Walker}{\pageref{classPageTableWalker}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ord\+\_\+event\+\_\+cycle$<$ T, U $>$}{\pageref{structord__event__cycle}}{}
\item \contentsline{section}{P\+A\+C\+K\+ET}{\pageref{classPACKET}}{}
\item \contentsline{section}{Paging\+Structure\+Cache}{\pageref{classPagingStructureCache}}{}
\item \contentsline{section}{P\+A\+T\+T\+E\+R\+N\+\_\+\+T\+A\+B\+LE}{\pageref{classPATTERN__TABLE}}{}
\item \contentsline{section}{perceptron$<$ T, H\+I\+S\+T\+L\+EN, B\+I\+TS $>$}{\pageref{classperceptron}}{}
\item \contentsline{section}{perceptron\+\_\+state}{\pageref{structperceptron__state}}{}
\item \contentsline{section}{P\+F\+\_\+buffer}{\pageref{classPF__buffer}}{}
\item \contentsline{section}{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+F\+I\+L\+T\+ER}{\pageref{classPREFETCH__FILTER}}{}
\item \contentsline{section}{S\+A\+M\+P\+L\+E\+R\+\_\+class}{\pageref{classSAMPLER__class}}{}
\item \contentsline{section}{S\+I\+G\+N\+A\+T\+U\+R\+E\+\_\+\+T\+A\+B\+LE}{\pageref{classSIGNATURE__TABLE}}{}
\item \contentsline{section}{sq\+\_\+will\+\_\+forward}{\pageref{structsq__will__forward}}{}
\item \contentsline{section}{tracereader}{\pageref{classtracereader}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{cloudsuite\+\_\+tracereader}{\pageref{classcloudsuite__tracereader}}{}
\item \contentsline{section}{input\+\_\+tracereader}{\pageref{classinput__tracereader}}{}
\end{DoxyCompactList}
\item \contentsline{section}{tracker\+\_\+entry}{\pageref{structtracker__entry}}{}
\item \contentsline{section}{Virtual\+Memory}{\pageref{classVirtualMemory}}{}
\end{DoxyCompactList}
