#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 11 14:50:23 2025
# Process ID: 12820
# Current directory: /home/hieu/workspace/vhdl_pj_end
# Command line: vivado
# Log file: /home/hieu/workspace/vhdl_pj_end/vivado.log
# Journal file: /home/hieu/workspace/vhdl_pj_end/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hieu/workspace/vhdl_pj_end/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hieu/tools/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 7480.852 ; gain = 73.199 ; free physical = 4282 ; free virtual = 8216
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7604.430 ; gain = 67.832 ; free physical = 3448 ; free virtual = 7377
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7622.582 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7435
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7647.457 ; gain = 5.992 ; free physical = 3478 ; free virtual = 7408
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/MyLib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7695.480 ; gain = 6.000 ; free physical = 3486 ; free virtual = 7415
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory" to the wave window because it has 1048576 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory" to the wave window because it has 1048576 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[65535]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[5]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[4]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[3]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[2]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[1]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[0]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Index 101 out of bound 100 downto 0
Time: 630 ns  Iteration: 1  Process: /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/line__23
  File: /home/hieu/workspace/vhdl_pj_end/Memory.vhd

HDL Line: /home/hieu/workspace/vhdl_pj_end/Memory.vhd:27
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7785.523 ; gain = 62.027 ; free physical = 3448 ; free virtual = 7378
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7851.555 ; gain = 62.023 ; free physical = 3409 ; free virtual = 7339
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/Din}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_init}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7851.555 ; gain = 0.000 ; free physical = 3388 ; free virtual = 7318
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/init_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/I}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/W}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/base_output_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Isub}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
ERROR: [VRFC 10-4982] syntax error near '(' [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:149]
ERROR: [VRFC 10-4982] syntax error near '(' [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:151]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:48]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
ERROR: [VRFC 10-4982] syntax error near '(' [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:149]
ERROR: [VRFC 10-4982] syntax error near '(' [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:151]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:48]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
ERROR: [VRFC 10-435] cannot index the result of a type conversion [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:149]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:48]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8005.621 ; gain = 52.824 ; free physical = 3245 ; free virtual = 7176
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_init}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8026.641 ; gain = 0.000 ; free physical = 3250 ; free virtual = 7182
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8079.660 ; gain = 0.000 ; free physical = 3236 ; free virtual = 7168
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 8890 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 1110
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 88
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 128
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 157
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 165
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 187
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 218
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 245
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 289
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 324
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 345
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 387
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 440
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 477
Time: 9430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 531
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 578
Time: 9470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 618
Time: 9490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 681
Time: 9510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 737
Time: 9530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 785
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 850
Time: 9570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 915
Time: 9590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 980
Time: 9610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_init}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 8890 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 1110
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 88
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 128
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 157
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 165
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 187
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 218
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 245
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 289
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 324
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 345
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 387
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 440
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 477
Time: 9430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 531
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 578
Time: 9470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 618
Time: 9490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 681
Time: 9510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 737
Time: 9530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 785
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 850
Time: 9570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 915
Time: 9590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 980
Time: 9610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store_sel}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 8890 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 1110
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 88
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 128
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 157
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 165
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 187
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 218
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 245
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 289
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 324
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 345
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 387
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 440
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 477
Time: 9430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 531
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 578
Time: 9470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 618
Time: 9490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 681
Time: 9510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 737
Time: 9530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 785
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 850
Time: 9570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 915
Time: 9590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 980
Time: 9610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
log_wave {/tb_IntegralImage/uut/DATAPATH_INST/addr_store_sel} {/tb_IntegralImage/uut/DATAPATH_INST/addr_A} {/tb_IntegralImage/uut/DATAPATH_INST/addr_B} {/tb_IntegralImage/uut/DATAPATH_INST/addr_C} {/tb_IntegralImage/uut/DATAPATH_INST/addr_D} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store_sel}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_A}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_B}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_C}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_D}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 8890 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 1110
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 88
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 128
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 157
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 165
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 187
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 218
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 245
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 289
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 324
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 345
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 387
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 440
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 477
Time: 9430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 531
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 578
Time: 9470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 618
Time: 9490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 681
Time: 9510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 737
Time: 9530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 785
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 850
Time: 9570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 915
Time: 9590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 980
Time: 9610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
ERROR: [VRFC 10-2989] 'jsubmax' is not declared [/home/hieu/workspace/vhdl_pj_end/Controller.vhd:45]
ERROR: [VRFC 10-2989] 'isubmax' is not declared [/home/hieu/workspace/vhdl_pj_end/Controller.vhd:51]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Controller.vhd:18]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Controller.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/MyLib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8247.742 ; gain = 0.000 ; free physical = 3226 ; free virtual = 7159
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Wadd}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8263.750 ; gain = 7.004 ; free physical = 3161 ; free virtual = 7095
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/I}} {{/tb_IntegralImage/uut/DATAPATH_INST/J}} {{/tb_IntegralImage/uut/DATAPATH_INST/Isub}} {{/tb_IntegralImage/uut/DATAPATH_INST/Jsub}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/I}} {{/tb_IntegralImage/uut/DATAPATH_INST/J}} {{/tb_IntegralImage/uut/DATAPATH_INST/Isub}} {{/tb_IntegralImage/uut/DATAPATH_INST/Jsub}} {{/tb_IntegralImage/uut/DATAPATH_INST/A}} {{/tb_IntegralImage/uut/DATAPATH_INST/B}} {{/tb_IntegralImage/uut/DATAPATH_INST/D}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run all
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/C}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Data_store}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8297.766 ; gain = 7.992 ; free physical = 3218 ; free virtual = 7151
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 325
Time: 7310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 7330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 7350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 7370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 7390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 7410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 7430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8313.773 ; gain = 7.992 ; free physical = 3218 ; free virtual = 7152
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 260
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 325
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 260
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 325
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 260
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 325
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8361.797 ; gain = 2.992 ; free physical = 3227 ; free virtual = 7161
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 24
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3801] use <= to assign to signal 'out_value' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:137]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3801] use <= to assign to signal 'out_value' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:137]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8497.863 ; gain = 0.000 ; free physical = 3244 ; free virtual = 7178
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 325
Time: 7410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 7430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 7430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 7450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 7450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8524.879 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7181
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 325
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8524.879 ; gain = 0.000 ; free physical = 3238 ; free virtual = 7172
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 0
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8571.898 ; gain = 0.000 ; free physical = 3242 ; free virtual = 7176
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 0
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8571.898 ; gain = 0.000 ; free physical = 3242 ; free virtual = 7177
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 0
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8609.918 ; gain = 8.004 ; free physical = 3233 ; free virtual = 7168
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 325
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8625.926 ; gain = 8.000 ; free physical = 3244 ; free virtual = 7179
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8641.934 ; gain = 7.992 ; free physical = 3234 ; free virtual = 7170
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3801] use <= to assign to signal 'out_value' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:135]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8697.961 ; gain = 0.000 ; free physical = 3201 ; free virtual = 7137
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7700 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7700 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7800 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7800 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 8 us  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 8 us  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 8100 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 8100 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 8300 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 8300 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8400 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8400 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8700 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8700 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8800 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8800 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 9 us  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 9 us  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 9100 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 9100 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 9200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 9200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 9300 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 9300 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 9400 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 9400 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 9500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 9500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8705.965 ; gain = 7.992 ; free physical = 3195 ; free virtual = 7131
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/Data_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/RE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/WE}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/Dout}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-4982] syntax error near 'VARIABLE' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:125]
ERROR: [VRFC 10-2989] 'matrix_t' is not declared [/home/hieu/workspace/vhdl_pj_end/tb.vhd:125]
ERROR: [VRFC 10-2977] 'golden' is not a variable [/home/hieu/workspace/vhdl_pj_end/tb.vhd:128]
ERROR: [VRFC 10-2977] 'golden' is not a variable [/home/hieu/workspace/vhdl_pj_end/tb.vhd:131]
ERROR: [VRFC 10-2942] 'golden' is illegal in an expression [/home/hieu/workspace/vhdl_pj_end/tb.vhd:149]
ERROR: [VRFC 10-2942] 'golden' is illegal in an expression [/home/hieu/workspace/vhdl_pj_end/tb.vhd:147]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9043.117 ; gain = 0.992 ; free physical = 3116 ; free virtual = 7053
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9059.125 ; gain = 8.000 ; free physical = 3121 ; free virtual = 7059
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: Xử lý hoàn tất
Time: 590 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9062.137 ; gain = 0.000 ; free physical = 4252 ; free virtual = 7059
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 590 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 1610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 1610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 1630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 1630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 1650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 1650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 1670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 1670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 1690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 1690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 1710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 1710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 1730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 1730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 1750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 1750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 1770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 1770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 1790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 1790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 1810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 1810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 1830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 1830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 1850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 1850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 1870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 1870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 1890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 1890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 1910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 1910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 1930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 1930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 1950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 1950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 1970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 1970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 1990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 1990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 2010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 2010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 2030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 2030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 2050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 2050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 2070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 2070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 2090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 2090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 2110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 2110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 2130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 2130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 2150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 2150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 2170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 2170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 2190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 2190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 8
[Wed Jun 11 16:34:11 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 11 16:34:12 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jun 11 16:35:36 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jun 11 16:36:28 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9062.137 ; gain = 0.000 ; free physical = 2002 ; free virtual = 5339
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9062.137 ; gain = 0.000 ; free physical = 1912 ; free virtual = 5248
Restored from archive | CPU: 0.050000 secs | Memory: 0.778275 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9062.137 ; gain = 0.000 ; free physical = 1912 ; free virtual = 5248
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9119.316 ; gain = 0.000 ; free physical = 3046 ; free virtual = 6383
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 9287.988 ; gain = 225.852 ; free physical = 2961 ; free virtual = 6306
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
file mkdir /home/hieu/workspace/vhdl_pj_end/project_1/project_1.srcs/constrs_1
file mkdir /home/hieu/workspace/vhdl_pj_end/project_1/project_1.srcs/constrs_1/new
close [ open /home/hieu/workspace/vhdl_pj_end/project_1/project_1.srcs/constrs_1/new/constraint.xdc w ]
add_files -fileset constrs_1 /home/hieu/workspace/vhdl_pj_end/project_1/project_1.srcs/constrs_1/new/constraint.xdc
set_property target_constrs_file /home/hieu/workspace/vhdl_pj_end/project_1/project_1.srcs/constrs_1/new/constraint.xdc [current_fileset -constrset]
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\IntegralImage\' does not have generic 'data_width' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:34]
ERROR: [VRFC 10-3146] binding entity '\IntegralImage\' does not have generic 'addr_width' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9431.090 ; gain = 0.000 ; free physical = 2643 ; free virtual = 6090
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim/tb_IntegralImage_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim/tb_IntegralImage_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim/tb_IntegralImage_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_IntegralImage_func_impl xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_IntegralImage_func_impl xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\IntegralImage\' does not have generic 'data_width' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:34]
ERROR: [VRFC 10-3146] binding entity '\IntegralImage\' does not have generic 'addr_width' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9431.090 ; gain = 0.000 ; free physical = 2594 ; free virtual = 6044
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/MyLib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Xử lý hoàn tất
Time: 590 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9575.965 ; gain = 49.824 ; free physical = 3195 ; free virtual = 6030
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 590 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 1610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 1610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 1630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 1630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 1650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 1650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 1670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 1670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 1690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 1690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 1710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 1710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 1730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 1730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 1750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 1750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 1770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 1770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 1790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 1790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 1810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 1810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 1830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 1830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 1850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 1850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 1870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 1870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 1890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 1890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 1910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 1910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 1930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 1930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 1950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 1950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 1970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 1970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 1990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 1990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 2010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 2010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 2030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 2030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 2050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 2050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 2070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 2070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 2090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 2090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 2110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 2110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 2130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 2130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 2150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 2150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 2170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 2170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 2190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 2190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Xử lý hoàn tất
Time: 590 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9575.965 ; gain = 0.000 ; free physical = 3122 ; free virtual = 5959
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 590 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 1610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 1610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 1630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 1630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 1650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 1650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 1670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 1670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 1690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 1690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 1710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 1710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 1730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 1730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 1750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 1750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 1770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 1770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 1790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 1790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 1810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 1810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 1830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 1830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 1850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 1850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 1870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 1870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 1890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 1890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 1910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 1910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 1930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 1930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 1950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 1950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 1970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 1970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 1990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 1990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 2010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 2010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 2030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 2030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 2050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 2050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 2070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 2070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 2090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 2090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 2110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 2110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 2130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 2130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 2150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 2150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 2170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 2170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 2190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 2190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/COUNTER_I}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/COUNTER_J}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 590 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 1610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 1610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 1630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 1630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 1650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 1650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 1670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 1670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 1690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 1690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 1710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 1710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 1730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 1730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 1750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 1750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 1770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 1770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 1790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 1790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 1810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 1810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 1830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 1830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 1850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 1850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 1870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 1870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 1890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 1890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 1910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 1910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 1930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 1930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 1950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 1950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 1970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 1970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 1990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 1990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 2010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 2010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 2030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 2030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 2050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 2050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 2070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 2070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 2090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 2090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 2110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 2110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 2130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 2130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 2150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 2150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 2170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 2170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 2190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 2190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 590 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 1610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 1610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 1630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 1630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 1650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 1650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 1670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 1670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 1690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 1690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 1710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 1710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 1730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 1730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 1750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 1750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 1770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 1770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 1790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 1790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 1810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 1810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 1830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 1830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 1850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 1850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 1870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 1870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 1890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 1890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 1910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 1910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 1930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 1930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 1950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 1950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 1970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 1970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 1990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 1990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 2010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 2010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 2030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 2030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 2050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 2050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 2070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 2070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 2090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 2090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 2110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 2110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 2130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 2130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 2150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 2150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 2170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 2170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 2190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 2190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 9588.984 ; gain = 0.000 ; free physical = 3066 ; free virtual = 5904
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
reset_run synth_1
launch_runs impl_1 -jobs 8
[Wed Jun 11 17:41:32 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 11 17:41:32 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_1/project_1.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9594.023 ; gain = 0.000 ; free physical = 2603 ; free virtual = 6058
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 9594.023 ; gain = 0.000 ; free physical = 2465 ; free virtual = 5920
Restored from archive | CPU: 0.210000 secs | Memory: 0.642174 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 9594.023 ; gain = 0.000 ; free physical = 2465 ; free virtual = 5920
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 9669.055 ; gain = 80.070 ; free physical = 2506 ; free virtual = 5961
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\IntegralImage\' does not have generic 'data_width' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:34]
ERROR: [VRFC 10-3146] binding entity '\IntegralImage\' does not have generic 'addr_width' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9669.055 ; gain = 0.000 ; free physical = 2398 ; free virtual = 5883
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\IntegralImage\' does not have generic 'data_width' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:34]
ERROR: [VRFC 10-3146] binding entity '\IntegralImage\' does not have generic 'addr_width' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9669.055 ; gain = 0.000 ; free physical = 2418 ; free virtual = 5894
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/xsim.dir/tb_IntegralImage_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 11 17:47:01 2025...
run_program: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 9669.055 ; gain = 0.000 ; free physical = 2393 ; free virtual = 5887
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 9669.055 ; gain = 0.000 ; free physical = 2360 ; free virtual = 5855
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6456554 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7476554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7476554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7496554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 162
Time: 7496554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7516554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7516554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7536554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7536554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7556554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7556554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7576554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7576554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7596554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7596554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7616554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7616554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7636554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7636554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7656554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7656554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7676554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7676554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7696554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7696554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7716554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7716554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7736554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 8
Time: 7736554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7756554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 23
Time: 7756554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7776554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7776554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7796554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7796554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7816554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 23
Time: 7816554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7836554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 28
Time: 7836554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7856554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 35
Time: 7856554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7876554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 57
Time: 7876554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7896554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 88
Time: 7896554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7916554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7916554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7936554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7936554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7956554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 27
Time: 7956554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7976554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 38
Time: 7976554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7996554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 58
Time: 7996554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8016554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 100
Time: 8016554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8036554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 153
Time: 8036554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8056554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8056554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8076554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8076554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8096554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 37
Time: 8096554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8116554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 60
Time: 8116554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8136554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 99
Time: 8136554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8156554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 162
Time: 8156554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8176554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 218
Time: 8176554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8196554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8196554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8216554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8216554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8236554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 48
Time: 8236554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8256554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 89
Time: 8256554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8276554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 153
Time: 8276554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8296554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 218
Time: 8296554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 9669.055 ; gain = 0.000 ; free physical = 2376 ; free virtual = 5872
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9669.055 ; gain = 0.000 ; free physical = 2315 ; free virtual = 5811
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_1/project_1.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_1/project_1.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9736.742 ; gain = 0.000 ; free physical = 2211 ; free virtual = 5708
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_synth

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/xsim.dir/tb_IntegralImage_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 11 17:49:16 2025...
run_program: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 9835.887 ; gain = 0.000 ; free physical = 2161 ; free virtual = 5668
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_synth -key {Post-Synthesis:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB18E1.v" Line 983: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg/TChk983_5765 at time 52116 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg/TChk984_5766 at time 552116 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 9888.055 ; gain = 219.000 ; free physical = 2106 ; free virtual = 5614
run all
Note: Xử lý hoàn tất
Time: 6453001 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7473001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7473001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7493001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 162
Time: 7493001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7513001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7513001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7533001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7533001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7553001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7553001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7573001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7573001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7593001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7593001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7613001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7613001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7633001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7633001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7653001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7653001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7673001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7673001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7693001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7693001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7713001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7713001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7733001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 8
Time: 7733001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7753001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 23
Time: 7753001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7773001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7773001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7793001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7793001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7813001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 23
Time: 7813001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7833001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 28
Time: 7833001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7853001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 35
Time: 7853001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7873001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 57
Time: 7873001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7893001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 88
Time: 7893001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7913001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7913001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7933001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7933001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7953001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 27
Time: 7953001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7973001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 38
Time: 7973001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7993001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 58
Time: 7993001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8013001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 100
Time: 8013001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8033001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 153
Time: 8033001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8053001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8053001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8073001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8073001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8093001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 37
Time: 8093001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8113001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 60
Time: 8113001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8133001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 99
Time: 8133001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8153001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 162
Time: 8153001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8173001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 218
Time: 8173001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8193001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8193001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8213001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8213001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8233001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 48
Time: 8233001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8253001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 89
Time: 8253001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8273001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 153
Time: 8273001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8293001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 218
Time: 8293001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_constraints
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 9890.055 ; gain = 0.000 ; free physical = 2103 ; free virtual = 5611
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 9890.055 ; gain = 0.000 ; free physical = 2075 ; free virtual = 5583
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6456554 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7476554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7476554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7496554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 162
Time: 7496554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7516554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7516554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7536554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7536554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7556554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7556554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7576554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7576554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7596554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7596554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7616554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7616554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7636554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7636554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7656554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7656554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7676554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7676554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7696554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7696554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7716554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7716554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7736554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 8
Time: 7736554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7756554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 23
Time: 7756554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7776554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7776554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7796554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7796554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7816554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 23
Time: 7816554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7836554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 28
Time: 7836554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7856554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 35
Time: 7856554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7876554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 57
Time: 7876554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7896554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 88
Time: 7896554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7916554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7916554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7936554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7936554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7956554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 27
Time: 7956554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7976554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 38
Time: 7976554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7996554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 58
Time: 7996554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8016554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 100
Time: 8016554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8036554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 153
Time: 8036554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8056554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8056554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8076554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8076554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8096554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 37
Time: 8096554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8116554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 60
Time: 8116554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8136554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 99
Time: 8136554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8156554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 162
Time: 8156554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8176554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 218
Time: 8176554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8196554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8196554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8216554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8216554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8236554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 48
Time: 8236554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8256554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 89
Time: 8256554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8276554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 153
Time: 8276554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8296554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 218
Time: 8296554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim/tb_IntegralImage_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim/tb_IntegralImage_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim/tb_IntegralImage_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_IntegralImage_func_impl xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_IntegralImage_func_impl xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_0
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Compute
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_func_impl

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim/xsim.dir/tb_IntegralImage_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 11 17:52:32 2025...
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9894.074 ; gain = 0.000 ; free physical = 2065 ; free virtual = 5582
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_func_impl -key {Post-Implementation:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 9941.898 ; gain = 47.824 ; free physical = 2050 ; free virtual = 5568
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450100 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 181
Time: 7490100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7670100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7690100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 8
Time: 7710100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 23
Time: 7730100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 46
Time: 7750100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 5
Time: 7810100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 12
Time: 7830100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 34
Time: 7850100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 65
Time: 7870100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 92
Time: 7890100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 11
Time: 7950100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 31
Time: 7970100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 73
Time: 7990100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 126
Time: 8010100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 163
Time: 8030100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 23
Time: 8090100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 62
Time: 8110100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 125
Time: 8130100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 181
Time: 8150100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 229
Time: 8170100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 41
Time: 8230100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 105
Time: 8250100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 170
Time: 8270100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 235
Time: 8290100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450100 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 181
Time: 7490100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7670100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7690100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 8
Time: 7710100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 23
Time: 7730100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 46
Time: 7750100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 5
Time: 7810100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 12
Time: 7830100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 34
Time: 7850100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 65
Time: 7870100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 92
Time: 7890100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 11
Time: 7950100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 31
Time: 7970100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 73
Time: 7990100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 126
Time: 8010100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 163
Time: 8030100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 23
Time: 8090100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 62
Time: 8110100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 125
Time: 8130100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 181
Time: 8150100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 229
Time: 8170100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 41
Time: 8230100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 105
Time: 8250100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 170
Time: 8270100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 235
Time: 8290100 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_IntegralImage/Start}} 
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 9941.898 ; gain = 0.000 ; free physical = 2058 ; free virtual = 5588
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 9941.898 ; gain = 0.000 ; free physical = 2027 ; free virtual = 5557
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6456554 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7476554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7476554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7496554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 162
Time: 7496554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7516554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7516554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7536554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7536554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7556554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7556554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7576554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7576554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7596554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7596554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7616554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7616554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7636554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7636554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7656554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7656554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7676554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7676554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7696554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7696554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7716554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7716554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7736554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 8
Time: 7736554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7756554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 23
Time: 7756554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7776554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7776554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7796554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7796554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7816554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 23
Time: 7816554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7836554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 28
Time: 7836554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7856554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 35
Time: 7856554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7876554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 57
Time: 7876554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7896554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 88
Time: 7896554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7916554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7916554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7936554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7936554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7956554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 27
Time: 7956554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7976554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 38
Time: 7976554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7996554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 58
Time: 7996554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8016554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 100
Time: 8016554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8036554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 153
Time: 8036554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8056554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8056554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8076554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8076554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8096554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 37
Time: 8096554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8116554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 60
Time: 8116554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8136554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 99
Time: 8136554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8156554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 162
Time: 8156554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8176554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 218
Time: 8176554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8196554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8196554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8216554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8216554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8236554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 48
Time: 8236554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8256554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 89
Time: 8256554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8276554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 153
Time: 8276554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8296554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 218
Time: 8296554 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 9941.898 ; gain = 0.000 ; free physical = 2040 ; free virtual = 5571
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10092.742 ; gain = 0.000 ; free physical = 2095 ; free virtual = 5626
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_1/project_1.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_1/project_1.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10092.742 ; gain = 0.000 ; free physical = 2026 ; free virtual = 5557
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_synth
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 10092.742 ; gain = 0.000 ; free physical = 2004 ; free virtual = 5535
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_synth -key {Post-Synthesis:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB18E1.v" Line 983: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg/TChk983_5765 at time 52116 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg/TChk984_5766 at time 552116 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 10092.742 ; gain = 0.000 ; free physical = 1993 ; free virtual = 5524
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB18E1.v" Line 983: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg/TChk983_5765 at time 52116 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg/TChk984_5766 at time 552116 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
Note: Xử lý hoàn tất
Time: 6453001 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7473001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7473001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7493001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 162
Time: 7493001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7513001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7513001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7533001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7533001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7553001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7553001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7573001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7573001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7593001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7593001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7613001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7613001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7633001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7633001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7653001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7653001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7673001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7673001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7693001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7693001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7713001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7713001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7733001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 8
Time: 7733001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7753001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 23
Time: 7753001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7773001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7773001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7793001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7793001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7813001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 23
Time: 7813001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7833001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 28
Time: 7833001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7853001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 35
Time: 7853001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7873001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 57
Time: 7873001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7893001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 88
Time: 7893001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7913001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7913001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7933001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7933001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7953001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 27
Time: 7953001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7973001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 38
Time: 7973001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7993001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 58
Time: 7993001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8013001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 100
Time: 8013001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8033001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 153
Time: 8033001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8053001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8053001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8073001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8073001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8093001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 37
Time: 8093001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8113001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 60
Time: 8113001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8133001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 99
Time: 8133001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8153001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 162
Time: 8153001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8173001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 218
Time: 8173001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8193001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8193001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8213001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8213001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8233001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 48
Time: 8233001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8253001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 89
Time: 8253001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8273001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 153
Time: 8273001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8293001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 218
Time: 8293001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_synth
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 10097.680 ; gain = 0.000 ; free physical = 1953 ; free virtual = 5484
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_synth -key {Post-Synthesis:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB18E1.v" Line 983: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg/TChk983_5765 at time 52116 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg/TChk984_5766 at time 552116 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 10099.648 ; gain = 1.969 ; free physical = 1941 ; free virtual = 5472
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB18E1.v" Line 983: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg/TChk983_5765 at time 52116 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg/TChk984_5766 at time 552116 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
Note: Xử lý hoàn tất
Time: 6453001 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7473001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7473001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7493001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 162
Time: 7493001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7513001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7513001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7533001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7533001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7553001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7553001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7573001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7573001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7593001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7593001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7613001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7613001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7633001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7633001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7653001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7653001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7673001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7673001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7693001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7693001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7713001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7713001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7733001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 8
Time: 7733001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7753001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 23
Time: 7753001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7773001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7773001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7793001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7793001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7813001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 23
Time: 7813001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7833001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 28
Time: 7833001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7853001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 35
Time: 7853001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7873001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 57
Time: 7873001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7893001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 88
Time: 7893001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7913001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7913001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7933001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7933001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7953001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 27
Time: 7953001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7973001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 38
Time: 7973001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7993001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 58
Time: 7993001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8013001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 100
Time: 8013001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8033001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 153
Time: 8033001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8053001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8053001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8073001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8073001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8093001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 37
Time: 8093001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8113001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 60
Time: 8113001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8133001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 99
Time: 8133001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8153001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 162
Time: 8153001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8173001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 218
Time: 8173001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8193001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8193001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8213001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8213001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8233001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 48
Time: 8233001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8253001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 89
Time: 8253001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8273001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 153
Time: 8273001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8293001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 218
Time: 8293001 ps  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 1929 ; free virtual = 5461
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project project_2 /home/hieu/workspace/vhdl_pj_end/project_2 -part xczu7ev-ffvc1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hieu/tools/Vivado/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 3525 ; free virtual = 7081
set_property board_part xilinx.com:zcu106:part0:2.6 [current_project]
add_files -norecurse {/home/hieu/workspace/vhdl_pj_end/Regn.vhd /home/hieu/workspace/vhdl_pj_end/Compute.vhd /home/hieu/workspace/vhdl_pj_end/Datapath.vhd /home/hieu/workspace/vhdl_pj_end/MyLib.vhd /home/hieu/workspace/vhdl_pj_end/Controller.vhd /home/hieu/workspace/vhdl_pj_end/Counter.vhd {/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd} /home/hieu/workspace/vhdl_pj_end/Memory.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/hieu/workspace/vhdl_pj_end/tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property simulator_language VHDL [current_project]
launch_runs impl_1 -jobs 8
[Wed Jun 11 18:01:19 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_2/project_2.runs/synth_1/runme.log
[Wed Jun 11 18:01:19 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_2/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 2923 ; free virtual = 6217
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 2832 ; free virtual = 6126
Restored from archive | CPU: 0.080000 secs | Memory: 0.855957 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 2832 ; free virtual = 6126
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 2467 ; free virtual = 5761
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 55 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 2345 ; free virtual = 5658
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
file mkdir /home/hieu/workspace/vhdl_pj_end/project_2/project_2.srcs/constrs_1
file mkdir /home/hieu/workspace/vhdl_pj_end/project_2/project_2.srcs/constrs_1/new
close [ open /home/hieu/workspace/vhdl_pj_end/project_2/project_2.srcs/constrs_1/new/cos.xdc w ]
add_files -fileset constrs_1 /home/hieu/workspace/vhdl_pj_end/project_2/project_2.srcs/constrs_1/new/cos.xdc
set_property target_constrs_file /home/hieu/workspace/vhdl_pj_end/project_2/project_2.srcs/constrs_1/new/cos.xdc [current_fileset -constrset]
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Compute.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compute'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/MyLib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Regn'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/tb_IntegralImage_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 11 18:05:45 2025...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 1389 ; free virtual = 4694
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 1355 ; free virtual = 4662
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 32250 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 36750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 36750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 37050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 37050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 37350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 37350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 37650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 37650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 37950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 37950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 38250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 38250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 38550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 38550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 38850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 38850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 39150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 39150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 39450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 39450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 39750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 39750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 40050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 40050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 40350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 40350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 40650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 40650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 40950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 40950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 41250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 41250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 41550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 41550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 41850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 41850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 42150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 42150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 42450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 42450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 42750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 42750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 43050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 43050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 43350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 43350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 43650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 43650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 43950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 43950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 44250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 44250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 44550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 44550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 44850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 44850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 1279 ; free virtual = 4685
run all
run: Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 720 ; free virtual = 4661
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 1308 ; free virtual = 4614
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 8450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 8510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 8570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 8630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 8870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 8930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 8990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 9050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 907 ; free virtual = 4641
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 1364 ; free virtual = 4671
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 8450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 8510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 8570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 8630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 8870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 8930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 8990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 9050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 8450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 8510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 8570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 8630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 8870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 8930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 8990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 9050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 12}
Untitled 12
log_wave {/tb_IntegralImage/uut/CONTROLLER_INST/STATE} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 8450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 8510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 8570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 8630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 8870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 8930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 8990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 9050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 1343 ; free virtual = 4651
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 1317 ; free virtual = 4625
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4502
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_2/project_2.srcs/constrs_1/new/cos.xdc]
Finished Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_2/project_2.srcs/constrs_1/new/cos.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 1018 ; free virtual = 4409
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 55 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 840 ; free virtual = 4230
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD145
INFO: [VRFC 10-311] analyzing module IBUF_HD146
INFO: [VRFC 10-311] analyzing module IBUF_HD147
INFO: [VRFC 10-311] analyzing module IBUF_HD148
INFO: [VRFC 10-311] analyzing module IBUF_HD149
INFO: [VRFC 10-311] analyzing module IBUF_HD150
INFO: [VRFC 10-311] analyzing module IBUF_HD151
INFO: [VRFC 10-311] analyzing module IBUF_HD152
INFO: [VRFC 10-311] analyzing module IBUF_HD153
INFO: [VRFC 10-311] analyzing module IBUF_HD154
INFO: [VRFC 10-311] analyzing module IBUF_HD155
INFO: [VRFC 10-311] analyzing module IBUF_HD156
INFO: [VRFC 10-311] analyzing module IBUF_HD157
INFO: [VRFC 10-311] analyzing module IBUF_HD158
INFO: [VRFC 10-311] analyzing module IBUF_HD159
INFO: [VRFC 10-311] analyzing module IBUF_HD160
INFO: [VRFC 10-311] analyzing module IBUF_HD161
INFO: [VRFC 10-311] analyzing module IBUF_HD162
INFO: [VRFC 10-311] analyzing module IBUF_HD163
INFO: [VRFC 10-311] analyzing module IBUF_HD164
INFO: [VRFC 10-311] analyzing module IBUF_HD165
INFO: [VRFC 10-311] analyzing module IBUF_HD166
INFO: [VRFC 10-311] analyzing module IBUF_HD167
INFO: [VRFC 10-311] analyzing module IBUF_HD168
INFO: [VRFC 10-311] analyzing module IBUF_HD169
INFO: [VRFC 10-311] analyzing module IBUF_HD170
INFO: [VRFC 10-311] analyzing module IBUF_HD171
INFO: [VRFC 10-311] analyzing module IBUF_HD172
INFO: [VRFC 10-311] analyzing module IBUF_HD173
INFO: [VRFC 10-311] analyzing module IBUF_HD174
INFO: [VRFC 10-311] analyzing module IBUF_HD175
INFO: [VRFC 10-311] analyzing module IBUF_HD176
INFO: [VRFC 10-311] analyzing module IBUF_HD177
INFO: [VRFC 10-311] analyzing module IBUF_HD178
INFO: [VRFC 10-311] analyzing module IBUF_HD179
INFO: [VRFC 10-311] analyzing module IBUF_HD180
INFO: [VRFC 10-311] analyzing module IBUF_HD181
INFO: [VRFC 10-311] analyzing module IBUF_HD182
INFO: [VRFC 10-311] analyzing module IBUF_HD183
INFO: [VRFC 10-311] analyzing module IBUF_HD184
INFO: [VRFC 10-311] analyzing module IBUF_HD185
INFO: [VRFC 10-311] analyzing module IBUF_HD186
INFO: [VRFC 10-311] analyzing module IBUF_HD187
INFO: [VRFC 10-311] analyzing module IBUF_HD188
INFO: [VRFC 10-311] analyzing module IBUF_HD189
INFO: [VRFC 10-311] analyzing module IBUF_HD190
INFO: [VRFC 10-311] analyzing module IBUF_HD191
INFO: [VRFC 10-311] analyzing module IBUF_HD192
INFO: [VRFC 10-311] analyzing module IBUF_HD193
INFO: [VRFC 10-311] analyzing module IBUF_HD194
INFO: [VRFC 10-311] analyzing module IBUF_HD195
INFO: [VRFC 10-311] analyzing module IBUF_HD196
INFO: [VRFC 10-311] analyzing module IBUF_HD197
INFO: [VRFC 10-311] analyzing module IBUF_HD198
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD100
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD101
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD102
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD103
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD104
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD105
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD106
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD107
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD108
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD109
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD110
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD111
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD112
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD113
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD114
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD115
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD116
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD117
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD118
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD119
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD120
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD121
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD122
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD123
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD124
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD125
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD126
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD127
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD128
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD129
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD130
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD131
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD132
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD133
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD134
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD135
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD136
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD137
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD138
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD139
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD140
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD141
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD142
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD143
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD144
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD100
Compiling module xil_defaultlib.RAM128X1S_HD101
Compiling module xil_defaultlib.RAM128X1S_HD102
Compiling module xil_defaultlib.RAM128X1S_HD103
Compiling module xil_defaultlib.RAM128X1S_HD104
Compiling module xil_defaultlib.RAM128X1S_HD105
Compiling module xil_defaultlib.RAM128X1S_HD106
Compiling module xil_defaultlib.RAM128X1S_HD107
Compiling module xil_defaultlib.RAM128X1S_HD108
Compiling module xil_defaultlib.RAM128X1S_HD109
Compiling module xil_defaultlib.RAM128X1S_HD110
Compiling module xil_defaultlib.RAM128X1S_HD111
Compiling module xil_defaultlib.RAM128X1S_HD112
Compiling module xil_defaultlib.RAM128X1S_HD113
Compiling module xil_defaultlib.RAM128X1S_HD114
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD115
Compiling module xil_defaultlib.RAM32X1S_HD116
Compiling module xil_defaultlib.RAM32X1S_HD117
Compiling module xil_defaultlib.RAM32X1S_HD118
Compiling module xil_defaultlib.RAM32X1S_HD119
Compiling module xil_defaultlib.RAM32X1S_HD120
Compiling module xil_defaultlib.RAM32X1S_HD121
Compiling module xil_defaultlib.RAM32X1S_HD122
Compiling module xil_defaultlib.RAM32X1S_HD123
Compiling module xil_defaultlib.RAM32X1S_HD124
Compiling module xil_defaultlib.RAM32X1S_HD125
Compiling module xil_defaultlib.RAM32X1S_HD126
Compiling module xil_defaultlib.RAM32X1S_HD127
Compiling module xil_defaultlib.RAM32X1S_HD128
Compiling module xil_defaultlib.RAM32X1S_HD129
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD130
Compiling module xil_defaultlib.RAM64X1S_HD131
Compiling module xil_defaultlib.RAM64X1S_HD132
Compiling module xil_defaultlib.RAM64X1S_HD133
Compiling module xil_defaultlib.RAM64X1S_HD134
Compiling module xil_defaultlib.RAM64X1S_HD135
Compiling module xil_defaultlib.RAM64X1S_HD136
Compiling module xil_defaultlib.RAM64X1S_HD137
Compiling module xil_defaultlib.RAM64X1S_HD138
Compiling module xil_defaultlib.RAM64X1S_HD139
Compiling module xil_defaultlib.RAM64X1S_HD140
Compiling module xil_defaultlib.RAM64X1S_HD141
Compiling module xil_defaultlib.RAM64X1S_HD142
Compiling module xil_defaultlib.RAM64X1S_HD143
Compiling module xil_defaultlib.RAM64X1S_HD144
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD145
Compiling module xil_defaultlib.IBUF_HD146
Compiling module xil_defaultlib.IBUF_HD147
Compiling module xil_defaultlib.IBUF_HD148
Compiling module xil_defaultlib.IBUF_HD149
Compiling module xil_defaultlib.IBUF_HD150
Compiling module xil_defaultlib.IBUF_HD151
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD152
Compiling module xil_defaultlib.IBUF_HD153
Compiling module xil_defaultlib.IBUF_HD154
Compiling module xil_defaultlib.IBUF_HD155
Compiling module xil_defaultlib.IBUF_HD156
Compiling module xil_defaultlib.IBUF_HD157
Compiling module xil_defaultlib.IBUF_HD158
Compiling module xil_defaultlib.IBUF_HD159
Compiling module xil_defaultlib.IBUF_HD160
Compiling module xil_defaultlib.IBUF_HD161
Compiling module xil_defaultlib.IBUF_HD162
Compiling module xil_defaultlib.IBUF_HD163
Compiling module xil_defaultlib.IBUF_HD164
Compiling module xil_defaultlib.IBUF_HD165
Compiling module xil_defaultlib.IBUF_HD166
Compiling module xil_defaultlib.IBUF_HD167
Compiling module xil_defaultlib.IBUF_HD168
Compiling module xil_defaultlib.IBUF_HD169
Compiling module xil_defaultlib.IBUF_HD170
Compiling module xil_defaultlib.IBUF_HD171
Compiling module xil_defaultlib.IBUF_HD172
Compiling module xil_defaultlib.IBUF_HD173
Compiling module xil_defaultlib.IBUF_HD174
Compiling module xil_defaultlib.IBUF_HD175
Compiling module xil_defaultlib.IBUF_HD176
Compiling module xil_defaultlib.IBUF_HD177
Compiling module xil_defaultlib.IBUF_HD178
Compiling module xil_defaultlib.IBUF_HD179
Compiling module xil_defaultlib.IBUF_HD180
Compiling module xil_defaultlib.IBUF_HD181
Compiling module xil_defaultlib.IBUF_HD182
Compiling module xil_defaultlib.IBUF_HD183
Compiling module xil_defaultlib.IBUF_HD184
Compiling module xil_defaultlib.IBUF_HD185
Compiling module xil_defaultlib.IBUF_HD186
Compiling module xil_defaultlib.IBUF_HD187
Compiling module xil_defaultlib.IBUF_HD188
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD189
Compiling module xil_defaultlib.IBUF_HD190
Compiling module xil_defaultlib.IBUF_HD191
Compiling module xil_defaultlib.IBUF_HD192
Compiling module xil_defaultlib.IBUF_HD193
Compiling module xil_defaultlib.IBUF_HD194
Compiling module xil_defaultlib.IBUF_HD195
Compiling module xil_defaultlib.IBUF_HD196
Compiling module xil_defaultlib.IBUF_HD197
Compiling module xil_defaultlib.IBUF_HD198
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_synth

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/xsim.dir/tb_IntegralImage_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 11 18:12:57 2025...
run_program: Time (s): cpu = 00:00:59 ; elapsed = 00:00:16 . Memory (MB): peak = 10099.648 ; gain = 0.000 ; free physical = 804 ; free virtual = 4231
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_synth -key {Post-Synthesis:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:20 ; elapsed = 00:00:31 . Memory (MB): peak = 10109.824 ; gain = 10.176 ; free physical = 781 ; free virtual = 4209
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6514293 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7470 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 7470 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 7510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 7590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 7630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 7750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 7830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 7870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module IBUF_HD95
INFO: [VRFC 10-311] analyzing module IBUF_HD96
INFO: [VRFC 10-311] analyzing module IBUF_HD97
INFO: [VRFC 10-311] analyzing module IBUF_HD98
INFO: [VRFC 10-311] analyzing module IBUF_HD99
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD45
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD1
Compiling module xil_defaultlib.RAM128X1S_HD2
Compiling module xil_defaultlib.RAM128X1S_HD3
Compiling module xil_defaultlib.RAM128X1S_HD4
Compiling module xil_defaultlib.RAM128X1S_HD5
Compiling module xil_defaultlib.RAM128X1S_HD6
Compiling module xil_defaultlib.RAM128X1S_HD7
Compiling module xil_defaultlib.RAM128X1S_HD8
Compiling module xil_defaultlib.RAM128X1S_HD9
Compiling module xil_defaultlib.RAM128X1S_HD10
Compiling module xil_defaultlib.RAM128X1S_HD11
Compiling module xil_defaultlib.RAM128X1S_HD12
Compiling module xil_defaultlib.RAM128X1S_HD13
Compiling module xil_defaultlib.RAM128X1S_HD14
Compiling module xil_defaultlib.RAM128X1S_HD15
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD16
Compiling module xil_defaultlib.RAM32X1S_HD17
Compiling module xil_defaultlib.RAM32X1S_HD18
Compiling module xil_defaultlib.RAM32X1S_HD19
Compiling module xil_defaultlib.RAM32X1S_HD20
Compiling module xil_defaultlib.RAM32X1S_HD21
Compiling module xil_defaultlib.RAM32X1S_HD22
Compiling module xil_defaultlib.RAM32X1S_HD23
Compiling module xil_defaultlib.RAM32X1S_HD24
Compiling module xil_defaultlib.RAM32X1S_HD25
Compiling module xil_defaultlib.RAM32X1S_HD26
Compiling module xil_defaultlib.RAM32X1S_HD27
Compiling module xil_defaultlib.RAM32X1S_HD28
Compiling module xil_defaultlib.RAM32X1S_HD29
Compiling module xil_defaultlib.RAM32X1S_HD30
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD31
Compiling module xil_defaultlib.RAM64X1S_HD32
Compiling module xil_defaultlib.RAM64X1S_HD33
Compiling module xil_defaultlib.RAM64X1S_HD34
Compiling module xil_defaultlib.RAM64X1S_HD35
Compiling module xil_defaultlib.RAM64X1S_HD36
Compiling module xil_defaultlib.RAM64X1S_HD37
Compiling module xil_defaultlib.RAM64X1S_HD38
Compiling module xil_defaultlib.RAM64X1S_HD39
Compiling module xil_defaultlib.RAM64X1S_HD40
Compiling module xil_defaultlib.RAM64X1S_HD41
Compiling module xil_defaultlib.RAM64X1S_HD42
Compiling module xil_defaultlib.RAM64X1S_HD43
Compiling module xil_defaultlib.RAM64X1S_HD44
Compiling module xil_defaultlib.RAM64X1S_HD45
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.IBUF_HD51
Compiling module xil_defaultlib.IBUF_HD52
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD53
Compiling module xil_defaultlib.IBUF_HD54
Compiling module xil_defaultlib.IBUF_HD55
Compiling module xil_defaultlib.IBUF_HD56
Compiling module xil_defaultlib.IBUF_HD57
Compiling module xil_defaultlib.IBUF_HD58
Compiling module xil_defaultlib.IBUF_HD59
Compiling module xil_defaultlib.IBUF_HD60
Compiling module xil_defaultlib.IBUF_HD61
Compiling module xil_defaultlib.IBUF_HD62
Compiling module xil_defaultlib.IBUF_HD63
Compiling module xil_defaultlib.IBUF_HD64
Compiling module xil_defaultlib.IBUF_HD65
Compiling module xil_defaultlib.IBUF_HD66
Compiling module xil_defaultlib.IBUF_HD67
Compiling module xil_defaultlib.IBUF_HD68
Compiling module xil_defaultlib.IBUF_HD69
Compiling module xil_defaultlib.IBUF_HD70
Compiling module xil_defaultlib.IBUF_HD71
Compiling module xil_defaultlib.IBUF_HD72
Compiling module xil_defaultlib.IBUF_HD73
Compiling module xil_defaultlib.IBUF_HD74
Compiling module xil_defaultlib.IBUF_HD75
Compiling module xil_defaultlib.IBUF_HD76
Compiling module xil_defaultlib.IBUF_HD77
Compiling module xil_defaultlib.IBUF_HD78
Compiling module xil_defaultlib.IBUF_HD79
Compiling module xil_defaultlib.IBUF_HD80
Compiling module xil_defaultlib.IBUF_HD81
Compiling module xil_defaultlib.IBUF_HD82
Compiling module xil_defaultlib.IBUF_HD83
Compiling module xil_defaultlib.IBUF_HD84
Compiling module xil_defaultlib.IBUF_HD85
Compiling module xil_defaultlib.IBUF_HD86
Compiling module xil_defaultlib.IBUF_HD87
Compiling module xil_defaultlib.IBUF_HD88
Compiling module xil_defaultlib.IBUF_HD89
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD90
Compiling module xil_defaultlib.IBUF_HD91
Compiling module xil_defaultlib.IBUF_HD92
Compiling module xil_defaultlib.IBUF_HD93
Compiling module xil_defaultlib.IBUF_HD94
Compiling module xil_defaultlib.IBUF_HD95
Compiling module xil_defaultlib.IBUF_HD96
Compiling module xil_defaultlib.IBUF_HD97
Compiling module xil_defaultlib.IBUF_HD98
Compiling module xil_defaultlib.IBUF_HD99
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/xsim.dir/tb_IntegralImage_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 11 18:13:50 2025...
run_program: Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 10116.125 ; gain = 0.000 ; free physical = 758 ; free virtual = 4200
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 10163.598 ; gain = 47.473 ; free physical = 725 ; free virtual = 4167
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
Note: Xử lý hoàn tất
Time: 6533297 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module IBUF_HD95
INFO: [VRFC 10-311] analyzing module IBUF_HD96
INFO: [VRFC 10-311] analyzing module IBUF_HD97
INFO: [VRFC 10-311] analyzing module IBUF_HD98
INFO: [VRFC 10-311] analyzing module IBUF_HD99
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD45
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD1
Compiling module xil_defaultlib.RAM128X1S_HD2
Compiling module xil_defaultlib.RAM128X1S_HD3
Compiling module xil_defaultlib.RAM128X1S_HD4
Compiling module xil_defaultlib.RAM128X1S_HD5
Compiling module xil_defaultlib.RAM128X1S_HD6
Compiling module xil_defaultlib.RAM128X1S_HD7
Compiling module xil_defaultlib.RAM128X1S_HD8
Compiling module xil_defaultlib.RAM128X1S_HD9
Compiling module xil_defaultlib.RAM128X1S_HD10
Compiling module xil_defaultlib.RAM128X1S_HD11
Compiling module xil_defaultlib.RAM128X1S_HD12
Compiling module xil_defaultlib.RAM128X1S_HD13
Compiling module xil_defaultlib.RAM128X1S_HD14
Compiling module xil_defaultlib.RAM128X1S_HD15
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD16
Compiling module xil_defaultlib.RAM32X1S_HD17
Compiling module xil_defaultlib.RAM32X1S_HD18
Compiling module xil_defaultlib.RAM32X1S_HD19
Compiling module xil_defaultlib.RAM32X1S_HD20
Compiling module xil_defaultlib.RAM32X1S_HD21
Compiling module xil_defaultlib.RAM32X1S_HD22
Compiling module xil_defaultlib.RAM32X1S_HD23
Compiling module xil_defaultlib.RAM32X1S_HD24
Compiling module xil_defaultlib.RAM32X1S_HD25
Compiling module xil_defaultlib.RAM32X1S_HD26
Compiling module xil_defaultlib.RAM32X1S_HD27
Compiling module xil_defaultlib.RAM32X1S_HD28
Compiling module xil_defaultlib.RAM32X1S_HD29
Compiling module xil_defaultlib.RAM32X1S_HD30
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD31
Compiling module xil_defaultlib.RAM64X1S_HD32
Compiling module xil_defaultlib.RAM64X1S_HD33
Compiling module xil_defaultlib.RAM64X1S_HD34
Compiling module xil_defaultlib.RAM64X1S_HD35
Compiling module xil_defaultlib.RAM64X1S_HD36
Compiling module xil_defaultlib.RAM64X1S_HD37
Compiling module xil_defaultlib.RAM64X1S_HD38
Compiling module xil_defaultlib.RAM64X1S_HD39
Compiling module xil_defaultlib.RAM64X1S_HD40
Compiling module xil_defaultlib.RAM64X1S_HD41
Compiling module xil_defaultlib.RAM64X1S_HD42
Compiling module xil_defaultlib.RAM64X1S_HD43
Compiling module xil_defaultlib.RAM64X1S_HD44
Compiling module xil_defaultlib.RAM64X1S_HD45
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.IBUF_HD51
Compiling module xil_defaultlib.IBUF_HD52
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD53
Compiling module xil_defaultlib.IBUF_HD54
Compiling module xil_defaultlib.IBUF_HD55
Compiling module xil_defaultlib.IBUF_HD56
Compiling module xil_defaultlib.IBUF_HD57
Compiling module xil_defaultlib.IBUF_HD58
Compiling module xil_defaultlib.IBUF_HD59
Compiling module xil_defaultlib.IBUF_HD60
Compiling module xil_defaultlib.IBUF_HD61
Compiling module xil_defaultlib.IBUF_HD62
Compiling module xil_defaultlib.IBUF_HD63
Compiling module xil_defaultlib.IBUF_HD64
Compiling module xil_defaultlib.IBUF_HD65
Compiling module xil_defaultlib.IBUF_HD66
Compiling module xil_defaultlib.IBUF_HD67
Compiling module xil_defaultlib.IBUF_HD68
Compiling module xil_defaultlib.IBUF_HD69
Compiling module xil_defaultlib.IBUF_HD70
Compiling module xil_defaultlib.IBUF_HD71
Compiling module xil_defaultlib.IBUF_HD72
Compiling module xil_defaultlib.IBUF_HD73
Compiling module xil_defaultlib.IBUF_HD74
Compiling module xil_defaultlib.IBUF_HD75
Compiling module xil_defaultlib.IBUF_HD76
Compiling module xil_defaultlib.IBUF_HD77
Compiling module xil_defaultlib.IBUF_HD78
Compiling module xil_defaultlib.IBUF_HD79
Compiling module xil_defaultlib.IBUF_HD80
Compiling module xil_defaultlib.IBUF_HD81
Compiling module xil_defaultlib.IBUF_HD82
Compiling module xil_defaultlib.IBUF_HD83
Compiling module xil_defaultlib.IBUF_HD84
Compiling module xil_defaultlib.IBUF_HD85
Compiling module xil_defaultlib.IBUF_HD86
Compiling module xil_defaultlib.IBUF_HD87
Compiling module xil_defaultlib.IBUF_HD88
Compiling module xil_defaultlib.IBUF_HD89
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD90
Compiling module xil_defaultlib.IBUF_HD91
Compiling module xil_defaultlib.IBUF_HD92
Compiling module xil_defaultlib.IBUF_HD93
Compiling module xil_defaultlib.IBUF_HD94
Compiling module xil_defaultlib.IBUF_HD95
Compiling module xil_defaultlib.IBUF_HD96
Compiling module xil_defaultlib.IBUF_HD97
Compiling module xil_defaultlib.IBUF_HD98
Compiling module xil_defaultlib.IBUF_HD99
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 10171.613 ; gain = 0.000 ; free physical = 686 ; free virtual = 4128
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 10171.613 ; gain = 0.000 ; free physical = 686 ; free virtual = 4128
Time resolution is 1 ps
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
relaunch_sim: Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 10171.613 ; gain = 0.000 ; free physical = 677 ; free virtual = 4119
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
Note: Xử lý hoàn tất
Time: 6533297 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module IBUF_HD95
INFO: [VRFC 10-311] analyzing module IBUF_HD96
INFO: [VRFC 10-311] analyzing module IBUF_HD97
INFO: [VRFC 10-311] analyzing module IBUF_HD98
INFO: [VRFC 10-311] analyzing module IBUF_HD99
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD45
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD1
Compiling module xil_defaultlib.RAM128X1S_HD2
Compiling module xil_defaultlib.RAM128X1S_HD3
Compiling module xil_defaultlib.RAM128X1S_HD4
Compiling module xil_defaultlib.RAM128X1S_HD5
Compiling module xil_defaultlib.RAM128X1S_HD6
Compiling module xil_defaultlib.RAM128X1S_HD7
Compiling module xil_defaultlib.RAM128X1S_HD8
Compiling module xil_defaultlib.RAM128X1S_HD9
Compiling module xil_defaultlib.RAM128X1S_HD10
Compiling module xil_defaultlib.RAM128X1S_HD11
Compiling module xil_defaultlib.RAM128X1S_HD12
Compiling module xil_defaultlib.RAM128X1S_HD13
Compiling module xil_defaultlib.RAM128X1S_HD14
Compiling module xil_defaultlib.RAM128X1S_HD15
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD16
Compiling module xil_defaultlib.RAM32X1S_HD17
Compiling module xil_defaultlib.RAM32X1S_HD18
Compiling module xil_defaultlib.RAM32X1S_HD19
Compiling module xil_defaultlib.RAM32X1S_HD20
Compiling module xil_defaultlib.RAM32X1S_HD21
Compiling module xil_defaultlib.RAM32X1S_HD22
Compiling module xil_defaultlib.RAM32X1S_HD23
Compiling module xil_defaultlib.RAM32X1S_HD24
Compiling module xil_defaultlib.RAM32X1S_HD25
Compiling module xil_defaultlib.RAM32X1S_HD26
Compiling module xil_defaultlib.RAM32X1S_HD27
Compiling module xil_defaultlib.RAM32X1S_HD28
Compiling module xil_defaultlib.RAM32X1S_HD29
Compiling module xil_defaultlib.RAM32X1S_HD30
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD31
Compiling module xil_defaultlib.RAM64X1S_HD32
Compiling module xil_defaultlib.RAM64X1S_HD33
Compiling module xil_defaultlib.RAM64X1S_HD34
Compiling module xil_defaultlib.RAM64X1S_HD35
Compiling module xil_defaultlib.RAM64X1S_HD36
Compiling module xil_defaultlib.RAM64X1S_HD37
Compiling module xil_defaultlib.RAM64X1S_HD38
Compiling module xil_defaultlib.RAM64X1S_HD39
Compiling module xil_defaultlib.RAM64X1S_HD40
Compiling module xil_defaultlib.RAM64X1S_HD41
Compiling module xil_defaultlib.RAM64X1S_HD42
Compiling module xil_defaultlib.RAM64X1S_HD43
Compiling module xil_defaultlib.RAM64X1S_HD44
Compiling module xil_defaultlib.RAM64X1S_HD45
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.IBUF_HD51
Compiling module xil_defaultlib.IBUF_HD52
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD53
Compiling module xil_defaultlib.IBUF_HD54
Compiling module xil_defaultlib.IBUF_HD55
Compiling module xil_defaultlib.IBUF_HD56
Compiling module xil_defaultlib.IBUF_HD57
Compiling module xil_defaultlib.IBUF_HD58
Compiling module xil_defaultlib.IBUF_HD59
Compiling module xil_defaultlib.IBUF_HD60
Compiling module xil_defaultlib.IBUF_HD61
Compiling module xil_defaultlib.IBUF_HD62
Compiling module xil_defaultlib.IBUF_HD63
Compiling module xil_defaultlib.IBUF_HD64
Compiling module xil_defaultlib.IBUF_HD65
Compiling module xil_defaultlib.IBUF_HD66
Compiling module xil_defaultlib.IBUF_HD67
Compiling module xil_defaultlib.IBUF_HD68
Compiling module xil_defaultlib.IBUF_HD69
Compiling module xil_defaultlib.IBUF_HD70
Compiling module xil_defaultlib.IBUF_HD71
Compiling module xil_defaultlib.IBUF_HD72
Compiling module xil_defaultlib.IBUF_HD73
Compiling module xil_defaultlib.IBUF_HD74
Compiling module xil_defaultlib.IBUF_HD75
Compiling module xil_defaultlib.IBUF_HD76
Compiling module xil_defaultlib.IBUF_HD77
Compiling module xil_defaultlib.IBUF_HD78
Compiling module xil_defaultlib.IBUF_HD79
Compiling module xil_defaultlib.IBUF_HD80
Compiling module xil_defaultlib.IBUF_HD81
Compiling module xil_defaultlib.IBUF_HD82
Compiling module xil_defaultlib.IBUF_HD83
Compiling module xil_defaultlib.IBUF_HD84
Compiling module xil_defaultlib.IBUF_HD85
Compiling module xil_defaultlib.IBUF_HD86
Compiling module xil_defaultlib.IBUF_HD87
Compiling module xil_defaultlib.IBUF_HD88
Compiling module xil_defaultlib.IBUF_HD89
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD90
Compiling module xil_defaultlib.IBUF_HD91
Compiling module xil_defaultlib.IBUF_HD92
Compiling module xil_defaultlib.IBUF_HD93
Compiling module xil_defaultlib.IBUF_HD94
Compiling module xil_defaultlib.IBUF_HD95
Compiling module xil_defaultlib.IBUF_HD96
Compiling module xil_defaultlib.IBUF_HD97
Compiling module xil_defaultlib.IBUF_HD98
Compiling module xil_defaultlib.IBUF_HD99
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 10195.625 ; gain = 0.000 ; free physical = 685 ; free virtual = 4128
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 10195.625 ; gain = 0.000 ; free physical = 685 ; free virtual = 4128
Time resolution is 1 ps
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
relaunch_sim: Time (s): cpu = 00:01:01 ; elapsed = 00:00:18 . Memory (MB): peak = 10203.617 ; gain = 8.000 ; free physical = 672 ; free virtual = 4115
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
Note: Xử lý hoàn tất
Time: 6533297 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 11 18:17:34 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_2/project_2.runs/synth_1/runme.log
[Wed Jun 11 18:17:34 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_2/project_2.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 10208.617 ; gain = 4.988 ; free physical = 263 ; free virtual = 1473
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10208.617 ; gain = 0.000 ; free physical = 3075 ; free virtual = 4318
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.77 . Memory (MB): peak = 10208.617 ; gain = 0.000 ; free physical = 2882 ; free virtual = 4180
Restored from archive | CPU: 0.400000 secs | Memory: 0.852638 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.78 . Memory (MB): peak = 10208.617 ; gain = 0.000 ; free physical = 2882 ; free virtual = 4180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10208.617 ; gain = 0.000 ; free physical = 2882 ; free virtual = 4180
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 55 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 10212.094 ; gain = 3.477 ; free physical = 2717 ; free virtual = 4021
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD244
INFO: [VRFC 10-311] analyzing module IBUF_HD245
INFO: [VRFC 10-311] analyzing module IBUF_HD246
INFO: [VRFC 10-311] analyzing module IBUF_HD247
INFO: [VRFC 10-311] analyzing module IBUF_HD248
INFO: [VRFC 10-311] analyzing module IBUF_HD249
INFO: [VRFC 10-311] analyzing module IBUF_HD250
INFO: [VRFC 10-311] analyzing module IBUF_HD251
INFO: [VRFC 10-311] analyzing module IBUF_HD252
INFO: [VRFC 10-311] analyzing module IBUF_HD253
INFO: [VRFC 10-311] analyzing module IBUF_HD254
INFO: [VRFC 10-311] analyzing module IBUF_HD255
INFO: [VRFC 10-311] analyzing module IBUF_HD256
INFO: [VRFC 10-311] analyzing module IBUF_HD257
INFO: [VRFC 10-311] analyzing module IBUF_HD258
INFO: [VRFC 10-311] analyzing module IBUF_HD259
INFO: [VRFC 10-311] analyzing module IBUF_HD260
INFO: [VRFC 10-311] analyzing module IBUF_HD261
INFO: [VRFC 10-311] analyzing module IBUF_HD262
INFO: [VRFC 10-311] analyzing module IBUF_HD263
INFO: [VRFC 10-311] analyzing module IBUF_HD264
INFO: [VRFC 10-311] analyzing module IBUF_HD265
INFO: [VRFC 10-311] analyzing module IBUF_HD266
INFO: [VRFC 10-311] analyzing module IBUF_HD267
INFO: [VRFC 10-311] analyzing module IBUF_HD268
INFO: [VRFC 10-311] analyzing module IBUF_HD269
INFO: [VRFC 10-311] analyzing module IBUF_HD270
INFO: [VRFC 10-311] analyzing module IBUF_HD271
INFO: [VRFC 10-311] analyzing module IBUF_HD272
INFO: [VRFC 10-311] analyzing module IBUF_HD273
INFO: [VRFC 10-311] analyzing module IBUF_HD274
INFO: [VRFC 10-311] analyzing module IBUF_HD275
INFO: [VRFC 10-311] analyzing module IBUF_HD276
INFO: [VRFC 10-311] analyzing module IBUF_HD277
INFO: [VRFC 10-311] analyzing module IBUF_HD278
INFO: [VRFC 10-311] analyzing module IBUF_HD279
INFO: [VRFC 10-311] analyzing module IBUF_HD280
INFO: [VRFC 10-311] analyzing module IBUF_HD281
INFO: [VRFC 10-311] analyzing module IBUF_HD282
INFO: [VRFC 10-311] analyzing module IBUF_HD283
INFO: [VRFC 10-311] analyzing module IBUF_HD284
INFO: [VRFC 10-311] analyzing module IBUF_HD285
INFO: [VRFC 10-311] analyzing module IBUF_HD286
INFO: [VRFC 10-311] analyzing module IBUF_HD287
INFO: [VRFC 10-311] analyzing module IBUF_HD288
INFO: [VRFC 10-311] analyzing module IBUF_HD289
INFO: [VRFC 10-311] analyzing module IBUF_HD290
INFO: [VRFC 10-311] analyzing module IBUF_HD291
INFO: [VRFC 10-311] analyzing module IBUF_HD292
INFO: [VRFC 10-311] analyzing module IBUF_HD293
INFO: [VRFC 10-311] analyzing module IBUF_HD294
INFO: [VRFC 10-311] analyzing module IBUF_HD295
INFO: [VRFC 10-311] analyzing module IBUF_HD296
INFO: [VRFC 10-311] analyzing module IBUF_HD297
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD199
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD200
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD201
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD202
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD203
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD204
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD205
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD206
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD207
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD208
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD209
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD210
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD211
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD212
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD213
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD214
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD215
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD216
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD217
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD218
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD219
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD220
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD221
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD222
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD223
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD224
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD225
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD226
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD227
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD228
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD229
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD230
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD231
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD232
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD233
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD234
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD235
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD236
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD237
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD238
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD239
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD240
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD241
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD242
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD243
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD199
Compiling module xil_defaultlib.RAM128X1S_HD200
Compiling module xil_defaultlib.RAM128X1S_HD201
Compiling module xil_defaultlib.RAM128X1S_HD202
Compiling module xil_defaultlib.RAM128X1S_HD203
Compiling module xil_defaultlib.RAM128X1S_HD204
Compiling module xil_defaultlib.RAM128X1S_HD205
Compiling module xil_defaultlib.RAM128X1S_HD206
Compiling module xil_defaultlib.RAM128X1S_HD207
Compiling module xil_defaultlib.RAM128X1S_HD208
Compiling module xil_defaultlib.RAM128X1S_HD209
Compiling module xil_defaultlib.RAM128X1S_HD210
Compiling module xil_defaultlib.RAM128X1S_HD211
Compiling module xil_defaultlib.RAM128X1S_HD212
Compiling module xil_defaultlib.RAM128X1S_HD213
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD214
Compiling module xil_defaultlib.RAM32X1S_HD215
Compiling module xil_defaultlib.RAM32X1S_HD216
Compiling module xil_defaultlib.RAM32X1S_HD217
Compiling module xil_defaultlib.RAM32X1S_HD218
Compiling module xil_defaultlib.RAM32X1S_HD219
Compiling module xil_defaultlib.RAM32X1S_HD220
Compiling module xil_defaultlib.RAM32X1S_HD221
Compiling module xil_defaultlib.RAM32X1S_HD222
Compiling module xil_defaultlib.RAM32X1S_HD223
Compiling module xil_defaultlib.RAM32X1S_HD224
Compiling module xil_defaultlib.RAM32X1S_HD225
Compiling module xil_defaultlib.RAM32X1S_HD226
Compiling module xil_defaultlib.RAM32X1S_HD227
Compiling module xil_defaultlib.RAM32X1S_HD228
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD229
Compiling module xil_defaultlib.RAM64X1S_HD230
Compiling module xil_defaultlib.RAM64X1S_HD231
Compiling module xil_defaultlib.RAM64X1S_HD232
Compiling module xil_defaultlib.RAM64X1S_HD233
Compiling module xil_defaultlib.RAM64X1S_HD234
Compiling module xil_defaultlib.RAM64X1S_HD235
Compiling module xil_defaultlib.RAM64X1S_HD236
Compiling module xil_defaultlib.RAM64X1S_HD237
Compiling module xil_defaultlib.RAM64X1S_HD238
Compiling module xil_defaultlib.RAM64X1S_HD239
Compiling module xil_defaultlib.RAM64X1S_HD240
Compiling module xil_defaultlib.RAM64X1S_HD241
Compiling module xil_defaultlib.RAM64X1S_HD242
Compiling module xil_defaultlib.RAM64X1S_HD243
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD244
Compiling module xil_defaultlib.IBUF_HD245
Compiling module xil_defaultlib.IBUF_HD246
Compiling module xil_defaultlib.IBUF_HD247
Compiling module xil_defaultlib.IBUF_HD248
Compiling module xil_defaultlib.IBUF_HD249
Compiling module xil_defaultlib.IBUF_HD250
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD251
Compiling module xil_defaultlib.IBUF_HD252
Compiling module xil_defaultlib.IBUF_HD253
Compiling module xil_defaultlib.IBUF_HD254
Compiling module xil_defaultlib.IBUF_HD255
Compiling module xil_defaultlib.IBUF_HD256
Compiling module xil_defaultlib.IBUF_HD257
Compiling module xil_defaultlib.IBUF_HD258
Compiling module xil_defaultlib.IBUF_HD259
Compiling module xil_defaultlib.IBUF_HD260
Compiling module xil_defaultlib.IBUF_HD261
Compiling module xil_defaultlib.IBUF_HD262
Compiling module xil_defaultlib.IBUF_HD263
Compiling module xil_defaultlib.IBUF_HD264
Compiling module xil_defaultlib.IBUF_HD265
Compiling module xil_defaultlib.IBUF_HD266
Compiling module xil_defaultlib.IBUF_HD267
Compiling module xil_defaultlib.IBUF_HD268
Compiling module xil_defaultlib.IBUF_HD269
Compiling module xil_defaultlib.IBUF_HD270
Compiling module xil_defaultlib.IBUF_HD271
Compiling module xil_defaultlib.IBUF_HD272
Compiling module xil_defaultlib.IBUF_HD273
Compiling module xil_defaultlib.IBUF_HD274
Compiling module xil_defaultlib.IBUF_HD275
Compiling module xil_defaultlib.IBUF_HD276
Compiling module xil_defaultlib.IBUF_HD277
Compiling module xil_defaultlib.IBUF_HD278
Compiling module xil_defaultlib.IBUF_HD279
Compiling module xil_defaultlib.IBUF_HD280
Compiling module xil_defaultlib.IBUF_HD281
Compiling module xil_defaultlib.IBUF_HD282
Compiling module xil_defaultlib.IBUF_HD283
Compiling module xil_defaultlib.IBUF_HD284
Compiling module xil_defaultlib.IBUF_HD285
Compiling module xil_defaultlib.IBUF_HD286
Compiling module xil_defaultlib.IBUF_HD287
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD288
Compiling module xil_defaultlib.IBUF_HD289
Compiling module xil_defaultlib.IBUF_HD290
Compiling module xil_defaultlib.IBUF_HD291
Compiling module xil_defaultlib.IBUF_HD292
Compiling module xil_defaultlib.IBUF_HD293
Compiling module xil_defaultlib.IBUF_HD294
Compiling module xil_defaultlib.IBUF_HD295
Compiling module xil_defaultlib.IBUF_HD296
Compiling module xil_defaultlib.IBUF_HD297
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 10305.973 ; gain = 0.000 ; free physical = 2344 ; free virtual = 3929
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:02 ; elapsed = 00:00:25 . Memory (MB): peak = 10305.973 ; gain = 0.000 ; free physical = 2322 ; free virtual = 3914
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6533924 ps  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_sim simulation_12
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10305.973 ; gain = 0.000 ; free physical = 2318 ; free virtual = 3912
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 204
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 10305.973 ; gain = 0.000 ; free physical = 2181 ; free virtual = 3906
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
ERROR: [VRFC 10-1471] type error near re ; current type std_logic; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:83]
ERROR: [VRFC 10-1471] type error near re_d ; current type std_logic; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:84]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:49]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
ERROR: [VRFC 10-1471] type error near re ; current type std_logic; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:83]
ERROR: [VRFC 10-1471] type error near re_d ; current type std_logic; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:84]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:49]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
ERROR: [VRFC 10-1471] type error near re ; current type std_logic; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:83]
ERROR: [VRFC 10-1471] type error near re_d ; current type std_logic; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:84]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:49]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
ERROR: [VRFC 10-1471] type error near re ; current type std_logic; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:83]
ERROR: [VRFC 10-1471] type error near re_d ; current type std_logic; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:84]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:49]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 10423.930 ; gain = 8.000 ; free physical = 2094 ; free virtual = 3877
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 10434.938 ; gain = 2.992 ; free physical = 2094 ; free virtual = 3879
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10450.945 ; gain = 7.992 ; free physical = 2081 ; free virtual = 3874
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/RE_D}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/D_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 10484.957 ; gain = 8.000 ; free physical = 2083 ; free virtual = 3879
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 10495.965 ; gain = 2.992 ; free physical = 2054 ; free virtual = 3869
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 32250 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_15
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 2032 ; free virtual = 3860
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 32250 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 32250 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 32250 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 2038 ; free virtual = 3869
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 32250 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 0
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 0
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 0
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 0
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 0
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-4982] syntax error near '=' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:114]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-4982] syntax error near '=' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:114]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 36550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 36550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD244
INFO: [VRFC 10-311] analyzing module IBUF_HD245
INFO: [VRFC 10-311] analyzing module IBUF_HD246
INFO: [VRFC 10-311] analyzing module IBUF_HD247
INFO: [VRFC 10-311] analyzing module IBUF_HD248
INFO: [VRFC 10-311] analyzing module IBUF_HD249
INFO: [VRFC 10-311] analyzing module IBUF_HD250
INFO: [VRFC 10-311] analyzing module IBUF_HD251
INFO: [VRFC 10-311] analyzing module IBUF_HD252
INFO: [VRFC 10-311] analyzing module IBUF_HD253
INFO: [VRFC 10-311] analyzing module IBUF_HD254
INFO: [VRFC 10-311] analyzing module IBUF_HD255
INFO: [VRFC 10-311] analyzing module IBUF_HD256
INFO: [VRFC 10-311] analyzing module IBUF_HD257
INFO: [VRFC 10-311] analyzing module IBUF_HD258
INFO: [VRFC 10-311] analyzing module IBUF_HD259
INFO: [VRFC 10-311] analyzing module IBUF_HD260
INFO: [VRFC 10-311] analyzing module IBUF_HD261
INFO: [VRFC 10-311] analyzing module IBUF_HD262
INFO: [VRFC 10-311] analyzing module IBUF_HD263
INFO: [VRFC 10-311] analyzing module IBUF_HD264
INFO: [VRFC 10-311] analyzing module IBUF_HD265
INFO: [VRFC 10-311] analyzing module IBUF_HD266
INFO: [VRFC 10-311] analyzing module IBUF_HD267
INFO: [VRFC 10-311] analyzing module IBUF_HD268
INFO: [VRFC 10-311] analyzing module IBUF_HD269
INFO: [VRFC 10-311] analyzing module IBUF_HD270
INFO: [VRFC 10-311] analyzing module IBUF_HD271
INFO: [VRFC 10-311] analyzing module IBUF_HD272
INFO: [VRFC 10-311] analyzing module IBUF_HD273
INFO: [VRFC 10-311] analyzing module IBUF_HD274
INFO: [VRFC 10-311] analyzing module IBUF_HD275
INFO: [VRFC 10-311] analyzing module IBUF_HD276
INFO: [VRFC 10-311] analyzing module IBUF_HD277
INFO: [VRFC 10-311] analyzing module IBUF_HD278
INFO: [VRFC 10-311] analyzing module IBUF_HD279
INFO: [VRFC 10-311] analyzing module IBUF_HD280
INFO: [VRFC 10-311] analyzing module IBUF_HD281
INFO: [VRFC 10-311] analyzing module IBUF_HD282
INFO: [VRFC 10-311] analyzing module IBUF_HD283
INFO: [VRFC 10-311] analyzing module IBUF_HD284
INFO: [VRFC 10-311] analyzing module IBUF_HD285
INFO: [VRFC 10-311] analyzing module IBUF_HD286
INFO: [VRFC 10-311] analyzing module IBUF_HD287
INFO: [VRFC 10-311] analyzing module IBUF_HD288
INFO: [VRFC 10-311] analyzing module IBUF_HD289
INFO: [VRFC 10-311] analyzing module IBUF_HD290
INFO: [VRFC 10-311] analyzing module IBUF_HD291
INFO: [VRFC 10-311] analyzing module IBUF_HD292
INFO: [VRFC 10-311] analyzing module IBUF_HD293
INFO: [VRFC 10-311] analyzing module IBUF_HD294
INFO: [VRFC 10-311] analyzing module IBUF_HD295
INFO: [VRFC 10-311] analyzing module IBUF_HD296
INFO: [VRFC 10-311] analyzing module IBUF_HD297
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD199
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD200
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD201
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD202
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD203
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD204
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD205
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD206
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD207
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD208
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD209
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD210
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD211
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD212
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD213
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD214
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD215
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD216
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD217
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD218
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD219
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD220
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD221
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD222
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD223
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD224
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD225
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD226
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD227
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD228
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD229
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD230
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD231
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD232
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD233
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD234
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD235
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD236
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD237
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD238
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD239
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD240
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD241
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD242
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD243
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD199
Compiling module xil_defaultlib.RAM128X1S_HD200
Compiling module xil_defaultlib.RAM128X1S_HD201
Compiling module xil_defaultlib.RAM128X1S_HD202
Compiling module xil_defaultlib.RAM128X1S_HD203
Compiling module xil_defaultlib.RAM128X1S_HD204
Compiling module xil_defaultlib.RAM128X1S_HD205
Compiling module xil_defaultlib.RAM128X1S_HD206
Compiling module xil_defaultlib.RAM128X1S_HD207
Compiling module xil_defaultlib.RAM128X1S_HD208
Compiling module xil_defaultlib.RAM128X1S_HD209
Compiling module xil_defaultlib.RAM128X1S_HD210
Compiling module xil_defaultlib.RAM128X1S_HD211
Compiling module xil_defaultlib.RAM128X1S_HD212
Compiling module xil_defaultlib.RAM128X1S_HD213
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD214
Compiling module xil_defaultlib.RAM32X1S_HD215
Compiling module xil_defaultlib.RAM32X1S_HD216
Compiling module xil_defaultlib.RAM32X1S_HD217
Compiling module xil_defaultlib.RAM32X1S_HD218
Compiling module xil_defaultlib.RAM32X1S_HD219
Compiling module xil_defaultlib.RAM32X1S_HD220
Compiling module xil_defaultlib.RAM32X1S_HD221
Compiling module xil_defaultlib.RAM32X1S_HD222
Compiling module xil_defaultlib.RAM32X1S_HD223
Compiling module xil_defaultlib.RAM32X1S_HD224
Compiling module xil_defaultlib.RAM32X1S_HD225
Compiling module xil_defaultlib.RAM32X1S_HD226
Compiling module xil_defaultlib.RAM32X1S_HD227
Compiling module xil_defaultlib.RAM32X1S_HD228
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD229
Compiling module xil_defaultlib.RAM64X1S_HD230
Compiling module xil_defaultlib.RAM64X1S_HD231
Compiling module xil_defaultlib.RAM64X1S_HD232
Compiling module xil_defaultlib.RAM64X1S_HD233
Compiling module xil_defaultlib.RAM64X1S_HD234
Compiling module xil_defaultlib.RAM64X1S_HD235
Compiling module xil_defaultlib.RAM64X1S_HD236
Compiling module xil_defaultlib.RAM64X1S_HD237
Compiling module xil_defaultlib.RAM64X1S_HD238
Compiling module xil_defaultlib.RAM64X1S_HD239
Compiling module xil_defaultlib.RAM64X1S_HD240
Compiling module xil_defaultlib.RAM64X1S_HD241
Compiling module xil_defaultlib.RAM64X1S_HD242
Compiling module xil_defaultlib.RAM64X1S_HD243
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD244
Compiling module xil_defaultlib.IBUF_HD245
Compiling module xil_defaultlib.IBUF_HD246
Compiling module xil_defaultlib.IBUF_HD247
Compiling module xil_defaultlib.IBUF_HD248
Compiling module xil_defaultlib.IBUF_HD249
Compiling module xil_defaultlib.IBUF_HD250
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD251
Compiling module xil_defaultlib.IBUF_HD252
Compiling module xil_defaultlib.IBUF_HD253
Compiling module xil_defaultlib.IBUF_HD254
Compiling module xil_defaultlib.IBUF_HD255
Compiling module xil_defaultlib.IBUF_HD256
Compiling module xil_defaultlib.IBUF_HD257
Compiling module xil_defaultlib.IBUF_HD258
Compiling module xil_defaultlib.IBUF_HD259
Compiling module xil_defaultlib.IBUF_HD260
Compiling module xil_defaultlib.IBUF_HD261
Compiling module xil_defaultlib.IBUF_HD262
Compiling module xil_defaultlib.IBUF_HD263
Compiling module xil_defaultlib.IBUF_HD264
Compiling module xil_defaultlib.IBUF_HD265
Compiling module xil_defaultlib.IBUF_HD266
Compiling module xil_defaultlib.IBUF_HD267
Compiling module xil_defaultlib.IBUF_HD268
Compiling module xil_defaultlib.IBUF_HD269
Compiling module xil_defaultlib.IBUF_HD270
Compiling module xil_defaultlib.IBUF_HD271
Compiling module xil_defaultlib.IBUF_HD272
Compiling module xil_defaultlib.IBUF_HD273
Compiling module xil_defaultlib.IBUF_HD274
Compiling module xil_defaultlib.IBUF_HD275
Compiling module xil_defaultlib.IBUF_HD276
Compiling module xil_defaultlib.IBUF_HD277
Compiling module xil_defaultlib.IBUF_HD278
Compiling module xil_defaultlib.IBUF_HD279
Compiling module xil_defaultlib.IBUF_HD280
Compiling module xil_defaultlib.IBUF_HD281
Compiling module xil_defaultlib.IBUF_HD282
Compiling module xil_defaultlib.IBUF_HD283
Compiling module xil_defaultlib.IBUF_HD284
Compiling module xil_defaultlib.IBUF_HD285
Compiling module xil_defaultlib.IBUF_HD286
Compiling module xil_defaultlib.IBUF_HD287
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD288
Compiling module xil_defaultlib.IBUF_HD289
Compiling module xil_defaultlib.IBUF_HD290
Compiling module xil_defaultlib.IBUF_HD291
Compiling module xil_defaultlib.IBUF_HD292
Compiling module xil_defaultlib.IBUF_HD293
Compiling module xil_defaultlib.IBUF_HD294
Compiling module xil_defaultlib.IBUF_HD295
Compiling module xil_defaultlib.IBUF_HD296
Compiling module xil_defaultlib.IBUF_HD297
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:51 ; elapsed = 00:00:12 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 1879 ; free virtual = 3836
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:04 ; elapsed = 00:00:20 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 1866 ; free virtual = 3823
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 32350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 32450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 32550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 32650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 32750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 32850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 32950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 33050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 33150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 33250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 33350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 33450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 33550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 33650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 33750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 33850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 33950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 34050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 34150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 34250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 34350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 34450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 34550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 34650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 34750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 34850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 34950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 35050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 35150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 35250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 35350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 35450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 35550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 35650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 35750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 35850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 35950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 36050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 36150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 36250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 36350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 36450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 36550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 36550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD244
INFO: [VRFC 10-311] analyzing module IBUF_HD245
INFO: [VRFC 10-311] analyzing module IBUF_HD246
INFO: [VRFC 10-311] analyzing module IBUF_HD247
INFO: [VRFC 10-311] analyzing module IBUF_HD248
INFO: [VRFC 10-311] analyzing module IBUF_HD249
INFO: [VRFC 10-311] analyzing module IBUF_HD250
INFO: [VRFC 10-311] analyzing module IBUF_HD251
INFO: [VRFC 10-311] analyzing module IBUF_HD252
INFO: [VRFC 10-311] analyzing module IBUF_HD253
INFO: [VRFC 10-311] analyzing module IBUF_HD254
INFO: [VRFC 10-311] analyzing module IBUF_HD255
INFO: [VRFC 10-311] analyzing module IBUF_HD256
INFO: [VRFC 10-311] analyzing module IBUF_HD257
INFO: [VRFC 10-311] analyzing module IBUF_HD258
INFO: [VRFC 10-311] analyzing module IBUF_HD259
INFO: [VRFC 10-311] analyzing module IBUF_HD260
INFO: [VRFC 10-311] analyzing module IBUF_HD261
INFO: [VRFC 10-311] analyzing module IBUF_HD262
INFO: [VRFC 10-311] analyzing module IBUF_HD263
INFO: [VRFC 10-311] analyzing module IBUF_HD264
INFO: [VRFC 10-311] analyzing module IBUF_HD265
INFO: [VRFC 10-311] analyzing module IBUF_HD266
INFO: [VRFC 10-311] analyzing module IBUF_HD267
INFO: [VRFC 10-311] analyzing module IBUF_HD268
INFO: [VRFC 10-311] analyzing module IBUF_HD269
INFO: [VRFC 10-311] analyzing module IBUF_HD270
INFO: [VRFC 10-311] analyzing module IBUF_HD271
INFO: [VRFC 10-311] analyzing module IBUF_HD272
INFO: [VRFC 10-311] analyzing module IBUF_HD273
INFO: [VRFC 10-311] analyzing module IBUF_HD274
INFO: [VRFC 10-311] analyzing module IBUF_HD275
INFO: [VRFC 10-311] analyzing module IBUF_HD276
INFO: [VRFC 10-311] analyzing module IBUF_HD277
INFO: [VRFC 10-311] analyzing module IBUF_HD278
INFO: [VRFC 10-311] analyzing module IBUF_HD279
INFO: [VRFC 10-311] analyzing module IBUF_HD280
INFO: [VRFC 10-311] analyzing module IBUF_HD281
INFO: [VRFC 10-311] analyzing module IBUF_HD282
INFO: [VRFC 10-311] analyzing module IBUF_HD283
INFO: [VRFC 10-311] analyzing module IBUF_HD284
INFO: [VRFC 10-311] analyzing module IBUF_HD285
INFO: [VRFC 10-311] analyzing module IBUF_HD286
INFO: [VRFC 10-311] analyzing module IBUF_HD287
INFO: [VRFC 10-311] analyzing module IBUF_HD288
INFO: [VRFC 10-311] analyzing module IBUF_HD289
INFO: [VRFC 10-311] analyzing module IBUF_HD290
INFO: [VRFC 10-311] analyzing module IBUF_HD291
INFO: [VRFC 10-311] analyzing module IBUF_HD292
INFO: [VRFC 10-311] analyzing module IBUF_HD293
INFO: [VRFC 10-311] analyzing module IBUF_HD294
INFO: [VRFC 10-311] analyzing module IBUF_HD295
INFO: [VRFC 10-311] analyzing module IBUF_HD296
INFO: [VRFC 10-311] analyzing module IBUF_HD297
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD199
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD200
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD201
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD202
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD203
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD204
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD205
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD206
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD207
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD208
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD209
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD210
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD211
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD212
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD213
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD214
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD215
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD216
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD217
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD218
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD219
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD220
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD221
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD222
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD223
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD224
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD225
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD226
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD227
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD228
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD229
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD230
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD231
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD232
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD233
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD234
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD235
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD236
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD237
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD238
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD239
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD240
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD241
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD242
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD243
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 1874 ; free virtual = 3832
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD199
Compiling module xil_defaultlib.RAM128X1S_HD200
Compiling module xil_defaultlib.RAM128X1S_HD201
Compiling module xil_defaultlib.RAM128X1S_HD202
Compiling module xil_defaultlib.RAM128X1S_HD203
Compiling module xil_defaultlib.RAM128X1S_HD204
Compiling module xil_defaultlib.RAM128X1S_HD205
Compiling module xil_defaultlib.RAM128X1S_HD206
Compiling module xil_defaultlib.RAM128X1S_HD207
Compiling module xil_defaultlib.RAM128X1S_HD208
Compiling module xil_defaultlib.RAM128X1S_HD209
Compiling module xil_defaultlib.RAM128X1S_HD210
Compiling module xil_defaultlib.RAM128X1S_HD211
Compiling module xil_defaultlib.RAM128X1S_HD212
Compiling module xil_defaultlib.RAM128X1S_HD213
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD214
Compiling module xil_defaultlib.RAM32X1S_HD215
Compiling module xil_defaultlib.RAM32X1S_HD216
Compiling module xil_defaultlib.RAM32X1S_HD217
Compiling module xil_defaultlib.RAM32X1S_HD218
Compiling module xil_defaultlib.RAM32X1S_HD219
Compiling module xil_defaultlib.RAM32X1S_HD220
Compiling module xil_defaultlib.RAM32X1S_HD221
Compiling module xil_defaultlib.RAM32X1S_HD222
Compiling module xil_defaultlib.RAM32X1S_HD223
Compiling module xil_defaultlib.RAM32X1S_HD224
Compiling module xil_defaultlib.RAM32X1S_HD225
Compiling module xil_defaultlib.RAM32X1S_HD226
Compiling module xil_defaultlib.RAM32X1S_HD227
Compiling module xil_defaultlib.RAM32X1S_HD228
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD229
Compiling module xil_defaultlib.RAM64X1S_HD230
Compiling module xil_defaultlib.RAM64X1S_HD231
Compiling module xil_defaultlib.RAM64X1S_HD232
Compiling module xil_defaultlib.RAM64X1S_HD233
Compiling module xil_defaultlib.RAM64X1S_HD234
Compiling module xil_defaultlib.RAM64X1S_HD235
Compiling module xil_defaultlib.RAM64X1S_HD236
Compiling module xil_defaultlib.RAM64X1S_HD237
Compiling module xil_defaultlib.RAM64X1S_HD238
Compiling module xil_defaultlib.RAM64X1S_HD239
Compiling module xil_defaultlib.RAM64X1S_HD240
Compiling module xil_defaultlib.RAM64X1S_HD241
Compiling module xil_defaultlib.RAM64X1S_HD242
Compiling module xil_defaultlib.RAM64X1S_HD243
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD244
Compiling module xil_defaultlib.IBUF_HD245
Compiling module xil_defaultlib.IBUF_HD246
Compiling module xil_defaultlib.IBUF_HD247
Compiling module xil_defaultlib.IBUF_HD248
Compiling module xil_defaultlib.IBUF_HD249
Compiling module xil_defaultlib.IBUF_HD250
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD251
Compiling module xil_defaultlib.IBUF_HD252
Compiling module xil_defaultlib.IBUF_HD253
Compiling module xil_defaultlib.IBUF_HD254
Compiling module xil_defaultlib.IBUF_HD255
Compiling module xil_defaultlib.IBUF_HD256
Compiling module xil_defaultlib.IBUF_HD257
Compiling module xil_defaultlib.IBUF_HD258
Compiling module xil_defaultlib.IBUF_HD259
Compiling module xil_defaultlib.IBUF_HD260
Compiling module xil_defaultlib.IBUF_HD261
Compiling module xil_defaultlib.IBUF_HD262
Compiling module xil_defaultlib.IBUF_HD263
Compiling module xil_defaultlib.IBUF_HD264
Compiling module xil_defaultlib.IBUF_HD265
Compiling module xil_defaultlib.IBUF_HD266
Compiling module xil_defaultlib.IBUF_HD267
Compiling module xil_defaultlib.IBUF_HD268
Compiling module xil_defaultlib.IBUF_HD269
Compiling module xil_defaultlib.IBUF_HD270
Compiling module xil_defaultlib.IBUF_HD271
Compiling module xil_defaultlib.IBUF_HD272
Compiling module xil_defaultlib.IBUF_HD273
Compiling module xil_defaultlib.IBUF_HD274
Compiling module xil_defaultlib.IBUF_HD275
Compiling module xil_defaultlib.IBUF_HD276
Compiling module xil_defaultlib.IBUF_HD277
Compiling module xil_defaultlib.IBUF_HD278
Compiling module xil_defaultlib.IBUF_HD279
Compiling module xil_defaultlib.IBUF_HD280
Compiling module xil_defaultlib.IBUF_HD281
Compiling module xil_defaultlib.IBUF_HD282
Compiling module xil_defaultlib.IBUF_HD283
Compiling module xil_defaultlib.IBUF_HD284
Compiling module xil_defaultlib.IBUF_HD285
Compiling module xil_defaultlib.IBUF_HD286
Compiling module xil_defaultlib.IBUF_HD287
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD288
Compiling module xil_defaultlib.IBUF_HD289
Compiling module xil_defaultlib.IBUF_HD290
Compiling module xil_defaultlib.IBUF_HD291
Compiling module xil_defaultlib.IBUF_HD292
Compiling module xil_defaultlib.IBUF_HD293
Compiling module xil_defaultlib.IBUF_HD294
Compiling module xil_defaultlib.IBUF_HD295
Compiling module xil_defaultlib.IBUF_HD296
Compiling module xil_defaultlib.IBUF_HD297
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:46 ; elapsed = 00:00:11 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 1880 ; free virtual = 3838
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:46 ; elapsed = 00:00:11 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 1880 ; free virtual = 3838
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:01:01 ; elapsed = 00:00:19 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 1866 ; free virtual = 3824
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_sim simulation_17
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 1893 ; free virtual = 3828
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 17
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 41
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 42
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 40
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 69
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 77
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 44
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 79
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 100
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 54
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 101
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 141
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 65
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 130
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 195
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 11 18:44:43 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_2/project_2.runs/synth_1/runme.log
[Wed Jun 11 18:44:43 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_2/project_2.runs/impl_1/runme.log
current_design synth_1
close_design
close_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 3278 ; free virtual = 4124
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 3262 ; free virtual = 4109
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_2/project_2.srcs/constrs_1/new/cos.xdc]
Finished Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_2/project_2.srcs/constrs_1/new/cos.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 3190 ; free virtual = 4047
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 55 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 10495.965 ; gain = 0.000 ; free physical = 3026 ; free virtual = 3884
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD343
INFO: [VRFC 10-311] analyzing module IBUF_HD344
INFO: [VRFC 10-311] analyzing module IBUF_HD345
INFO: [VRFC 10-311] analyzing module IBUF_HD346
INFO: [VRFC 10-311] analyzing module IBUF_HD347
INFO: [VRFC 10-311] analyzing module IBUF_HD348
INFO: [VRFC 10-311] analyzing module IBUF_HD349
INFO: [VRFC 10-311] analyzing module IBUF_HD350
INFO: [VRFC 10-311] analyzing module IBUF_HD351
INFO: [VRFC 10-311] analyzing module IBUF_HD352
INFO: [VRFC 10-311] analyzing module IBUF_HD353
INFO: [VRFC 10-311] analyzing module IBUF_HD354
INFO: [VRFC 10-311] analyzing module IBUF_HD355
INFO: [VRFC 10-311] analyzing module IBUF_HD356
INFO: [VRFC 10-311] analyzing module IBUF_HD357
INFO: [VRFC 10-311] analyzing module IBUF_HD358
INFO: [VRFC 10-311] analyzing module IBUF_HD359
INFO: [VRFC 10-311] analyzing module IBUF_HD360
INFO: [VRFC 10-311] analyzing module IBUF_HD361
INFO: [VRFC 10-311] analyzing module IBUF_HD362
INFO: [VRFC 10-311] analyzing module IBUF_HD363
INFO: [VRFC 10-311] analyzing module IBUF_HD364
INFO: [VRFC 10-311] analyzing module IBUF_HD365
INFO: [VRFC 10-311] analyzing module IBUF_HD366
INFO: [VRFC 10-311] analyzing module IBUF_HD367
INFO: [VRFC 10-311] analyzing module IBUF_HD368
INFO: [VRFC 10-311] analyzing module IBUF_HD369
INFO: [VRFC 10-311] analyzing module IBUF_HD370
INFO: [VRFC 10-311] analyzing module IBUF_HD371
INFO: [VRFC 10-311] analyzing module IBUF_HD372
INFO: [VRFC 10-311] analyzing module IBUF_HD373
INFO: [VRFC 10-311] analyzing module IBUF_HD374
INFO: [VRFC 10-311] analyzing module IBUF_HD375
INFO: [VRFC 10-311] analyzing module IBUF_HD376
INFO: [VRFC 10-311] analyzing module IBUF_HD377
INFO: [VRFC 10-311] analyzing module IBUF_HD378
INFO: [VRFC 10-311] analyzing module IBUF_HD379
INFO: [VRFC 10-311] analyzing module IBUF_HD380
INFO: [VRFC 10-311] analyzing module IBUF_HD381
INFO: [VRFC 10-311] analyzing module IBUF_HD382
INFO: [VRFC 10-311] analyzing module IBUF_HD383
INFO: [VRFC 10-311] analyzing module IBUF_HD384
INFO: [VRFC 10-311] analyzing module IBUF_HD385
INFO: [VRFC 10-311] analyzing module IBUF_HD386
INFO: [VRFC 10-311] analyzing module IBUF_HD387
INFO: [VRFC 10-311] analyzing module IBUF_HD388
INFO: [VRFC 10-311] analyzing module IBUF_HD389
INFO: [VRFC 10-311] analyzing module IBUF_HD390
INFO: [VRFC 10-311] analyzing module IBUF_HD391
INFO: [VRFC 10-311] analyzing module IBUF_HD392
INFO: [VRFC 10-311] analyzing module IBUF_HD393
INFO: [VRFC 10-311] analyzing module IBUF_HD394
INFO: [VRFC 10-311] analyzing module IBUF_HD395
INFO: [VRFC 10-311] analyzing module IBUF_HD396
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD298
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD299
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD300
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD301
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD302
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD303
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD304
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD305
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD306
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD307
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD308
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD309
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD310
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD311
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD312
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD313
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD314
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD315
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD316
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD317
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD318
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD319
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD320
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD321
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD322
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD323
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD324
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD325
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD326
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD327
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD328
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD329
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD330
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD331
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD332
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD333
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD334
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD335
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD336
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD337
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD338
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD339
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD340
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD341
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD342
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module Regn_4
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD298
Compiling module xil_defaultlib.RAM128X1S_HD299
Compiling module xil_defaultlib.RAM128X1S_HD300
Compiling module xil_defaultlib.RAM128X1S_HD301
Compiling module xil_defaultlib.RAM128X1S_HD302
Compiling module xil_defaultlib.RAM128X1S_HD303
Compiling module xil_defaultlib.RAM128X1S_HD304
Compiling module xil_defaultlib.RAM128X1S_HD305
Compiling module xil_defaultlib.RAM128X1S_HD306
Compiling module xil_defaultlib.RAM128X1S_HD307
Compiling module xil_defaultlib.RAM128X1S_HD308
Compiling module xil_defaultlib.RAM128X1S_HD309
Compiling module xil_defaultlib.RAM128X1S_HD310
Compiling module xil_defaultlib.RAM128X1S_HD311
Compiling module xil_defaultlib.RAM128X1S_HD312
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD313
Compiling module xil_defaultlib.RAM32X1S_HD314
Compiling module xil_defaultlib.RAM32X1S_HD315
Compiling module xil_defaultlib.RAM32X1S_HD316
Compiling module xil_defaultlib.RAM32X1S_HD317
Compiling module xil_defaultlib.RAM32X1S_HD318
Compiling module xil_defaultlib.RAM32X1S_HD319
Compiling module xil_defaultlib.RAM32X1S_HD320
Compiling module xil_defaultlib.RAM32X1S_HD321
Compiling module xil_defaultlib.RAM32X1S_HD322
Compiling module xil_defaultlib.RAM32X1S_HD323
Compiling module xil_defaultlib.RAM32X1S_HD324
Compiling module xil_defaultlib.RAM32X1S_HD325
Compiling module xil_defaultlib.RAM32X1S_HD326
Compiling module xil_defaultlib.RAM32X1S_HD327
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD328
Compiling module xil_defaultlib.RAM64X1S_HD329
Compiling module xil_defaultlib.RAM64X1S_HD330
Compiling module xil_defaultlib.RAM64X1S_HD331
Compiling module xil_defaultlib.RAM64X1S_HD332
Compiling module xil_defaultlib.RAM64X1S_HD333
Compiling module xil_defaultlib.RAM64X1S_HD334
Compiling module xil_defaultlib.RAM64X1S_HD335
Compiling module xil_defaultlib.RAM64X1S_HD336
Compiling module xil_defaultlib.RAM64X1S_HD337
Compiling module xil_defaultlib.RAM64X1S_HD338
Compiling module xil_defaultlib.RAM64X1S_HD339
Compiling module xil_defaultlib.RAM64X1S_HD340
Compiling module xil_defaultlib.RAM64X1S_HD341
Compiling module xil_defaultlib.RAM64X1S_HD342
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Regn_4
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD343
Compiling module xil_defaultlib.IBUF_HD344
Compiling module xil_defaultlib.IBUF_HD345
Compiling module xil_defaultlib.IBUF_HD346
Compiling module xil_defaultlib.IBUF_HD347
Compiling module xil_defaultlib.IBUF_HD348
Compiling module xil_defaultlib.IBUF_HD349
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD350
Compiling module xil_defaultlib.IBUF_HD351
Compiling module xil_defaultlib.IBUF_HD352
Compiling module xil_defaultlib.IBUF_HD353
Compiling module xil_defaultlib.IBUF_HD354
Compiling module xil_defaultlib.IBUF_HD355
Compiling module xil_defaultlib.IBUF_HD356
Compiling module xil_defaultlib.IBUF_HD357
Compiling module xil_defaultlib.IBUF_HD358
Compiling module xil_defaultlib.IBUF_HD359
Compiling module xil_defaultlib.IBUF_HD360
Compiling module xil_defaultlib.IBUF_HD361
Compiling module xil_defaultlib.IBUF_HD362
Compiling module xil_defaultlib.IBUF_HD363
Compiling module xil_defaultlib.IBUF_HD364
Compiling module xil_defaultlib.IBUF_HD365
Compiling module xil_defaultlib.IBUF_HD366
Compiling module xil_defaultlib.IBUF_HD367
Compiling module xil_defaultlib.IBUF_HD368
Compiling module xil_defaultlib.IBUF_HD369
Compiling module xil_defaultlib.IBUF_HD370
Compiling module xil_defaultlib.IBUF_HD371
Compiling module xil_defaultlib.IBUF_HD372
Compiling module xil_defaultlib.IBUF_HD373
Compiling module xil_defaultlib.IBUF_HD374
Compiling module xil_defaultlib.IBUF_HD375
Compiling module xil_defaultlib.IBUF_HD376
Compiling module xil_defaultlib.IBUF_HD377
Compiling module xil_defaultlib.IBUF_HD378
Compiling module xil_defaultlib.IBUF_HD379
Compiling module xil_defaultlib.IBUF_HD380
Compiling module xil_defaultlib.IBUF_HD381
Compiling module xil_defaultlib.IBUF_HD382
Compiling module xil_defaultlib.IBUF_HD383
Compiling module xil_defaultlib.IBUF_HD384
Compiling module xil_defaultlib.IBUF_HD385
Compiling module xil_defaultlib.IBUF_HD386
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD387
Compiling module xil_defaultlib.IBUF_HD388
Compiling module xil_defaultlib.IBUF_HD389
Compiling module xil_defaultlib.IBUF_HD390
Compiling module xil_defaultlib.IBUF_HD391
Compiling module xil_defaultlib.IBUF_HD392
Compiling module xil_defaultlib.IBUF_HD393
Compiling module xil_defaultlib.IBUF_HD394
Compiling module xil_defaultlib.IBUF_HD395
Compiling module xil_defaultlib.IBUF_HD396
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_synth
run_program: Time (s): cpu = 00:00:52 ; elapsed = 00:00:12 . Memory (MB): peak = 10519.969 ; gain = 0.000 ; free physical = 2849 ; free virtual = 3890
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_synth -key {Post-Synthesis:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:18 ; elapsed = 00:00:30 . Memory (MB): peak = 10540.789 ; gain = 44.824 ; free physical = 2813 ; free virtual = 3865
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 17
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 41
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 42
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 40
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 69
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 77
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 44
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 79
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 100
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 54
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 101
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 141
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 65
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 130
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 195
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD343
INFO: [VRFC 10-311] analyzing module IBUF_HD344
INFO: [VRFC 10-311] analyzing module IBUF_HD345
INFO: [VRFC 10-311] analyzing module IBUF_HD346
INFO: [VRFC 10-311] analyzing module IBUF_HD347
INFO: [VRFC 10-311] analyzing module IBUF_HD348
INFO: [VRFC 10-311] analyzing module IBUF_HD349
INFO: [VRFC 10-311] analyzing module IBUF_HD350
INFO: [VRFC 10-311] analyzing module IBUF_HD351
INFO: [VRFC 10-311] analyzing module IBUF_HD352
INFO: [VRFC 10-311] analyzing module IBUF_HD353
INFO: [VRFC 10-311] analyzing module IBUF_HD354
INFO: [VRFC 10-311] analyzing module IBUF_HD355
INFO: [VRFC 10-311] analyzing module IBUF_HD356
INFO: [VRFC 10-311] analyzing module IBUF_HD357
INFO: [VRFC 10-311] analyzing module IBUF_HD358
INFO: [VRFC 10-311] analyzing module IBUF_HD359
INFO: [VRFC 10-311] analyzing module IBUF_HD360
INFO: [VRFC 10-311] analyzing module IBUF_HD361
INFO: [VRFC 10-311] analyzing module IBUF_HD362
INFO: [VRFC 10-311] analyzing module IBUF_HD363
INFO: [VRFC 10-311] analyzing module IBUF_HD364
INFO: [VRFC 10-311] analyzing module IBUF_HD365
INFO: [VRFC 10-311] analyzing module IBUF_HD366
INFO: [VRFC 10-311] analyzing module IBUF_HD367
INFO: [VRFC 10-311] analyzing module IBUF_HD368
INFO: [VRFC 10-311] analyzing module IBUF_HD369
INFO: [VRFC 10-311] analyzing module IBUF_HD370
INFO: [VRFC 10-311] analyzing module IBUF_HD371
INFO: [VRFC 10-311] analyzing module IBUF_HD372
INFO: [VRFC 10-311] analyzing module IBUF_HD373
INFO: [VRFC 10-311] analyzing module IBUF_HD374
INFO: [VRFC 10-311] analyzing module IBUF_HD375
INFO: [VRFC 10-311] analyzing module IBUF_HD376
INFO: [VRFC 10-311] analyzing module IBUF_HD377
INFO: [VRFC 10-311] analyzing module IBUF_HD378
INFO: [VRFC 10-311] analyzing module IBUF_HD379
INFO: [VRFC 10-311] analyzing module IBUF_HD380
INFO: [VRFC 10-311] analyzing module IBUF_HD381
INFO: [VRFC 10-311] analyzing module IBUF_HD382
INFO: [VRFC 10-311] analyzing module IBUF_HD383
INFO: [VRFC 10-311] analyzing module IBUF_HD384
INFO: [VRFC 10-311] analyzing module IBUF_HD385
INFO: [VRFC 10-311] analyzing module IBUF_HD386
INFO: [VRFC 10-311] analyzing module IBUF_HD387
INFO: [VRFC 10-311] analyzing module IBUF_HD388
INFO: [VRFC 10-311] analyzing module IBUF_HD389
INFO: [VRFC 10-311] analyzing module IBUF_HD390
INFO: [VRFC 10-311] analyzing module IBUF_HD391
INFO: [VRFC 10-311] analyzing module IBUF_HD392
INFO: [VRFC 10-311] analyzing module IBUF_HD393
INFO: [VRFC 10-311] analyzing module IBUF_HD394
INFO: [VRFC 10-311] analyzing module IBUF_HD395
INFO: [VRFC 10-311] analyzing module IBUF_HD396
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD298
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD299
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD300
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD301
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD302
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD303
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD304
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD305
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD306
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD307
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD308
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD309
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD310
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD311
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD312
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD313
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD314
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD315
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD316
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD317
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD318
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD319
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD320
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD321
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD322
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD323
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD324
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD325
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD326
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD327
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD328
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD329
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD330
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD331
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD332
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD333
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD334
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD335
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD336
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD337
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD338
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD339
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD340
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD341
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD342
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module Regn_4
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/synth/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD298
Compiling module xil_defaultlib.RAM128X1S_HD299
Compiling module xil_defaultlib.RAM128X1S_HD300
Compiling module xil_defaultlib.RAM128X1S_HD301
Compiling module xil_defaultlib.RAM128X1S_HD302
Compiling module xil_defaultlib.RAM128X1S_HD303
Compiling module xil_defaultlib.RAM128X1S_HD304
Compiling module xil_defaultlib.RAM128X1S_HD305
Compiling module xil_defaultlib.RAM128X1S_HD306
Compiling module xil_defaultlib.RAM128X1S_HD307
Compiling module xil_defaultlib.RAM128X1S_HD308
Compiling module xil_defaultlib.RAM128X1S_HD309
Compiling module xil_defaultlib.RAM128X1S_HD310
Compiling module xil_defaultlib.RAM128X1S_HD311
Compiling module xil_defaultlib.RAM128X1S_HD312
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD313
Compiling module xil_defaultlib.RAM32X1S_HD314
Compiling module xil_defaultlib.RAM32X1S_HD315
Compiling module xil_defaultlib.RAM32X1S_HD316
Compiling module xil_defaultlib.RAM32X1S_HD317
Compiling module xil_defaultlib.RAM32X1S_HD318
Compiling module xil_defaultlib.RAM32X1S_HD319
Compiling module xil_defaultlib.RAM32X1S_HD320
Compiling module xil_defaultlib.RAM32X1S_HD321
Compiling module xil_defaultlib.RAM32X1S_HD322
Compiling module xil_defaultlib.RAM32X1S_HD323
Compiling module xil_defaultlib.RAM32X1S_HD324
Compiling module xil_defaultlib.RAM32X1S_HD325
Compiling module xil_defaultlib.RAM32X1S_HD326
Compiling module xil_defaultlib.RAM32X1S_HD327
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD328
Compiling module xil_defaultlib.RAM64X1S_HD329
Compiling module xil_defaultlib.RAM64X1S_HD330
Compiling module xil_defaultlib.RAM64X1S_HD331
Compiling module xil_defaultlib.RAM64X1S_HD332
Compiling module xil_defaultlib.RAM64X1S_HD333
Compiling module xil_defaultlib.RAM64X1S_HD334
Compiling module xil_defaultlib.RAM64X1S_HD335
Compiling module xil_defaultlib.RAM64X1S_HD336
Compiling module xil_defaultlib.RAM64X1S_HD337
Compiling module xil_defaultlib.RAM64X1S_HD338
Compiling module xil_defaultlib.RAM64X1S_HD339
Compiling module xil_defaultlib.RAM64X1S_HD340
Compiling module xil_defaultlib.RAM64X1S_HD341
Compiling module xil_defaultlib.RAM64X1S_HD342
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Regn_4
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD343
Compiling module xil_defaultlib.IBUF_HD344
Compiling module xil_defaultlib.IBUF_HD345
Compiling module xil_defaultlib.IBUF_HD346
Compiling module xil_defaultlib.IBUF_HD347
Compiling module xil_defaultlib.IBUF_HD348
Compiling module xil_defaultlib.IBUF_HD349
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD350
Compiling module xil_defaultlib.IBUF_HD351
Compiling module xil_defaultlib.IBUF_HD352
Compiling module xil_defaultlib.IBUF_HD353
Compiling module xil_defaultlib.IBUF_HD354
Compiling module xil_defaultlib.IBUF_HD355
Compiling module xil_defaultlib.IBUF_HD356
Compiling module xil_defaultlib.IBUF_HD357
Compiling module xil_defaultlib.IBUF_HD358
Compiling module xil_defaultlib.IBUF_HD359
Compiling module xil_defaultlib.IBUF_HD360
Compiling module xil_defaultlib.IBUF_HD361
Compiling module xil_defaultlib.IBUF_HD362
Compiling module xil_defaultlib.IBUF_HD363
Compiling module xil_defaultlib.IBUF_HD364
Compiling module xil_defaultlib.IBUF_HD365
Compiling module xil_defaultlib.IBUF_HD366
Compiling module xil_defaultlib.IBUF_HD367
Compiling module xil_defaultlib.IBUF_HD368
Compiling module xil_defaultlib.IBUF_HD369
Compiling module xil_defaultlib.IBUF_HD370
Compiling module xil_defaultlib.IBUF_HD371
Compiling module xil_defaultlib.IBUF_HD372
Compiling module xil_defaultlib.IBUF_HD373
Compiling module xil_defaultlib.IBUF_HD374
Compiling module xil_defaultlib.IBUF_HD375
Compiling module xil_defaultlib.IBUF_HD376
Compiling module xil_defaultlib.IBUF_HD377
Compiling module xil_defaultlib.IBUF_HD378
Compiling module xil_defaultlib.IBUF_HD379
Compiling module xil_defaultlib.IBUF_HD380
Compiling module xil_defaultlib.IBUF_HD381
Compiling module xil_defaultlib.IBUF_HD382
Compiling module xil_defaultlib.IBUF_HD383
Compiling module xil_defaultlib.IBUF_HD384
Compiling module xil_defaultlib.IBUF_HD385
Compiling module xil_defaultlib.IBUF_HD386
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD387
Compiling module xil_defaultlib.IBUF_HD388
Compiling module xil_defaultlib.IBUF_HD389
Compiling module xil_defaultlib.IBUF_HD390
Compiling module xil_defaultlib.IBUF_HD391
Compiling module xil_defaultlib.IBUF_HD392
Compiling module xil_defaultlib.IBUF_HD393
Compiling module xil_defaultlib.IBUF_HD394
Compiling module xil_defaultlib.IBUF_HD395
Compiling module xil_defaultlib.IBUF_HD396
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_synth
run_program: Time (s): cpu = 00:01:03 ; elapsed = 00:00:15 . Memory (MB): peak = 10548.805 ; gain = 0.000 ; free physical = 2802 ; free virtual = 3869
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:01:03 ; elapsed = 00:00:15 . Memory (MB): peak = 10548.805 ; gain = 0.000 ; free physical = 2802 ; free virtual = 3869
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:01:13 ; elapsed = 00:00:21 . Memory (MB): peak = 10548.805 ; gain = 0.000 ; free physical = 2784 ; free virtual = 3851
run all
Note: Xử lý hoàn tất
Time: 6530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 9050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_sim simulation_18
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design impl_1
close_design
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10562.816 ; gain = 0.000 ; free physical = 3044 ; free virtual = 4134
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.52 . Memory (MB): peak = 10562.816 ; gain = 0.000 ; free physical = 2922 ; free virtual = 4014
Restored from archive | CPU: 0.400000 secs | Memory: 0.844131 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.52 . Memory (MB): peak = 10562.816 ; gain = 0.000 ; free physical = 2922 ; free virtual = 4014
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10562.816 ; gain = 0.000 ; free physical = 2922 ; free virtual = 4014
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 55 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 10595.008 ; gain = 32.191 ; free physical = 2757 ; free virtual = 3851
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD442
INFO: [VRFC 10-311] analyzing module IBUF_HD443
INFO: [VRFC 10-311] analyzing module IBUF_HD444
INFO: [VRFC 10-311] analyzing module IBUF_HD445
INFO: [VRFC 10-311] analyzing module IBUF_HD446
INFO: [VRFC 10-311] analyzing module IBUF_HD447
INFO: [VRFC 10-311] analyzing module IBUF_HD448
INFO: [VRFC 10-311] analyzing module IBUF_HD449
INFO: [VRFC 10-311] analyzing module IBUF_HD450
INFO: [VRFC 10-311] analyzing module IBUF_HD451
INFO: [VRFC 10-311] analyzing module IBUF_HD452
INFO: [VRFC 10-311] analyzing module IBUF_HD453
INFO: [VRFC 10-311] analyzing module IBUF_HD454
INFO: [VRFC 10-311] analyzing module IBUF_HD455
INFO: [VRFC 10-311] analyzing module IBUF_HD456
INFO: [VRFC 10-311] analyzing module IBUF_HD457
INFO: [VRFC 10-311] analyzing module IBUF_HD458
INFO: [VRFC 10-311] analyzing module IBUF_HD459
INFO: [VRFC 10-311] analyzing module IBUF_HD460
INFO: [VRFC 10-311] analyzing module IBUF_HD461
INFO: [VRFC 10-311] analyzing module IBUF_HD462
INFO: [VRFC 10-311] analyzing module IBUF_HD463
INFO: [VRFC 10-311] analyzing module IBUF_HD464
INFO: [VRFC 10-311] analyzing module IBUF_HD465
INFO: [VRFC 10-311] analyzing module IBUF_HD466
INFO: [VRFC 10-311] analyzing module IBUF_HD467
INFO: [VRFC 10-311] analyzing module IBUF_HD468
INFO: [VRFC 10-311] analyzing module IBUF_HD469
INFO: [VRFC 10-311] analyzing module IBUF_HD470
INFO: [VRFC 10-311] analyzing module IBUF_HD471
INFO: [VRFC 10-311] analyzing module IBUF_HD472
INFO: [VRFC 10-311] analyzing module IBUF_HD473
INFO: [VRFC 10-311] analyzing module IBUF_HD474
INFO: [VRFC 10-311] analyzing module IBUF_HD475
INFO: [VRFC 10-311] analyzing module IBUF_HD476
INFO: [VRFC 10-311] analyzing module IBUF_HD477
INFO: [VRFC 10-311] analyzing module IBUF_HD478
INFO: [VRFC 10-311] analyzing module IBUF_HD479
INFO: [VRFC 10-311] analyzing module IBUF_HD480
INFO: [VRFC 10-311] analyzing module IBUF_HD481
INFO: [VRFC 10-311] analyzing module IBUF_HD482
INFO: [VRFC 10-311] analyzing module IBUF_HD483
INFO: [VRFC 10-311] analyzing module IBUF_HD484
INFO: [VRFC 10-311] analyzing module IBUF_HD485
INFO: [VRFC 10-311] analyzing module IBUF_HD486
INFO: [VRFC 10-311] analyzing module IBUF_HD487
INFO: [VRFC 10-311] analyzing module IBUF_HD488
INFO: [VRFC 10-311] analyzing module IBUF_HD489
INFO: [VRFC 10-311] analyzing module IBUF_HD490
INFO: [VRFC 10-311] analyzing module IBUF_HD491
INFO: [VRFC 10-311] analyzing module IBUF_HD492
INFO: [VRFC 10-311] analyzing module IBUF_HD493
INFO: [VRFC 10-311] analyzing module IBUF_HD494
INFO: [VRFC 10-311] analyzing module IBUF_HD495
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD397
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD398
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD399
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD400
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD401
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD402
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD403
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD404
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD405
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD406
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD407
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD408
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD409
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD410
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD411
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD412
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD413
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD414
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD415
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD416
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD417
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD418
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD419
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD420
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD421
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD422
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD423
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD424
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD425
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD426
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD427
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD428
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD429
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD430
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD431
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD432
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD433
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD434
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD435
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD436
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD437
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD438
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD439
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD440
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD441
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module Regn_4
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD397
Compiling module xil_defaultlib.RAM128X1S_HD398
Compiling module xil_defaultlib.RAM128X1S_HD399
Compiling module xil_defaultlib.RAM128X1S_HD400
Compiling module xil_defaultlib.RAM128X1S_HD401
Compiling module xil_defaultlib.RAM128X1S_HD402
Compiling module xil_defaultlib.RAM128X1S_HD403
Compiling module xil_defaultlib.RAM128X1S_HD404
Compiling module xil_defaultlib.RAM128X1S_HD405
Compiling module xil_defaultlib.RAM128X1S_HD406
Compiling module xil_defaultlib.RAM128X1S_HD407
Compiling module xil_defaultlib.RAM128X1S_HD408
Compiling module xil_defaultlib.RAM128X1S_HD409
Compiling module xil_defaultlib.RAM128X1S_HD410
Compiling module xil_defaultlib.RAM128X1S_HD411
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD412
Compiling module xil_defaultlib.RAM32X1S_HD413
Compiling module xil_defaultlib.RAM32X1S_HD414
Compiling module xil_defaultlib.RAM32X1S_HD415
Compiling module xil_defaultlib.RAM32X1S_HD416
Compiling module xil_defaultlib.RAM32X1S_HD417
Compiling module xil_defaultlib.RAM32X1S_HD418
Compiling module xil_defaultlib.RAM32X1S_HD419
Compiling module xil_defaultlib.RAM32X1S_HD420
Compiling module xil_defaultlib.RAM32X1S_HD421
Compiling module xil_defaultlib.RAM32X1S_HD422
Compiling module xil_defaultlib.RAM32X1S_HD423
Compiling module xil_defaultlib.RAM32X1S_HD424
Compiling module xil_defaultlib.RAM32X1S_HD425
Compiling module xil_defaultlib.RAM32X1S_HD426
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD427
Compiling module xil_defaultlib.RAM64X1S_HD428
Compiling module xil_defaultlib.RAM64X1S_HD429
Compiling module xil_defaultlib.RAM64X1S_HD430
Compiling module xil_defaultlib.RAM64X1S_HD431
Compiling module xil_defaultlib.RAM64X1S_HD432
Compiling module xil_defaultlib.RAM64X1S_HD433
Compiling module xil_defaultlib.RAM64X1S_HD434
Compiling module xil_defaultlib.RAM64X1S_HD435
Compiling module xil_defaultlib.RAM64X1S_HD436
Compiling module xil_defaultlib.RAM64X1S_HD437
Compiling module xil_defaultlib.RAM64X1S_HD438
Compiling module xil_defaultlib.RAM64X1S_HD439
Compiling module xil_defaultlib.RAM64X1S_HD440
Compiling module xil_defaultlib.RAM64X1S_HD441
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Regn_4
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD442
Compiling module xil_defaultlib.IBUF_HD443
Compiling module xil_defaultlib.IBUF_HD444
Compiling module xil_defaultlib.IBUF_HD445
Compiling module xil_defaultlib.IBUF_HD446
Compiling module xil_defaultlib.IBUF_HD447
Compiling module xil_defaultlib.IBUF_HD448
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD449
Compiling module xil_defaultlib.IBUF_HD450
Compiling module xil_defaultlib.IBUF_HD451
Compiling module xil_defaultlib.IBUF_HD452
Compiling module xil_defaultlib.IBUF_HD453
Compiling module xil_defaultlib.IBUF_HD454
Compiling module xil_defaultlib.IBUF_HD455
Compiling module xil_defaultlib.IBUF_HD456
Compiling module xil_defaultlib.IBUF_HD457
Compiling module xil_defaultlib.IBUF_HD458
Compiling module xil_defaultlib.IBUF_HD459
Compiling module xil_defaultlib.IBUF_HD460
Compiling module xil_defaultlib.IBUF_HD461
Compiling module xil_defaultlib.IBUF_HD462
Compiling module xil_defaultlib.IBUF_HD463
Compiling module xil_defaultlib.IBUF_HD464
Compiling module xil_defaultlib.IBUF_HD465
Compiling module xil_defaultlib.IBUF_HD466
Compiling module xil_defaultlib.IBUF_HD467
Compiling module xil_defaultlib.IBUF_HD468
Compiling module xil_defaultlib.IBUF_HD469
Compiling module xil_defaultlib.IBUF_HD470
Compiling module xil_defaultlib.IBUF_HD471
Compiling module xil_defaultlib.IBUF_HD472
Compiling module xil_defaultlib.IBUF_HD473
Compiling module xil_defaultlib.IBUF_HD474
Compiling module xil_defaultlib.IBUF_HD475
Compiling module xil_defaultlib.IBUF_HD476
Compiling module xil_defaultlib.IBUF_HD477
Compiling module xil_defaultlib.IBUF_HD478
Compiling module xil_defaultlib.IBUF_HD479
Compiling module xil_defaultlib.IBUF_HD480
Compiling module xil_defaultlib.IBUF_HD481
Compiling module xil_defaultlib.IBUF_HD482
Compiling module xil_defaultlib.IBUF_HD483
Compiling module xil_defaultlib.IBUF_HD484
Compiling module xil_defaultlib.IBUF_HD485
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD486
Compiling module xil_defaultlib.IBUF_HD487
Compiling module xil_defaultlib.IBUF_HD488
Compiling module xil_defaultlib.IBUF_HD489
Compiling module xil_defaultlib.IBUF_HD490
Compiling module xil_defaultlib.IBUF_HD491
Compiling module xil_defaultlib.IBUF_HD492
Compiling module xil_defaultlib.IBUF_HD493
Compiling module xil_defaultlib.IBUF_HD494
Compiling module xil_defaultlib.IBUF_HD495
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:49 ; elapsed = 00:00:11 . Memory (MB): peak = 10595.008 ; gain = 0.000 ; free physical = 2756 ; free virtual = 3866
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 10595.008 ; gain = 0.000 ; free physical = 2730 ; free virtual = 3844
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:14 ; elapsed = 00:00:30 . Memory (MB): peak = 10595.008 ; gain = 32.191 ; free physical = 2730 ; free virtual = 3844
current_sim simulation_19
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 17
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 41
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 42
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 40
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 69
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 77
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 44
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 79
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 100
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 54
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 101
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 141
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 65
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 130
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 195
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_sim simulation_21
run all
Note: Xử lý hoàn tất
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 8110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8470 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8470 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 9010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 9010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 9070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'get_files' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD442
INFO: [VRFC 10-311] analyzing module IBUF_HD443
INFO: [VRFC 10-311] analyzing module IBUF_HD444
INFO: [VRFC 10-311] analyzing module IBUF_HD445
INFO: [VRFC 10-311] analyzing module IBUF_HD446
INFO: [VRFC 10-311] analyzing module IBUF_HD447
INFO: [VRFC 10-311] analyzing module IBUF_HD448
INFO: [VRFC 10-311] analyzing module IBUF_HD449
INFO: [VRFC 10-311] analyzing module IBUF_HD450
INFO: [VRFC 10-311] analyzing module IBUF_HD451
INFO: [VRFC 10-311] analyzing module IBUF_HD452
INFO: [VRFC 10-311] analyzing module IBUF_HD453
INFO: [VRFC 10-311] analyzing module IBUF_HD454
INFO: [VRFC 10-311] analyzing module IBUF_HD455
INFO: [VRFC 10-311] analyzing module IBUF_HD456
INFO: [VRFC 10-311] analyzing module IBUF_HD457
INFO: [VRFC 10-311] analyzing module IBUF_HD458
INFO: [VRFC 10-311] analyzing module IBUF_HD459
INFO: [VRFC 10-311] analyzing module IBUF_HD460
INFO: [VRFC 10-311] analyzing module IBUF_HD461
INFO: [VRFC 10-311] analyzing module IBUF_HD462
INFO: [VRFC 10-311] analyzing module IBUF_HD463
INFO: [VRFC 10-311] analyzing module IBUF_HD464
INFO: [VRFC 10-311] analyzing module IBUF_HD465
INFO: [VRFC 10-311] analyzing module IBUF_HD466
INFO: [VRFC 10-311] analyzing module IBUF_HD467
INFO: [VRFC 10-311] analyzing module IBUF_HD468
INFO: [VRFC 10-311] analyzing module IBUF_HD469
INFO: [VRFC 10-311] analyzing module IBUF_HD470
INFO: [VRFC 10-311] analyzing module IBUF_HD471
INFO: [VRFC 10-311] analyzing module IBUF_HD472
INFO: [VRFC 10-311] analyzing module IBUF_HD473
INFO: [VRFC 10-311] analyzing module IBUF_HD474
INFO: [VRFC 10-311] analyzing module IBUF_HD475
INFO: [VRFC 10-311] analyzing module IBUF_HD476
INFO: [VRFC 10-311] analyzing module IBUF_HD477
INFO: [VRFC 10-311] analyzing module IBUF_HD478
INFO: [VRFC 10-311] analyzing module IBUF_HD479
INFO: [VRFC 10-311] analyzing module IBUF_HD480
INFO: [VRFC 10-311] analyzing module IBUF_HD481
INFO: [VRFC 10-311] analyzing module IBUF_HD482
INFO: [VRFC 10-311] analyzing module IBUF_HD483
INFO: [VRFC 10-311] analyzing module IBUF_HD484
INFO: [VRFC 10-311] analyzing module IBUF_HD485
INFO: [VRFC 10-311] analyzing module IBUF_HD486
INFO: [VRFC 10-311] analyzing module IBUF_HD487
INFO: [VRFC 10-311] analyzing module IBUF_HD488
INFO: [VRFC 10-311] analyzing module IBUF_HD489
INFO: [VRFC 10-311] analyzing module IBUF_HD490
INFO: [VRFC 10-311] analyzing module IBUF_HD491
INFO: [VRFC 10-311] analyzing module IBUF_HD492
INFO: [VRFC 10-311] analyzing module IBUF_HD493
INFO: [VRFC 10-311] analyzing module IBUF_HD494
INFO: [VRFC 10-311] analyzing module IBUF_HD495
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD397
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD398
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD399
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD400
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD401
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD402
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD403
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD404
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD405
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD406
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD407
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD408
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD409
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD410
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD411
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD412
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD413
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD414
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD415
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD416
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD417
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD418
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD419
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD420
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD421
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD422
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD423
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD424
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD425
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD426
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD427
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD428
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD429
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD430
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD431
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD432
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD433
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD434
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD435
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD436
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD437
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD438
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD439
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD440
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD441
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module Regn_4
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD397
Compiling module xil_defaultlib.RAM128X1S_HD398
Compiling module xil_defaultlib.RAM128X1S_HD399
Compiling module xil_defaultlib.RAM128X1S_HD400
Compiling module xil_defaultlib.RAM128X1S_HD401
Compiling module xil_defaultlib.RAM128X1S_HD402
Compiling module xil_defaultlib.RAM128X1S_HD403
Compiling module xil_defaultlib.RAM128X1S_HD404
Compiling module xil_defaultlib.RAM128X1S_HD405
Compiling module xil_defaultlib.RAM128X1S_HD406
Compiling module xil_defaultlib.RAM128X1S_HD407
Compiling module xil_defaultlib.RAM128X1S_HD408
Compiling module xil_defaultlib.RAM128X1S_HD409
Compiling module xil_defaultlib.RAM128X1S_HD410
Compiling module xil_defaultlib.RAM128X1S_HD411
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD412
Compiling module xil_defaultlib.RAM32X1S_HD413
Compiling module xil_defaultlib.RAM32X1S_HD414
Compiling module xil_defaultlib.RAM32X1S_HD415
Compiling module xil_defaultlib.RAM32X1S_HD416
Compiling module xil_defaultlib.RAM32X1S_HD417
Compiling module xil_defaultlib.RAM32X1S_HD418
Compiling module xil_defaultlib.RAM32X1S_HD419
Compiling module xil_defaultlib.RAM32X1S_HD420
Compiling module xil_defaultlib.RAM32X1S_HD421
Compiling module xil_defaultlib.RAM32X1S_HD422
Compiling module xil_defaultlib.RAM32X1S_HD423
Compiling module xil_defaultlib.RAM32X1S_HD424
Compiling module xil_defaultlib.RAM32X1S_HD425
Compiling module xil_defaultlib.RAM32X1S_HD426
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD427
Compiling module xil_defaultlib.RAM64X1S_HD428
Compiling module xil_defaultlib.RAM64X1S_HD429
Compiling module xil_defaultlib.RAM64X1S_HD430
Compiling module xil_defaultlib.RAM64X1S_HD431
Compiling module xil_defaultlib.RAM64X1S_HD432
Compiling module xil_defaultlib.RAM64X1S_HD433
Compiling module xil_defaultlib.RAM64X1S_HD434
Compiling module xil_defaultlib.RAM64X1S_HD435
Compiling module xil_defaultlib.RAM64X1S_HD436
Compiling module xil_defaultlib.RAM64X1S_HD437
Compiling module xil_defaultlib.RAM64X1S_HD438
Compiling module xil_defaultlib.RAM64X1S_HD439
Compiling module xil_defaultlib.RAM64X1S_HD440
Compiling module xil_defaultlib.RAM64X1S_HD441
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Regn_4
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD442
Compiling module xil_defaultlib.IBUF_HD443
Compiling module xil_defaultlib.IBUF_HD444
Compiling module xil_defaultlib.IBUF_HD445
Compiling module xil_defaultlib.IBUF_HD446
Compiling module xil_defaultlib.IBUF_HD447
Compiling module xil_defaultlib.IBUF_HD448
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD449
Compiling module xil_defaultlib.IBUF_HD450
Compiling module xil_defaultlib.IBUF_HD451
Compiling module xil_defaultlib.IBUF_HD452
Compiling module xil_defaultlib.IBUF_HD453
Compiling module xil_defaultlib.IBUF_HD454
Compiling module xil_defaultlib.IBUF_HD455
Compiling module xil_defaultlib.IBUF_HD456
Compiling module xil_defaultlib.IBUF_HD457
Compiling module xil_defaultlib.IBUF_HD458
Compiling module xil_defaultlib.IBUF_HD459
Compiling module xil_defaultlib.IBUF_HD460
Compiling module xil_defaultlib.IBUF_HD461
Compiling module xil_defaultlib.IBUF_HD462
Compiling module xil_defaultlib.IBUF_HD463
Compiling module xil_defaultlib.IBUF_HD464
Compiling module xil_defaultlib.IBUF_HD465
Compiling module xil_defaultlib.IBUF_HD466
Compiling module xil_defaultlib.IBUF_HD467
Compiling module xil_defaultlib.IBUF_HD468
Compiling module xil_defaultlib.IBUF_HD469
Compiling module xil_defaultlib.IBUF_HD470
Compiling module xil_defaultlib.IBUF_HD471
Compiling module xil_defaultlib.IBUF_HD472
Compiling module xil_defaultlib.IBUF_HD473
Compiling module xil_defaultlib.IBUF_HD474
Compiling module xil_defaultlib.IBUF_HD475
Compiling module xil_defaultlib.IBUF_HD476
Compiling module xil_defaultlib.IBUF_HD477
Compiling module xil_defaultlib.IBUF_HD478
Compiling module xil_defaultlib.IBUF_HD479
Compiling module xil_defaultlib.IBUF_HD480
Compiling module xil_defaultlib.IBUF_HD481
Compiling module xil_defaultlib.IBUF_HD482
Compiling module xil_defaultlib.IBUF_HD483
Compiling module xil_defaultlib.IBUF_HD484
Compiling module xil_defaultlib.IBUF_HD485
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD486
Compiling module xil_defaultlib.IBUF_HD487
Compiling module xil_defaultlib.IBUF_HD488
Compiling module xil_defaultlib.IBUF_HD489
Compiling module xil_defaultlib.IBUF_HD490
Compiling module xil_defaultlib.IBUF_HD491
Compiling module xil_defaultlib.IBUF_HD492
Compiling module xil_defaultlib.IBUF_HD493
Compiling module xil_defaultlib.IBUF_HD494
Compiling module xil_defaultlib.IBUF_HD495
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:56 ; elapsed = 00:00:13 . Memory (MB): peak = 10595.008 ; gain = 0.000 ; free physical = 2685 ; free virtual = 3847
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:56 ; elapsed = 00:00:13 . Memory (MB): peak = 10595.008 ; gain = 0.000 ; free physical = 2685 ; free virtual = 3847
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:01:10 ; elapsed = 00:00:20 . Memory (MB): peak = 10595.008 ; gain = 0.000 ; free physical = 2670 ; free virtual = 3832
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7470 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7470 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7510 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD442
INFO: [VRFC 10-311] analyzing module IBUF_HD443
INFO: [VRFC 10-311] analyzing module IBUF_HD444
INFO: [VRFC 10-311] analyzing module IBUF_HD445
INFO: [VRFC 10-311] analyzing module IBUF_HD446
INFO: [VRFC 10-311] analyzing module IBUF_HD447
INFO: [VRFC 10-311] analyzing module IBUF_HD448
INFO: [VRFC 10-311] analyzing module IBUF_HD449
INFO: [VRFC 10-311] analyzing module IBUF_HD450
INFO: [VRFC 10-311] analyzing module IBUF_HD451
INFO: [VRFC 10-311] analyzing module IBUF_HD452
INFO: [VRFC 10-311] analyzing module IBUF_HD453
INFO: [VRFC 10-311] analyzing module IBUF_HD454
INFO: [VRFC 10-311] analyzing module IBUF_HD455
INFO: [VRFC 10-311] analyzing module IBUF_HD456
INFO: [VRFC 10-311] analyzing module IBUF_HD457
INFO: [VRFC 10-311] analyzing module IBUF_HD458
INFO: [VRFC 10-311] analyzing module IBUF_HD459
INFO: [VRFC 10-311] analyzing module IBUF_HD460
INFO: [VRFC 10-311] analyzing module IBUF_HD461
INFO: [VRFC 10-311] analyzing module IBUF_HD462
INFO: [VRFC 10-311] analyzing module IBUF_HD463
INFO: [VRFC 10-311] analyzing module IBUF_HD464
INFO: [VRFC 10-311] analyzing module IBUF_HD465
INFO: [VRFC 10-311] analyzing module IBUF_HD466
INFO: [VRFC 10-311] analyzing module IBUF_HD467
INFO: [VRFC 10-311] analyzing module IBUF_HD468
INFO: [VRFC 10-311] analyzing module IBUF_HD469
INFO: [VRFC 10-311] analyzing module IBUF_HD470
INFO: [VRFC 10-311] analyzing module IBUF_HD471
INFO: [VRFC 10-311] analyzing module IBUF_HD472
INFO: [VRFC 10-311] analyzing module IBUF_HD473
INFO: [VRFC 10-311] analyzing module IBUF_HD474
INFO: [VRFC 10-311] analyzing module IBUF_HD475
INFO: [VRFC 10-311] analyzing module IBUF_HD476
INFO: [VRFC 10-311] analyzing module IBUF_HD477
INFO: [VRFC 10-311] analyzing module IBUF_HD478
INFO: [VRFC 10-311] analyzing module IBUF_HD479
INFO: [VRFC 10-311] analyzing module IBUF_HD480
INFO: [VRFC 10-311] analyzing module IBUF_HD481
INFO: [VRFC 10-311] analyzing module IBUF_HD482
INFO: [VRFC 10-311] analyzing module IBUF_HD483
INFO: [VRFC 10-311] analyzing module IBUF_HD484
INFO: [VRFC 10-311] analyzing module IBUF_HD485
INFO: [VRFC 10-311] analyzing module IBUF_HD486
INFO: [VRFC 10-311] analyzing module IBUF_HD487
INFO: [VRFC 10-311] analyzing module IBUF_HD488
INFO: [VRFC 10-311] analyzing module IBUF_HD489
INFO: [VRFC 10-311] analyzing module IBUF_HD490
INFO: [VRFC 10-311] analyzing module IBUF_HD491
INFO: [VRFC 10-311] analyzing module IBUF_HD492
INFO: [VRFC 10-311] analyzing module IBUF_HD493
INFO: [VRFC 10-311] analyzing module IBUF_HD494
INFO: [VRFC 10-311] analyzing module IBUF_HD495
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD397
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD398
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD399
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD400
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD401
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD402
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD403
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD404
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD405
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD406
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD407
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD408
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD409
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD410
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD411
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD412
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD413
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD414
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD415
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD416
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD417
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD418
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD419
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD420
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD421
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD422
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD423
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD424
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD425
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD426
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD427
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD428
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD429
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD430
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD431
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD432
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD433
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD434
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD435
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD436
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD437
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD438
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD439
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD440
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD441
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module Regn_4
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD397
Compiling module xil_defaultlib.RAM128X1S_HD398
Compiling module xil_defaultlib.RAM128X1S_HD399
Compiling module xil_defaultlib.RAM128X1S_HD400
Compiling module xil_defaultlib.RAM128X1S_HD401
Compiling module xil_defaultlib.RAM128X1S_HD402
Compiling module xil_defaultlib.RAM128X1S_HD403
Compiling module xil_defaultlib.RAM128X1S_HD404
Compiling module xil_defaultlib.RAM128X1S_HD405
Compiling module xil_defaultlib.RAM128X1S_HD406
Compiling module xil_defaultlib.RAM128X1S_HD407
Compiling module xil_defaultlib.RAM128X1S_HD408
Compiling module xil_defaultlib.RAM128X1S_HD409
Compiling module xil_defaultlib.RAM128X1S_HD410
Compiling module xil_defaultlib.RAM128X1S_HD411
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD412
Compiling module xil_defaultlib.RAM32X1S_HD413
Compiling module xil_defaultlib.RAM32X1S_HD414
Compiling module xil_defaultlib.RAM32X1S_HD415
Compiling module xil_defaultlib.RAM32X1S_HD416
Compiling module xil_defaultlib.RAM32X1S_HD417
Compiling module xil_defaultlib.RAM32X1S_HD418
Compiling module xil_defaultlib.RAM32X1S_HD419
Compiling module xil_defaultlib.RAM32X1S_HD420
Compiling module xil_defaultlib.RAM32X1S_HD421
Compiling module xil_defaultlib.RAM32X1S_HD422
Compiling module xil_defaultlib.RAM32X1S_HD423
Compiling module xil_defaultlib.RAM32X1S_HD424
Compiling module xil_defaultlib.RAM32X1S_HD425
Compiling module xil_defaultlib.RAM32X1S_HD426
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD427
Compiling module xil_defaultlib.RAM64X1S_HD428
Compiling module xil_defaultlib.RAM64X1S_HD429
Compiling module xil_defaultlib.RAM64X1S_HD430
Compiling module xil_defaultlib.RAM64X1S_HD431
Compiling module xil_defaultlib.RAM64X1S_HD432
Compiling module xil_defaultlib.RAM64X1S_HD433
Compiling module xil_defaultlib.RAM64X1S_HD434
Compiling module xil_defaultlib.RAM64X1S_HD435
Compiling module xil_defaultlib.RAM64X1S_HD436
Compiling module xil_defaultlib.RAM64X1S_HD437
Compiling module xil_defaultlib.RAM64X1S_HD438
Compiling module xil_defaultlib.RAM64X1S_HD439
Compiling module xil_defaultlib.RAM64X1S_HD440
Compiling module xil_defaultlib.RAM64X1S_HD441
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Regn_4
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD442
Compiling module xil_defaultlib.IBUF_HD443
Compiling module xil_defaultlib.IBUF_HD444
Compiling module xil_defaultlib.IBUF_HD445
Compiling module xil_defaultlib.IBUF_HD446
Compiling module xil_defaultlib.IBUF_HD447
Compiling module xil_defaultlib.IBUF_HD448
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD449
Compiling module xil_defaultlib.IBUF_HD450
Compiling module xil_defaultlib.IBUF_HD451
Compiling module xil_defaultlib.IBUF_HD452
Compiling module xil_defaultlib.IBUF_HD453
Compiling module xil_defaultlib.IBUF_HD454
Compiling module xil_defaultlib.IBUF_HD455
Compiling module xil_defaultlib.IBUF_HD456
Compiling module xil_defaultlib.IBUF_HD457
Compiling module xil_defaultlib.IBUF_HD458
Compiling module xil_defaultlib.IBUF_HD459
Compiling module xil_defaultlib.IBUF_HD460
Compiling module xil_defaultlib.IBUF_HD461
Compiling module xil_defaultlib.IBUF_HD462
Compiling module xil_defaultlib.IBUF_HD463
Compiling module xil_defaultlib.IBUF_HD464
Compiling module xil_defaultlib.IBUF_HD465
Compiling module xil_defaultlib.IBUF_HD466
Compiling module xil_defaultlib.IBUF_HD467
Compiling module xil_defaultlib.IBUF_HD468
Compiling module xil_defaultlib.IBUF_HD469
Compiling module xil_defaultlib.IBUF_HD470
Compiling module xil_defaultlib.IBUF_HD471
Compiling module xil_defaultlib.IBUF_HD472
Compiling module xil_defaultlib.IBUF_HD473
Compiling module xil_defaultlib.IBUF_HD474
Compiling module xil_defaultlib.IBUF_HD475
Compiling module xil_defaultlib.IBUF_HD476
Compiling module xil_defaultlib.IBUF_HD477
Compiling module xil_defaultlib.IBUF_HD478
Compiling module xil_defaultlib.IBUF_HD479
Compiling module xil_defaultlib.IBUF_HD480
Compiling module xil_defaultlib.IBUF_HD481
Compiling module xil_defaultlib.IBUF_HD482
Compiling module xil_defaultlib.IBUF_HD483
Compiling module xil_defaultlib.IBUF_HD484
Compiling module xil_defaultlib.IBUF_HD485
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD486
Compiling module xil_defaultlib.IBUF_HD487
Compiling module xil_defaultlib.IBUF_HD488
Compiling module xil_defaultlib.IBUF_HD489
Compiling module xil_defaultlib.IBUF_HD490
Compiling module xil_defaultlib.IBUF_HD491
Compiling module xil_defaultlib.IBUF_HD492
Compiling module xil_defaultlib.IBUF_HD493
Compiling module xil_defaultlib.IBUF_HD494
Compiling module xil_defaultlib.IBUF_HD495
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 10595.008 ; gain = 0.000 ; free physical = 2694 ; free virtual = 3855
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 10595.008 ; gain = 0.000 ; free physical = 2694 ; free virtual = 3855
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 11 19:00:03 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_2/project_2.runs/synth_1/runme.log
[Wed Jun 11 19:00:03 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_2/project_2.runs/impl_1/runme.log
current_sim simulation_19
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 10595.902 ; gain = 0.895 ; free physical = 748 ; free virtual = 2128
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 10669.934 ; gain = 0.000 ; free physical = 2954 ; free virtual = 3848
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10669.934 ; gain = 0.000 ; free physical = 2960 ; free virtual = 3856
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-1471] type error near base_input ; current type integer; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/tb.vhd:117]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-1471] type error near base_input ; current type integer; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/tb.vhd:117]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-1471] type error near base_input ; current type integer; expected type std_logic_vector [/home/hieu/workspace/vhdl_pj_end/tb.vhd:117]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10669.934 ; gain = 0.000 ; free physical = 2957 ; free virtual = 3856
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 10669.934 ; gain = 0.000 ; free physical = 2954 ; free virtual = 3853
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7470 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7470 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 7710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 7830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8430 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 9030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 9030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 9090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'unsigned' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:126]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/home/hieu/workspace/vhdl_pj_end/tb.vhd:126]
ERROR: [VRFC 10-2989] 'img_wd' is not declared [/home/hieu/workspace/vhdl_pj_end/tb.vhd:126]
ERROR: [VRFC 10-3559] near 'unsigned' ; type conversion expression type cannot be determined uniquely [/home/hieu/workspace/vhdl_pj_end/tb.vhd:126]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'unsigned' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:126]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/home/hieu/workspace/vhdl_pj_end/tb.vhd:126]
ERROR: [VRFC 10-2989] 'img_wd' is not declared [/home/hieu/workspace/vhdl_pj_end/tb.vhd:126]
ERROR: [VRFC 10-3559] near 'unsigned' ; type conversion expression type cannot be determined uniquely [/home/hieu/workspace/vhdl_pj_end/tb.vhd:126]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10669.934 ; gain = 0.000 ; free physical = 2946 ; free virtual = 3850
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10669.934 ; gain = 0.000 ; free physical = 2949 ; free virtual = 3856
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6620 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6620 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6660 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6660 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6700 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6700 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6740 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6740 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6780 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6780 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6820 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6820 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6860 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6860 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6900 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6900 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6940 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6940 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6980 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 6980 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7020 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7020 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7060 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7060 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7100 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7100 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7140 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7140 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7180 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7180 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7220 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7220 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7260 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7260 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7300 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7300 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7340 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 7340 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7380 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 7380 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7420 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 7420 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7460 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7460 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7500 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7500 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7540 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 7540 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7580 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 7580 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7620 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 7620 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7660 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 7660 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7700 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 7700 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7740 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7740 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7780 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7780 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7820 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 7820 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7860 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 7860 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7900 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 7900 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7940 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 7940 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7980 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 7980 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8020 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8020 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8060 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8060 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8100 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8100 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8140 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8140 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8180 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8180 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8220 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8220 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8260 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8260 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 10669.934 ; gain = 0.000 ; free physical = 2946 ; free virtual = 3853
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6620 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6620 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6660 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6660 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6700 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6700 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6740 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6740 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6780 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6780 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6820 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6820 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6860 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6860 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6900 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6900 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6940 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6940 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6980 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 6980 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7020 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7020 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7060 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7060 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7100 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7100 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7140 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7140 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7180 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7180 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7220 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7220 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7260 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7260 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7300 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7300 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7340 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 7340 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7380 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 7380 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7420 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 7420 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7460 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7460 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7500 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7500 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7540 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 7540 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7580 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 7580 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7620 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 7620 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7660 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 7660 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7700 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 7700 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7740 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7740 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7780 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7780 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7820 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 7820 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7860 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 7860 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7900 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 7900 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7940 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 7940 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7980 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 7980 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8020 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8020 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8060 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8060 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8100 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8100 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8140 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8140 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8180 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8180 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8220 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8220 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8260 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8260 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 10684.953 ; gain = 8.000 ; free physical = 2939 ; free virtual = 3848
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7450 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7490 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7530 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 10689.953 ; gain = 5.000 ; free physical = 2825 ; free virtual = 3835
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 10710.961 ; gain = 8.000 ; free physical = 2921 ; free virtual = 3837
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6590 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6610 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6630 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6650 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6670 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6690 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6710 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6730 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6750 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6770 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6790 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6810 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6830 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6850 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6870 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6890 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6910 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6930 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6950 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6970 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6990 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7010 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7030 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7050 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7070 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7090 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7110 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7130 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7150 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7170 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7190 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7210 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7230 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7250 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7270 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7290 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7310 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7330 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7350 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7370 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7390 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7410 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-4982] syntax error near '#' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:129]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10737.977 ; gain = 10.996 ; free physical = 2930 ; free virtual = 3846
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6591 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6591 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6611 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6611 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6631 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6631 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6651 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6651 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6671 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6671 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6691 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6691 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6711 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6711 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6731 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6731 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6751 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6751 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6771 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 6771 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6791 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 6791 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6811 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 6811 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6831 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 6831 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6851 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 6851 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6871 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6871 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6891 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6891 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6911 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 6911 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6931 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 6931 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6951 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 6951 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6971 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 6971 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6991 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 6991 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7011 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7011 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7031 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7031 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7051 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 7051 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7071 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 7071 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7091 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 7091 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7111 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 7111 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7131 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 7131 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7151 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7151 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7171 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7171 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7191 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 7191 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7211 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 7211 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7231 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 7231 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7251 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 7251 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7271 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 7271 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7291 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7291 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7311 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7311 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7331 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 7331 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7351 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 7351 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7371 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 7371 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7391 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 7391 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7411 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 7411 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 10753.984 ; gain = 8.000 ; free physical = 2924 ; free virtual = 3842
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6591 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6591 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6611 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6611 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6631 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6631 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6651 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6651 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6671 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6671 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6691 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6691 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6711 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6711 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6731 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6731 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6751 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6751 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6771 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 6771 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6791 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 6791 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6811 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 6811 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6831 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 6831 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6851 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 6851 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6871 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6871 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6891 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6891 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6911 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 6911 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6931 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 6931 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6951 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 6951 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6971 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 6971 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6991 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 6991 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7011 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 7011 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7031 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7031 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7051 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 7051 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7071 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 7071 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7091 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 7091 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7111 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 7111 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7131 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 7131 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7151 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 7151 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7171 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7171 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7191 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 7191 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7211 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 7211 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7231 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 7231 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7251 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 7251 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7271 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 7271 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7291 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7291 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7311 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7311 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7331 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 7331 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7351 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 7351 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7371 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 7371 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7391 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 7391 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7411 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 7411 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 10769.992 ; gain = 3.000 ; free physical = 2929 ; free virtual = 3846
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 10769.992 ; gain = 0.000 ; free physical = 2921 ; free virtual = 3839
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 10786.000 ; gain = 7.992 ; free physical = 2922 ; free virtual = 3842
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 10802.008 ; gain = 2.992 ; free physical = 2916 ; free virtual = 3836
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/tb_IntegralImage/clk}} {{/tb_IntegralImage/rst}} {{/tb_IntegralImage/Start}} {{/tb_IntegralImage/Done}} {{/tb_IntegralImage/base_input_addr}} {{/tb_IntegralImage/base_output_addr}} {{/tb_IntegralImage/mem_addr}} {{/tb_IntegralImage/Data_in}} {{/tb_IntegralImage/Data_out}} {{/tb_IntegralImage/WE}} {{/tb_IntegralImage/RE}} {{/tb_IntegralImage/IMAGE_WIDTH}} {{/tb_IntegralImage/IMAGE_HEIGHT}} {{/tb_IntegralImage/size_error_o}} {{/tb_IntegralImage/output_captured}} {{/tb_IntegralImage/DATA_WIDTH}} {{/tb_IntegralImage/ADDR_WIDTH}} {{/tb_IntegralImage/IMG_W}} {{/tb_IntegralImage/IMG_H}} {{/tb_IntegralImage/BASE_INPUT}} {{/tb_IntegralImage/BASE_OUTPUT}} {{/tb_IntegralImage/CLK_PERIOD}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 10802.008 ; gain = 0.000 ; free physical = 2913 ; free virtual = 3834
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/behav/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10810.012 ; gain = 8.000 ; free physical = 2916 ; free virtual = 3837
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = 0
Time: 6611 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6651 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6691 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6731 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6771 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6811 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6851 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6891 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 6931 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 6971 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7011 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7051 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7091 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7131 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7171 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7211 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 7251 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 7291 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7331 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7371 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 7411 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 7451 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 7491 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 7531 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7571 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7611 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 7651 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 7691 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 7731 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 7771 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7811 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7851 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 7891 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 7931 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 7971 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8011 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_sim simulation_21
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
close_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 10810.023 ; gain = 0.000 ; free physical = 3090 ; free virtual = 4078
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10810.023 ; gain = 0.000 ; free physical = 3084 ; free virtual = 4073
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.88 . Memory (MB): peak = 10810.023 ; gain = 0.000 ; free physical = 2964 ; free virtual = 3961
Restored from archive | CPU: 1.000000 secs | Memory: 0.563499 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.92 . Memory (MB): peak = 10810.023 ; gain = 0.000 ; free physical = 2964 ; free virtual = 3961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10810.023 ; gain = 0.000 ; free physical = 2964 ; free virtual = 3962
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 55 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 10810.023 ; gain = 0.000 ; free physical = 2806 ; free virtual = 3806
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD541
INFO: [VRFC 10-311] analyzing module IBUF_HD542
INFO: [VRFC 10-311] analyzing module IBUF_HD543
INFO: [VRFC 10-311] analyzing module IBUF_HD544
INFO: [VRFC 10-311] analyzing module IBUF_HD545
INFO: [VRFC 10-311] analyzing module IBUF_HD546
INFO: [VRFC 10-311] analyzing module IBUF_HD547
INFO: [VRFC 10-311] analyzing module IBUF_HD548
INFO: [VRFC 10-311] analyzing module IBUF_HD549
INFO: [VRFC 10-311] analyzing module IBUF_HD550
INFO: [VRFC 10-311] analyzing module IBUF_HD551
INFO: [VRFC 10-311] analyzing module IBUF_HD552
INFO: [VRFC 10-311] analyzing module IBUF_HD553
INFO: [VRFC 10-311] analyzing module IBUF_HD554
INFO: [VRFC 10-311] analyzing module IBUF_HD555
INFO: [VRFC 10-311] analyzing module IBUF_HD556
INFO: [VRFC 10-311] analyzing module IBUF_HD557
INFO: [VRFC 10-311] analyzing module IBUF_HD558
INFO: [VRFC 10-311] analyzing module IBUF_HD559
INFO: [VRFC 10-311] analyzing module IBUF_HD560
INFO: [VRFC 10-311] analyzing module IBUF_HD561
INFO: [VRFC 10-311] analyzing module IBUF_HD562
INFO: [VRFC 10-311] analyzing module IBUF_HD563
INFO: [VRFC 10-311] analyzing module IBUF_HD564
INFO: [VRFC 10-311] analyzing module IBUF_HD565
INFO: [VRFC 10-311] analyzing module IBUF_HD566
INFO: [VRFC 10-311] analyzing module IBUF_HD567
INFO: [VRFC 10-311] analyzing module IBUF_HD568
INFO: [VRFC 10-311] analyzing module IBUF_HD569
INFO: [VRFC 10-311] analyzing module IBUF_HD570
INFO: [VRFC 10-311] analyzing module IBUF_HD571
INFO: [VRFC 10-311] analyzing module IBUF_HD572
INFO: [VRFC 10-311] analyzing module IBUF_HD573
INFO: [VRFC 10-311] analyzing module IBUF_HD574
INFO: [VRFC 10-311] analyzing module IBUF_HD575
INFO: [VRFC 10-311] analyzing module IBUF_HD576
INFO: [VRFC 10-311] analyzing module IBUF_HD577
INFO: [VRFC 10-311] analyzing module IBUF_HD578
INFO: [VRFC 10-311] analyzing module IBUF_HD579
INFO: [VRFC 10-311] analyzing module IBUF_HD580
INFO: [VRFC 10-311] analyzing module IBUF_HD581
INFO: [VRFC 10-311] analyzing module IBUF_HD582
INFO: [VRFC 10-311] analyzing module IBUF_HD583
INFO: [VRFC 10-311] analyzing module IBUF_HD584
INFO: [VRFC 10-311] analyzing module IBUF_HD585
INFO: [VRFC 10-311] analyzing module IBUF_HD586
INFO: [VRFC 10-311] analyzing module IBUF_HD587
INFO: [VRFC 10-311] analyzing module IBUF_HD588
INFO: [VRFC 10-311] analyzing module IBUF_HD589
INFO: [VRFC 10-311] analyzing module IBUF_HD590
INFO: [VRFC 10-311] analyzing module IBUF_HD591
INFO: [VRFC 10-311] analyzing module IBUF_HD592
INFO: [VRFC 10-311] analyzing module IBUF_HD593
INFO: [VRFC 10-311] analyzing module IBUF_HD594
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD496
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD497
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD498
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD499
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD500
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD501
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD502
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD503
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD504
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD505
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD506
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD507
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD508
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD509
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD510
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD511
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD512
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD513
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD514
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD515
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD516
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD517
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD518
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD519
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD520
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD521
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD522
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD523
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD524
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD525
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD526
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD527
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD528
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD529
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD530
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD531
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD532
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD533
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD534
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD535
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD536
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD537
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD538
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD539
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD540
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD496
Compiling module xil_defaultlib.RAM128X1S_HD497
Compiling module xil_defaultlib.RAM128X1S_HD498
Compiling module xil_defaultlib.RAM128X1S_HD499
Compiling module xil_defaultlib.RAM128X1S_HD500
Compiling module xil_defaultlib.RAM128X1S_HD501
Compiling module xil_defaultlib.RAM128X1S_HD502
Compiling module xil_defaultlib.RAM128X1S_HD503
Compiling module xil_defaultlib.RAM128X1S_HD504
Compiling module xil_defaultlib.RAM128X1S_HD505
Compiling module xil_defaultlib.RAM128X1S_HD506
Compiling module xil_defaultlib.RAM128X1S_HD507
Compiling module xil_defaultlib.RAM128X1S_HD508
Compiling module xil_defaultlib.RAM128X1S_HD509
Compiling module xil_defaultlib.RAM128X1S_HD510
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD511
Compiling module xil_defaultlib.RAM32X1S_HD512
Compiling module xil_defaultlib.RAM32X1S_HD513
Compiling module xil_defaultlib.RAM32X1S_HD514
Compiling module xil_defaultlib.RAM32X1S_HD515
Compiling module xil_defaultlib.RAM32X1S_HD516
Compiling module xil_defaultlib.RAM32X1S_HD517
Compiling module xil_defaultlib.RAM32X1S_HD518
Compiling module xil_defaultlib.RAM32X1S_HD519
Compiling module xil_defaultlib.RAM32X1S_HD520
Compiling module xil_defaultlib.RAM32X1S_HD521
Compiling module xil_defaultlib.RAM32X1S_HD522
Compiling module xil_defaultlib.RAM32X1S_HD523
Compiling module xil_defaultlib.RAM32X1S_HD524
Compiling module xil_defaultlib.RAM32X1S_HD525
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD526
Compiling module xil_defaultlib.RAM64X1S_HD527
Compiling module xil_defaultlib.RAM64X1S_HD528
Compiling module xil_defaultlib.RAM64X1S_HD529
Compiling module xil_defaultlib.RAM64X1S_HD530
Compiling module xil_defaultlib.RAM64X1S_HD531
Compiling module xil_defaultlib.RAM64X1S_HD532
Compiling module xil_defaultlib.RAM64X1S_HD533
Compiling module xil_defaultlib.RAM64X1S_HD534
Compiling module xil_defaultlib.RAM64X1S_HD535
Compiling module xil_defaultlib.RAM64X1S_HD536
Compiling module xil_defaultlib.RAM64X1S_HD537
Compiling module xil_defaultlib.RAM64X1S_HD538
Compiling module xil_defaultlib.RAM64X1S_HD539
Compiling module xil_defaultlib.RAM64X1S_HD540
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD541
Compiling module xil_defaultlib.IBUF_HD542
Compiling module xil_defaultlib.IBUF_HD543
Compiling module xil_defaultlib.IBUF_HD544
Compiling module xil_defaultlib.IBUF_HD545
Compiling module xil_defaultlib.IBUF_HD546
Compiling module xil_defaultlib.IBUF_HD547
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD548
Compiling module xil_defaultlib.IBUF_HD549
Compiling module xil_defaultlib.IBUF_HD550
Compiling module xil_defaultlib.IBUF_HD551
Compiling module xil_defaultlib.IBUF_HD552
Compiling module xil_defaultlib.IBUF_HD553
Compiling module xil_defaultlib.IBUF_HD554
Compiling module xil_defaultlib.IBUF_HD555
Compiling module xil_defaultlib.IBUF_HD556
Compiling module xil_defaultlib.IBUF_HD557
Compiling module xil_defaultlib.IBUF_HD558
Compiling module xil_defaultlib.IBUF_HD559
Compiling module xil_defaultlib.IBUF_HD560
Compiling module xil_defaultlib.IBUF_HD561
Compiling module xil_defaultlib.IBUF_HD562
Compiling module xil_defaultlib.IBUF_HD563
Compiling module xil_defaultlib.IBUF_HD564
Compiling module xil_defaultlib.IBUF_HD565
Compiling module xil_defaultlib.IBUF_HD566
Compiling module xil_defaultlib.IBUF_HD567
Compiling module xil_defaultlib.IBUF_HD568
Compiling module xil_defaultlib.IBUF_HD569
Compiling module xil_defaultlib.IBUF_HD570
Compiling module xil_defaultlib.IBUF_HD571
Compiling module xil_defaultlib.IBUF_HD572
Compiling module xil_defaultlib.IBUF_HD573
Compiling module xil_defaultlib.IBUF_HD574
Compiling module xil_defaultlib.IBUF_HD575
Compiling module xil_defaultlib.IBUF_HD576
Compiling module xil_defaultlib.IBUF_HD577
Compiling module xil_defaultlib.IBUF_HD578
Compiling module xil_defaultlib.IBUF_HD579
Compiling module xil_defaultlib.IBUF_HD580
Compiling module xil_defaultlib.IBUF_HD581
Compiling module xil_defaultlib.IBUF_HD582
Compiling module xil_defaultlib.IBUF_HD583
Compiling module xil_defaultlib.IBUF_HD584
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD585
Compiling module xil_defaultlib.IBUF_HD586
Compiling module xil_defaultlib.IBUF_HD587
Compiling module xil_defaultlib.IBUF_HD588
Compiling module xil_defaultlib.IBUF_HD589
Compiling module xil_defaultlib.IBUF_HD590
Compiling module xil_defaultlib.IBUF_HD591
Compiling module xil_defaultlib.IBUF_HD592
Compiling module xil_defaultlib.IBUF_HD593
Compiling module xil_defaultlib.IBUF_HD594
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:01:13 ; elapsed = 00:00:18 . Memory (MB): peak = 10876.039 ; gain = 0.000 ; free physical = 2757 ; free virtual = 3806
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 10876.039 ; gain = 0.000 ; free physical = 2736 ; free virtual = 3792
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:13 ; elapsed = 00:00:56 . Memory (MB): peak = 10876.039 ; gain = 66.016 ; free physical = 2736 ; free virtual = 3792
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD541
INFO: [VRFC 10-311] analyzing module IBUF_HD542
INFO: [VRFC 10-311] analyzing module IBUF_HD543
INFO: [VRFC 10-311] analyzing module IBUF_HD544
INFO: [VRFC 10-311] analyzing module IBUF_HD545
INFO: [VRFC 10-311] analyzing module IBUF_HD546
INFO: [VRFC 10-311] analyzing module IBUF_HD547
INFO: [VRFC 10-311] analyzing module IBUF_HD548
INFO: [VRFC 10-311] analyzing module IBUF_HD549
INFO: [VRFC 10-311] analyzing module IBUF_HD550
INFO: [VRFC 10-311] analyzing module IBUF_HD551
INFO: [VRFC 10-311] analyzing module IBUF_HD552
INFO: [VRFC 10-311] analyzing module IBUF_HD553
INFO: [VRFC 10-311] analyzing module IBUF_HD554
INFO: [VRFC 10-311] analyzing module IBUF_HD555
INFO: [VRFC 10-311] analyzing module IBUF_HD556
INFO: [VRFC 10-311] analyzing module IBUF_HD557
INFO: [VRFC 10-311] analyzing module IBUF_HD558
INFO: [VRFC 10-311] analyzing module IBUF_HD559
INFO: [VRFC 10-311] analyzing module IBUF_HD560
INFO: [VRFC 10-311] analyzing module IBUF_HD561
INFO: [VRFC 10-311] analyzing module IBUF_HD562
INFO: [VRFC 10-311] analyzing module IBUF_HD563
INFO: [VRFC 10-311] analyzing module IBUF_HD564
INFO: [VRFC 10-311] analyzing module IBUF_HD565
INFO: [VRFC 10-311] analyzing module IBUF_HD566
INFO: [VRFC 10-311] analyzing module IBUF_HD567
INFO: [VRFC 10-311] analyzing module IBUF_HD568
INFO: [VRFC 10-311] analyzing module IBUF_HD569
INFO: [VRFC 10-311] analyzing module IBUF_HD570
INFO: [VRFC 10-311] analyzing module IBUF_HD571
INFO: [VRFC 10-311] analyzing module IBUF_HD572
INFO: [VRFC 10-311] analyzing module IBUF_HD573
INFO: [VRFC 10-311] analyzing module IBUF_HD574
INFO: [VRFC 10-311] analyzing module IBUF_HD575
INFO: [VRFC 10-311] analyzing module IBUF_HD576
INFO: [VRFC 10-311] analyzing module IBUF_HD577
INFO: [VRFC 10-311] analyzing module IBUF_HD578
INFO: [VRFC 10-311] analyzing module IBUF_HD579
INFO: [VRFC 10-311] analyzing module IBUF_HD580
INFO: [VRFC 10-311] analyzing module IBUF_HD581
INFO: [VRFC 10-311] analyzing module IBUF_HD582
INFO: [VRFC 10-311] analyzing module IBUF_HD583
INFO: [VRFC 10-311] analyzing module IBUF_HD584
INFO: [VRFC 10-311] analyzing module IBUF_HD585
INFO: [VRFC 10-311] analyzing module IBUF_HD586
INFO: [VRFC 10-311] analyzing module IBUF_HD587
INFO: [VRFC 10-311] analyzing module IBUF_HD588
INFO: [VRFC 10-311] analyzing module IBUF_HD589
INFO: [VRFC 10-311] analyzing module IBUF_HD590
INFO: [VRFC 10-311] analyzing module IBUF_HD591
INFO: [VRFC 10-311] analyzing module IBUF_HD592
INFO: [VRFC 10-311] analyzing module IBUF_HD593
INFO: [VRFC 10-311] analyzing module IBUF_HD594
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD496
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD497
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD498
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD499
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD500
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD501
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD502
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD503
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD504
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD505
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD506
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD507
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD508
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD509
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD510
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD511
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD512
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD513
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD514
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD515
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD516
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD517
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD518
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD519
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD520
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD521
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD522
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD523
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD524
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD525
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD526
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD527
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD528
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD529
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD530
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD531
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD532
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD533
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD534
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD535
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD536
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD537
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD538
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD539
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD540
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.sim/sim_1/impl/timing/xsim'
xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a6a6522fd24cd5bac9fb14870d0a18 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD496
Compiling module xil_defaultlib.RAM128X1S_HD497
Compiling module xil_defaultlib.RAM128X1S_HD498
Compiling module xil_defaultlib.RAM128X1S_HD499
Compiling module xil_defaultlib.RAM128X1S_HD500
Compiling module xil_defaultlib.RAM128X1S_HD501
Compiling module xil_defaultlib.RAM128X1S_HD502
Compiling module xil_defaultlib.RAM128X1S_HD503
Compiling module xil_defaultlib.RAM128X1S_HD504
Compiling module xil_defaultlib.RAM128X1S_HD505
Compiling module xil_defaultlib.RAM128X1S_HD506
Compiling module xil_defaultlib.RAM128X1S_HD507
Compiling module xil_defaultlib.RAM128X1S_HD508
Compiling module xil_defaultlib.RAM128X1S_HD509
Compiling module xil_defaultlib.RAM128X1S_HD510
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD511
Compiling module xil_defaultlib.RAM32X1S_HD512
Compiling module xil_defaultlib.RAM32X1S_HD513
Compiling module xil_defaultlib.RAM32X1S_HD514
Compiling module xil_defaultlib.RAM32X1S_HD515
Compiling module xil_defaultlib.RAM32X1S_HD516
Compiling module xil_defaultlib.RAM32X1S_HD517
Compiling module xil_defaultlib.RAM32X1S_HD518
Compiling module xil_defaultlib.RAM32X1S_HD519
Compiling module xil_defaultlib.RAM32X1S_HD520
Compiling module xil_defaultlib.RAM32X1S_HD521
Compiling module xil_defaultlib.RAM32X1S_HD522
Compiling module xil_defaultlib.RAM32X1S_HD523
Compiling module xil_defaultlib.RAM32X1S_HD524
Compiling module xil_defaultlib.RAM32X1S_HD525
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD526
Compiling module xil_defaultlib.RAM64X1S_HD527
Compiling module xil_defaultlib.RAM64X1S_HD528
Compiling module xil_defaultlib.RAM64X1S_HD529
Compiling module xil_defaultlib.RAM64X1S_HD530
Compiling module xil_defaultlib.RAM64X1S_HD531
Compiling module xil_defaultlib.RAM64X1S_HD532
Compiling module xil_defaultlib.RAM64X1S_HD533
Compiling module xil_defaultlib.RAM64X1S_HD534
Compiling module xil_defaultlib.RAM64X1S_HD535
Compiling module xil_defaultlib.RAM64X1S_HD536
Compiling module xil_defaultlib.RAM64X1S_HD537
Compiling module xil_defaultlib.RAM64X1S_HD538
Compiling module xil_defaultlib.RAM64X1S_HD539
Compiling module xil_defaultlib.RAM64X1S_HD540
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD541
Compiling module xil_defaultlib.IBUF_HD542
Compiling module xil_defaultlib.IBUF_HD543
Compiling module xil_defaultlib.IBUF_HD544
Compiling module xil_defaultlib.IBUF_HD545
Compiling module xil_defaultlib.IBUF_HD546
Compiling module xil_defaultlib.IBUF_HD547
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD548
Compiling module xil_defaultlib.IBUF_HD549
Compiling module xil_defaultlib.IBUF_HD550
Compiling module xil_defaultlib.IBUF_HD551
Compiling module xil_defaultlib.IBUF_HD552
Compiling module xil_defaultlib.IBUF_HD553
Compiling module xil_defaultlib.IBUF_HD554
Compiling module xil_defaultlib.IBUF_HD555
Compiling module xil_defaultlib.IBUF_HD556
Compiling module xil_defaultlib.IBUF_HD557
Compiling module xil_defaultlib.IBUF_HD558
Compiling module xil_defaultlib.IBUF_HD559
Compiling module xil_defaultlib.IBUF_HD560
Compiling module xil_defaultlib.IBUF_HD561
Compiling module xil_defaultlib.IBUF_HD562
Compiling module xil_defaultlib.IBUF_HD563
Compiling module xil_defaultlib.IBUF_HD564
Compiling module xil_defaultlib.IBUF_HD565
Compiling module xil_defaultlib.IBUF_HD566
Compiling module xil_defaultlib.IBUF_HD567
Compiling module xil_defaultlib.IBUF_HD568
Compiling module xil_defaultlib.IBUF_HD569
Compiling module xil_defaultlib.IBUF_HD570
Compiling module xil_defaultlib.IBUF_HD571
Compiling module xil_defaultlib.IBUF_HD572
Compiling module xil_defaultlib.IBUF_HD573
Compiling module xil_defaultlib.IBUF_HD574
Compiling module xil_defaultlib.IBUF_HD575
Compiling module xil_defaultlib.IBUF_HD576
Compiling module xil_defaultlib.IBUF_HD577
Compiling module xil_defaultlib.IBUF_HD578
Compiling module xil_defaultlib.IBUF_HD579
Compiling module xil_defaultlib.IBUF_HD580
Compiling module xil_defaultlib.IBUF_HD581
Compiling module xil_defaultlib.IBUF_HD582
Compiling module xil_defaultlib.IBUF_HD583
Compiling module xil_defaultlib.IBUF_HD584
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD585
Compiling module xil_defaultlib.IBUF_HD586
Compiling module xil_defaultlib.IBUF_HD587
Compiling module xil_defaultlib.IBUF_HD588
Compiling module xil_defaultlib.IBUF_HD589
Compiling module xil_defaultlib.IBUF_HD590
Compiling module xil_defaultlib.IBUF_HD591
Compiling module xil_defaultlib.IBUF_HD592
Compiling module xil_defaultlib.IBUF_HD593
Compiling module xil_defaultlib.IBUF_HD594
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:54 ; elapsed = 00:00:13 . Memory (MB): peak = 10876.668 ; gain = 0.000 ; free physical = 2740 ; free virtual = 3797
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:54 ; elapsed = 00:00:13 . Memory (MB): peak = 10876.668 ; gain = 0.000 ; free physical = 2743 ; free virtual = 3800
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:01:10 ; elapsed = 00:00:21 . Memory (MB): peak = 10879.660 ; gain = 2.992 ; free physical = 2732 ; free virtual = 3789
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_23
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 11 19:32:10 2025...
