{"declarations":[{"header":"<div class=\"decl_header\"><span class=\"decl_kind\">instance</span>\n<span class=\"decl_name\"><a class=\"break_within\" href=\"./Init/Data/Ord/BitVec.html#BitVec.instLawfulEqOrd\"><span class=\"name\">BitVec</span>.<span class=\"name\">instLawfulEqOrd</span></a></span><span class=\"impl_arg\"><span class=\"decl_args\">\n<span class=\"fn\">{<span class=\"fn\">n</span> : <a href=\"./Init/Prelude.html#Nat\">Nat</a>}</span></span>\n</span><span class=\"decl_args\"> :</span><div class=\"decl_type\"><span class=\"fn\"><a href=\"./Init/Data/Order/Ord.html#Std.LawfulEqOrd\">Std.LawfulEqOrd</a> <span class=\"fn\">(<a href=\"./Init/Prelude.html#BitVec\">BitVec</a> <span class=\"fn\">n</span>)</span></span></div></div>","info":{"doc":"","docLink":"./Init/Data/Ord/BitVec.html#BitVec.instLawfulEqOrd","kind":"instance","line":32,"name":"BitVec.instLawfulEqOrd","sourceLink":"https://github.com/leanprover/lean4/blob/985f350dcd18fc7814dfa677cac09933f44f3215/src/Init/Data/Ord/BitVec.lean#L32-L33"}},{"header":"<div class=\"decl_header\"><span class=\"decl_kind\">instance</span>\n<span class=\"decl_name\"><a class=\"break_within\" href=\"./Init/Data/Ord/BitVec.html#BitVec.instTransOrd\"><span class=\"name\">BitVec</span>.<span class=\"name\">instTransOrd</span></a></span><span class=\"impl_arg\"><span class=\"decl_args\">\n<span class=\"fn\">{<span class=\"fn\">n</span> : <a href=\"./Init/Prelude.html#Nat\">Nat</a>}</span></span>\n</span><span class=\"decl_args\"> :</span><div class=\"decl_type\"><span class=\"fn\"><a href=\"./Init/Data/Order/Ord.html#Std.TransOrd\">Std.TransOrd</a> <span class=\"fn\">(<a href=\"./Init/Prelude.html#BitVec\">BitVec</a> <span class=\"fn\">n</span>)</span></span></div></div>","info":{"doc":"","docLink":"./Init/Data/Ord/BitVec.html#BitVec.instTransOrd","kind":"instance","line":28,"name":"BitVec.instTransOrd","sourceLink":"https://github.com/leanprover/lean4/blob/985f350dcd18fc7814dfa677cac09933f44f3215/src/Init/Data/Ord/BitVec.lean#L28-L30"}}],"imports":["Init.Data.Order.Ord","Init.Data.BitVec.Lemmas"],"instances":[{"className":"Std.TransCmp","name":"BitVec.instTransOrd","typeNames":["BitVec"]},{"className":"Std.LawfulEqCmp","name":"BitVec.instLawfulEqOrd","typeNames":["BitVec"]}],"name":"Init.Data.Ord.BitVec"}