// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module optical_flow_gradient_weight_x (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        y_filtered_x_V_dout,
        y_filtered_x_V_empty_n,
        y_filtered_x_V_read,
        y_filtered_y_V_dout,
        y_filtered_y_V_empty_n,
        y_filtered_y_V_read,
        y_filtered_z_V_dout,
        y_filtered_z_V_empty_n,
        y_filtered_z_V_read,
        filtered_gradient_x_V_din,
        filtered_gradient_x_V_full_n,
        filtered_gradient_x_V_write,
        filtered_gradient_y_V_din,
        filtered_gradient_y_V_full_n,
        filtered_gradient_y_V_write,
        filtered_gradient_z_V_din,
        filtered_gradient_z_V_full_n,
        filtered_gradient_z_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state8 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] y_filtered_x_V_dout;
input   y_filtered_x_V_empty_n;
output   y_filtered_x_V_read;
input  [31:0] y_filtered_y_V_dout;
input   y_filtered_y_V_empty_n;
output   y_filtered_y_V_read;
input  [31:0] y_filtered_z_V_dout;
input   y_filtered_z_V_empty_n;
output   y_filtered_z_V_read;
output  [31:0] filtered_gradient_x_V_din;
input   filtered_gradient_x_V_full_n;
output   filtered_gradient_x_V_write;
output  [31:0] filtered_gradient_y_V_din;
input   filtered_gradient_y_V_full_n;
output   filtered_gradient_y_V_write;
output  [31:0] filtered_gradient_z_V_din;
input   filtered_gradient_z_V_full_n;
output   filtered_gradient_z_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg y_filtered_x_V_read;
reg y_filtered_y_V_read;
reg y_filtered_z_V_read;
reg[31:0] filtered_gradient_x_V_din;
reg filtered_gradient_x_V_write;
reg[31:0] filtered_gradient_y_V_din;
reg filtered_gradient_y_V_write;
reg[31:0] filtered_gradient_z_V_din;
reg filtered_gradient_z_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    y_filtered_x_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln189_reg_1332;
reg   [0:0] tmp_70_reg_1336;
reg    y_filtered_y_V_blk_n;
reg    y_filtered_z_V_blk_n;
reg    filtered_gradient_x_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] icmp_ln189_reg_1332_pp0_iter4_reg;
reg   [0:0] tmp_70_reg_1336_pp0_iter4_reg;
reg   [0:0] icmp_ln212_reg_1340;
reg   [0:0] icmp_ln212_reg_1340_pp0_iter4_reg;
reg   [0:0] icmp_ln222_reg_1344;
reg   [0:0] icmp_ln222_reg_1344_pp0_iter4_reg;
reg    filtered_gradient_y_V_blk_n;
reg    filtered_gradient_z_V_blk_n;
reg   [18:0] indvar_flatten_reg_200;
reg   [10:0] c_reg_211;
wire   [18:0] add_ln189_fu_300_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op102_read_state3;
reg    ap_predicate_op103_read_state3;
reg    ap_predicate_op104_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    ap_predicate_op259_write_state7;
reg    ap_predicate_op260_write_state7;
reg    ap_predicate_op261_write_state7;
reg    ap_predicate_op262_write_state7;
reg    ap_predicate_op263_write_state7;
reg    ap_predicate_op264_write_state7;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln189_fu_306_p2;
reg   [0:0] icmp_ln189_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln189_reg_1332_pp0_iter2_reg;
reg   [0:0] icmp_ln189_reg_1332_pp0_iter3_reg;
wire   [0:0] tmp_70_fu_326_p3;
reg   [0:0] tmp_70_reg_1336_pp0_iter1_reg;
reg   [0:0] tmp_70_reg_1336_pp0_iter2_reg;
reg   [0:0] tmp_70_reg_1336_pp0_iter3_reg;
wire   [0:0] icmp_ln212_fu_334_p2;
reg   [0:0] icmp_ln212_reg_1340_pp0_iter1_reg;
reg   [0:0] icmp_ln212_reg_1340_pp0_iter2_reg;
reg   [0:0] icmp_ln212_reg_1340_pp0_iter3_reg;
wire   [0:0] icmp_ln222_fu_340_p2;
reg   [0:0] icmp_ln222_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln222_reg_1344_pp0_iter2_reg;
reg   [0:0] icmp_ln222_reg_1344_pp0_iter3_reg;
wire   [10:0] add_ln191_fu_346_p2;
reg  signed [31:0] buf_val_x_V_0_4_load_reg_1353;
reg  signed [31:0] buf_val_z_V_0_4_load_reg_1358;
reg  signed [31:0] buf_val_y_V_0_4_load_reg_1363;
reg  signed [31:0] tmp_x_V_reg_1368;
reg  signed [31:0] tmp_y_V_reg_1373;
reg  signed [31:0] tmp_z_V_reg_1378;
reg  signed [31:0] buf_val_z_V_0_5_load_1_reg_1383;
reg  signed [31:0] buf_val_x_V_0_5_load_reg_1388;
reg  signed [31:0] buf_val_y_V_0_5_load_reg_1393;
reg   [29:0] trunc_ln_reg_1458;
reg   [29:0] trunc_ln708_s_reg_1463;
reg   [29:0] trunc_ln708_1_reg_1468;
wire   [49:0] grp_fu_524_p2;
reg   [49:0] mul_ln1118_30_reg_1473;
wire   [49:0] grp_fu_534_p2;
reg   [49:0] mul_ln1118_31_reg_1478;
wire   [49:0] grp_fu_544_p2;
reg   [49:0] mul_ln1118_32_reg_1483;
wire   [49:0] grp_fu_554_p2;
reg   [49:0] mul_ln1118_33_reg_1488;
wire   [49:0] grp_fu_564_p2;
reg   [49:0] mul_ln1118_34_reg_1493;
wire   [49:0] grp_fu_574_p2;
reg   [49:0] mul_ln1118_35_reg_1498;
wire   [50:0] grp_fu_584_p2;
reg   [50:0] mul_ln703_reg_1503;
wire   [50:0] grp_fu_594_p2;
reg   [50:0] mul_ln703_25_reg_1508;
wire   [50:0] grp_fu_604_p2;
reg   [50:0] mul_ln703_26_reg_1513;
reg   [31:0] tmp_45_reg_1563;
reg   [31:0] tmp_46_reg_1568;
reg   [31:0] tmp_47_reg_1573;
wire   [49:0] grp_fu_658_p2;
reg   [49:0] mul_ln1118_36_reg_1578;
wire   [49:0] grp_fu_667_p2;
reg   [49:0] mul_ln1118_37_reg_1583;
wire   [49:0] grp_fu_676_p2;
reg   [49:0] mul_ln1118_38_reg_1588;
wire   [49:0] grp_fu_685_p2;
reg   [49:0] mul_ln1118_39_reg_1593;
wire   [49:0] grp_fu_694_p2;
reg   [49:0] mul_ln1118_40_reg_1598;
wire   [49:0] grp_fu_703_p2;
reg   [49:0] mul_ln1118_41_reg_1603;
wire   [48:0] grp_fu_712_p2;
reg   [48:0] mul_ln1118_42_reg_1608;
wire   [48:0] grp_fu_721_p2;
reg   [48:0] mul_ln1118_43_reg_1613;
wire   [48:0] grp_fu_730_p2;
reg   [48:0] mul_ln1118_44_reg_1618;
reg   [31:0] trunc_ln708_2_reg_1623;
reg   [31:0] trunc_ln708_3_reg_1628;
reg   [31:0] trunc_ln708_4_reg_1633;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] ap_phi_mux_buf_val_y_V_0_6_2_i_phi_fu_226_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_2_i_reg_222;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_2_i_reg_222;
reg   [31:0] ap_phi_mux_buf_val_x_V_0_6_2_i_phi_fu_238_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_2_i_reg_234;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_2_i_reg_234;
reg   [31:0] ap_phi_mux_buf_val_z_V_0_6_2_i_phi_fu_250_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_2_i_reg_246;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_2_i_reg_246;
reg   [31:0] ap_phi_mux_buf_val_y_V_0_6_3_i_phi_fu_261_p6;
wire   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_3_i_reg_258;
reg   [31:0] ap_phi_mux_buf_val_x_V_0_6_3_i_phi_fu_275_p6;
wire   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_3_i_reg_272;
reg   [31:0] ap_phi_mux_buf_val_z_V_0_6_3_i_phi_fu_289_p6;
wire   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_3_i_reg_286;
reg   [31:0] buf_val_z_V_0_5_fu_86;
reg  signed [31:0] buf_val_x_V_0_0_fu_90;
reg  signed [31:0] buf_val_x_V_0_1_fu_94;
reg  signed [31:0] buf_val_x_V_0_2_fu_98;
reg  signed [31:0] buf_val_x_V_0_3_fu_102;
reg   [31:0] buf_val_x_V_0_4_fu_106;
reg   [31:0] buf_val_x_V_0_5_fu_110;
reg   [31:0] buf_val_z_V_0_4_fu_114;
reg  signed [31:0] buf_val_y_V_0_0_fu_118;
reg  signed [31:0] buf_val_y_V_0_1_fu_122;
reg  signed [31:0] buf_val_y_V_0_2_fu_126;
reg  signed [31:0] buf_val_y_V_0_3_fu_130;
reg   [31:0] buf_val_y_V_0_4_fu_134;
reg   [31:0] buf_val_y_V_0_5_fu_138;
reg  signed [31:0] buf_val_z_V_0_3_fu_142;
reg  signed [31:0] buf_val_z_V_0_0_fu_146;
reg  signed [31:0] buf_val_z_V_0_1_fu_150;
reg  signed [31:0] buf_val_z_V_0_2_fu_154;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln191_fu_312_p2;
wire   [10:0] select_ln189_fu_318_p3;
wire   [16:0] grp_fu_494_p1;
wire   [16:0] grp_fu_504_p1;
wire   [16:0] grp_fu_514_p1;
wire   [17:0] grp_fu_524_p1;
wire   [17:0] grp_fu_534_p1;
wire   [17:0] grp_fu_544_p1;
wire   [17:0] grp_fu_554_p1;
wire   [17:0] grp_fu_564_p1;
wire   [17:0] grp_fu_574_p1;
wire   [18:0] grp_fu_584_p1;
wire   [18:0] grp_fu_594_p1;
wire   [18:0] grp_fu_604_p1;
wire   [48:0] grp_fu_494_p2;
wire   [48:0] grp_fu_504_p2;
wire   [48:0] grp_fu_514_p2;
wire   [17:0] grp_fu_658_p1;
wire   [17:0] grp_fu_667_p1;
wire   [17:0] grp_fu_676_p1;
wire   [17:0] grp_fu_685_p1;
wire   [17:0] grp_fu_694_p1;
wire   [17:0] grp_fu_703_p1;
wire   [16:0] grp_fu_712_p1;
wire   [16:0] grp_fu_721_p1;
wire   [16:0] grp_fu_730_p1;
wire   [48:0] tmp_fu_736_p3;
wire  signed [49:0] sext_ln703_fu_743_p1;
wire   [49:0] add_ln1192_fu_747_p2;
wire   [30:0] tmp_71_fu_752_p4;
wire   [49:0] tmp_72_fu_762_p3;
wire   [48:0] tmp_s_fu_774_p3;
wire  signed [49:0] sext_ln703_24_fu_781_p1;
wire   [49:0] add_ln1192_40_fu_785_p2;
wire   [30:0] tmp_73_fu_790_p4;
wire   [49:0] tmp_74_fu_800_p3;
wire   [48:0] tmp_41_fu_812_p3;
wire  signed [49:0] sext_ln703_25_fu_819_p1;
wire   [49:0] add_ln1192_41_fu_823_p2;
wire   [30:0] tmp_75_fu_828_p4;
wire   [49:0] tmp_76_fu_838_p3;
wire  signed [50:0] sext_ln728_fu_770_p1;
wire  signed [50:0] sext_ln703_26_fu_850_p1;
wire   [50:0] add_ln1192_42_fu_853_p2;
wire   [31:0] tmp_42_fu_859_p4;
wire  signed [50:0] sext_ln728_3_fu_808_p1;
wire  signed [50:0] sext_ln703_27_fu_877_p1;
wire   [50:0] add_ln1192_43_fu_880_p2;
wire   [31:0] tmp_43_fu_886_p4;
wire  signed [50:0] sext_ln728_4_fu_846_p1;
wire  signed [50:0] sext_ln703_28_fu_904_p1;
wire   [50:0] add_ln1192_44_fu_907_p2;
wire   [31:0] tmp_44_fu_913_p4;
wire   [50:0] and_ln728_s_fu_869_p3;
wire   [50:0] add_ln1192_45_fu_931_p2;
wire   [50:0] and_ln728_32_fu_896_p3;
wire   [50:0] add_ln1192_46_fu_946_p2;
wire   [50:0] and_ln728_33_fu_923_p3;
wire   [50:0] add_ln1192_47_fu_961_p2;
wire   [50:0] and_ln728_34_fu_976_p3;
wire  signed [50:0] sext_ln703_29_fu_997_p1;
wire   [50:0] add_ln1192_48_fu_1000_p2;
wire   [31:0] tmp_48_fu_1006_p4;
wire   [50:0] and_ln728_35_fu_983_p3;
wire  signed [50:0] sext_ln703_30_fu_1024_p1;
wire   [50:0] add_ln1192_49_fu_1027_p2;
wire   [31:0] tmp_49_fu_1033_p4;
wire   [50:0] and_ln728_36_fu_990_p3;
wire  signed [50:0] sext_ln703_31_fu_1051_p1;
wire   [50:0] add_ln1192_50_fu_1054_p2;
wire   [31:0] tmp_50_fu_1060_p4;
wire   [50:0] and_ln728_37_fu_1016_p3;
wire  signed [50:0] sext_ln703_32_fu_1078_p1;
wire   [50:0] add_ln1192_51_fu_1081_p2;
wire   [31:0] tmp_51_fu_1087_p4;
wire   [50:0] and_ln728_38_fu_1043_p3;
wire  signed [50:0] sext_ln703_33_fu_1105_p1;
wire   [50:0] add_ln1192_52_fu_1108_p2;
wire   [31:0] tmp_52_fu_1114_p4;
wire   [50:0] and_ln728_39_fu_1070_p3;
wire  signed [50:0] sext_ln703_34_fu_1132_p1;
wire   [50:0] add_ln1192_53_fu_1135_p2;
wire   [31:0] tmp_53_fu_1141_p4;
wire   [50:0] and_ln728_40_fu_1097_p3;
wire  signed [50:0] sext_ln703_35_fu_1159_p1;
wire   [50:0] add_ln1192_54_fu_1162_p2;
wire   [50:0] and_ln728_41_fu_1124_p3;
wire  signed [50:0] sext_ln703_36_fu_1178_p1;
wire   [50:0] add_ln1192_55_fu_1181_p2;
wire   [50:0] and_ln728_42_fu_1151_p3;
wire  signed [50:0] sext_ln703_37_fu_1197_p1;
wire   [50:0] add_ln1192_56_fu_1200_p2;
reg    grp_fu_494_ce;
reg    grp_fu_504_ce;
reg    grp_fu_514_ce;
reg    grp_fu_524_ce;
reg    grp_fu_534_ce;
reg    grp_fu_544_ce;
reg    grp_fu_554_ce;
reg    grp_fu_564_ce;
reg    grp_fu_574_ce;
reg    grp_fu_584_ce;
reg    grp_fu_594_ce;
reg    grp_fu_604_ce;
reg    grp_fu_658_ce;
reg    grp_fu_667_ce;
reg    grp_fu_676_ce;
reg    grp_fu_685_ce;
reg    grp_fu_694_ce;
reg    grp_fu_703_ce;
reg    grp_fu_712_ce;
reg    grp_fu_721_ce;
reg    grp_fu_730_ce;
wire    ap_CS_fsm_state8;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_187;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

optical_flow_mul_32s_17ns_49_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_2_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_x_V_0_0_fu_90),
    .din1(grp_fu_494_p1),
    .ce(grp_fu_494_ce),
    .dout(grp_fu_494_p2)
);

optical_flow_mul_32s_17ns_49_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_2_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_y_V_0_0_fu_118),
    .din1(grp_fu_504_p1),
    .ce(grp_fu_504_ce),
    .dout(grp_fu_504_p2)
);

optical_flow_mul_32s_17ns_49_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_2_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_z_V_0_0_fu_146),
    .din1(grp_fu_514_p1),
    .ce(grp_fu_514_ce),
    .dout(grp_fu_514_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_x_V_0_1_fu_94),
    .din1(grp_fu_524_p1),
    .ce(grp_fu_524_ce),
    .dout(grp_fu_524_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_y_V_0_1_fu_122),
    .din1(grp_fu_534_p1),
    .ce(grp_fu_534_ce),
    .dout(grp_fu_534_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_z_V_0_1_fu_150),
    .din1(grp_fu_544_p1),
    .ce(grp_fu_544_ce),
    .dout(grp_fu_544_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_x_V_0_2_fu_98),
    .din1(grp_fu_554_p1),
    .ce(grp_fu_554_ce),
    .dout(grp_fu_554_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_y_V_0_2_fu_126),
    .din1(grp_fu_564_p1),
    .ce(grp_fu_564_ce),
    .dout(grp_fu_564_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_z_V_0_2_fu_154),
    .din1(grp_fu_574_p1),
    .ce(grp_fu_574_ce),
    .dout(grp_fu_574_p2)
);

optical_flow_mul_32s_19ns_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_2_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_x_V_0_3_fu_102),
    .din1(grp_fu_584_p1),
    .ce(grp_fu_584_ce),
    .dout(grp_fu_584_p2)
);

optical_flow_mul_32s_19ns_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_2_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_y_V_0_3_fu_130),
    .din1(grp_fu_594_p1),
    .ce(grp_fu_594_ce),
    .dout(grp_fu_594_p2)
);

optical_flow_mul_32s_19ns_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_2_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_z_V_0_3_fu_142),
    .din1(grp_fu_604_p1),
    .ce(grp_fu_604_ce),
    .dout(grp_fu_604_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_x_V_0_4_load_reg_1353),
    .din1(grp_fu_658_p1),
    .ce(grp_fu_658_ce),
    .dout(grp_fu_658_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_y_V_0_4_load_reg_1363),
    .din1(grp_fu_667_p1),
    .ce(grp_fu_667_ce),
    .dout(grp_fu_667_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_z_V_0_4_load_reg_1358),
    .din1(grp_fu_676_p1),
    .ce(grp_fu_676_ce),
    .dout(grp_fu_676_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_x_V_0_5_load_reg_1388),
    .din1(grp_fu_685_p1),
    .ce(grp_fu_685_ce),
    .dout(grp_fu_685_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_y_V_0_5_load_reg_1393),
    .din1(grp_fu_694_p1),
    .ce(grp_fu_694_ce),
    .dout(grp_fu_694_p2)
);

optical_flow_mul_32s_18ns_50_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_2_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_z_V_0_5_load_1_reg_1383),
    .din1(grp_fu_703_p1),
    .ce(grp_fu_703_ce),
    .dout(grp_fu_703_p2)
);

optical_flow_mul_32s_17ns_49_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_2_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_x_V_reg_1368),
    .din1(grp_fu_712_p1),
    .ce(grp_fu_712_ce),
    .dout(grp_fu_712_p2)
);

optical_flow_mul_32s_17ns_49_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_2_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_y_V_reg_1373),
    .din1(grp_fu_721_p1),
    .ce(grp_fu_721_ce),
    .dout(grp_fu_721_p2)
);

optical_flow_mul_32s_17ns_49_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_2_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_z_V_reg_1378),
    .din1(grp_fu_730_p1),
    .ce(grp_fu_730_ce),
    .dout(grp_fu_730_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state3)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_187)) begin
        if (((tmp_70_fu_326_p3 == 1'd1) & (icmp_ln189_fu_306_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_2_i_reg_234 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_2_i_reg_234 <= ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_2_i_reg_234;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_187)) begin
        if (((tmp_70_fu_326_p3 == 1'd1) & (icmp_ln189_fu_306_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_2_i_reg_222 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_2_i_reg_222 <= ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_2_i_reg_222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_187)) begin
        if (((tmp_70_fu_326_p3 == 1'd1) & (icmp_ln189_fu_306_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_2_i_reg_246 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_2_i_reg_246 <= ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_2_i_reg_246;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln189_fu_306_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        c_reg_211 <= add_ln191_fu_346_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_211 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln189_fu_306_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_reg_200 <= add_ln189_fu_300_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_200 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_val_x_V_0_0_fu_90 <= buf_val_x_V_0_1_fu_94;
        buf_val_x_V_0_1_fu_94 <= buf_val_x_V_0_2_fu_98;
        buf_val_x_V_0_2_fu_98 <= buf_val_x_V_0_3_fu_102;
        buf_val_x_V_0_3_fu_102 <= buf_val_x_V_0_4_fu_106;
        buf_val_x_V_0_4_fu_106 <= buf_val_x_V_0_5_fu_110;
        buf_val_y_V_0_0_fu_118 <= buf_val_y_V_0_1_fu_122;
        buf_val_y_V_0_1_fu_122 <= buf_val_y_V_0_2_fu_126;
        buf_val_y_V_0_2_fu_126 <= buf_val_y_V_0_3_fu_130;
        buf_val_y_V_0_3_fu_130 <= buf_val_y_V_0_4_fu_134;
        buf_val_y_V_0_4_fu_134 <= buf_val_y_V_0_5_fu_138;
        buf_val_z_V_0_0_fu_146 <= buf_val_z_V_0_1_fu_150;
        buf_val_z_V_0_1_fu_150 <= buf_val_z_V_0_2_fu_154;
        buf_val_z_V_0_2_fu_154 <= buf_val_z_V_0_3_fu_142;
        buf_val_z_V_0_3_fu_142 <= buf_val_z_V_0_4_fu_114;
        buf_val_z_V_0_4_fu_114 <= buf_val_z_V_0_5_fu_86;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_val_x_V_0_4_load_reg_1353 <= buf_val_x_V_0_4_fu_106;
        buf_val_y_V_0_4_load_reg_1363 <= buf_val_y_V_0_4_fu_134;
        buf_val_z_V_0_4_load_reg_1358 <= buf_val_z_V_0_4_fu_114;
        icmp_ln189_reg_1332 <= icmp_ln189_fu_306_p2;
        icmp_ln189_reg_1332_pp0_iter1_reg <= icmp_ln189_reg_1332;
        icmp_ln212_reg_1340_pp0_iter1_reg <= icmp_ln212_reg_1340;
        icmp_ln222_reg_1344_pp0_iter1_reg <= icmp_ln222_reg_1344;
        tmp_70_reg_1336_pp0_iter1_reg <= tmp_70_reg_1336;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln189_reg_1332 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_val_x_V_0_5_fu_110 <= ap_phi_mux_buf_val_x_V_0_6_3_i_phi_fu_275_p6;
        buf_val_y_V_0_5_fu_138 <= ap_phi_mux_buf_val_y_V_0_6_3_i_phi_fu_261_p6;
        buf_val_z_V_0_5_fu_86 <= ap_phi_mux_buf_val_z_V_0_6_3_i_phi_fu_289_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln212_reg_1340 == 1'd1) & (tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_val_x_V_0_5_load_reg_1388 <= buf_val_x_V_0_5_fu_110;
        buf_val_y_V_0_5_load_reg_1393 <= buf_val_y_V_0_5_fu_138;
        buf_val_z_V_0_5_load_1_reg_1383 <= buf_val_z_V_0_5_fu_86;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln189_reg_1332_pp0_iter2_reg <= icmp_ln189_reg_1332_pp0_iter1_reg;
        icmp_ln189_reg_1332_pp0_iter3_reg <= icmp_ln189_reg_1332_pp0_iter2_reg;
        icmp_ln189_reg_1332_pp0_iter4_reg <= icmp_ln189_reg_1332_pp0_iter3_reg;
        icmp_ln212_reg_1340_pp0_iter2_reg <= icmp_ln212_reg_1340_pp0_iter1_reg;
        icmp_ln212_reg_1340_pp0_iter3_reg <= icmp_ln212_reg_1340_pp0_iter2_reg;
        icmp_ln212_reg_1340_pp0_iter4_reg <= icmp_ln212_reg_1340_pp0_iter3_reg;
        icmp_ln222_reg_1344_pp0_iter2_reg <= icmp_ln222_reg_1344_pp0_iter1_reg;
        icmp_ln222_reg_1344_pp0_iter3_reg <= icmp_ln222_reg_1344_pp0_iter2_reg;
        icmp_ln222_reg_1344_pp0_iter4_reg <= icmp_ln222_reg_1344_pp0_iter3_reg;
        tmp_70_reg_1336_pp0_iter2_reg <= tmp_70_reg_1336_pp0_iter1_reg;
        tmp_70_reg_1336_pp0_iter3_reg <= tmp_70_reg_1336_pp0_iter2_reg;
        tmp_70_reg_1336_pp0_iter4_reg <= tmp_70_reg_1336_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_70_fu_326_p3 == 1'd0) & (icmp_ln189_fu_306_p2 == 1'd0))) begin
        icmp_ln212_reg_1340 <= icmp_ln212_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_334_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_70_fu_326_p3 == 1'd0) & (icmp_ln189_fu_306_p2 == 1'd0))) begin
        icmp_ln222_reg_1344 <= icmp_ln222_fu_340_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_70_reg_1336_pp0_iter1_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter1_reg == 1'd0))) begin
        mul_ln1118_30_reg_1473 <= grp_fu_524_p2;
        mul_ln1118_31_reg_1478 <= grp_fu_534_p2;
        mul_ln1118_32_reg_1483 <= grp_fu_544_p2;
        mul_ln1118_33_reg_1488 <= grp_fu_554_p2;
        mul_ln1118_34_reg_1493 <= grp_fu_564_p2;
        mul_ln1118_35_reg_1498 <= grp_fu_574_p2;
        mul_ln703_25_reg_1508 <= grp_fu_594_p2;
        mul_ln703_26_reg_1513 <= grp_fu_604_p2;
        mul_ln703_reg_1503 <= grp_fu_584_p2;
        trunc_ln708_1_reg_1468 <= {{grp_fu_514_p2[48:19]}};
        trunc_ln708_s_reg_1463 <= {{grp_fu_504_p2[48:19]}};
        trunc_ln_reg_1458 <= {{grp_fu_494_p2[48:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_reg_1340_pp0_iter2_reg == 1'd1) & (tmp_70_reg_1336_pp0_iter2_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter2_reg == 1'd0))) begin
        mul_ln1118_36_reg_1578 <= grp_fu_658_p2;
        mul_ln1118_37_reg_1583 <= grp_fu_667_p2;
        mul_ln1118_38_reg_1588 <= grp_fu_676_p2;
        mul_ln1118_39_reg_1593 <= grp_fu_685_p2;
        mul_ln1118_40_reg_1598 <= grp_fu_694_p2;
        mul_ln1118_41_reg_1603 <= grp_fu_703_p2;
        mul_ln1118_42_reg_1608 <= grp_fu_712_p2;
        mul_ln1118_43_reg_1613 <= grp_fu_721_p2;
        mul_ln1118_44_reg_1618 <= grp_fu_730_p2;
        tmp_45_reg_1563 <= {{add_ln1192_45_fu_931_p2[50:19]}};
        tmp_46_reg_1568 <= {{add_ln1192_46_fu_946_p2[50:19]}};
        tmp_47_reg_1573 <= {{add_ln1192_47_fu_961_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln189_fu_306_p2 == 1'd0))) begin
        tmp_70_reg_1336 <= select_ln189_fu_318_p3[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_read_state3 == 1'b1))) begin
        tmp_x_V_reg_1368 <= y_filtered_x_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op103_read_state3 == 1'b1))) begin
        tmp_y_V_reg_1373 <= y_filtered_y_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op104_read_state3 == 1'b1))) begin
        tmp_z_V_reg_1378 <= y_filtered_z_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_reg_1340_pp0_iter3_reg == 1'd1) & (tmp_70_reg_1336_pp0_iter3_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter3_reg == 1'd0))) begin
        trunc_ln708_2_reg_1623 <= {{add_ln1192_54_fu_1162_p2[50:19]}};
        trunc_ln708_3_reg_1628 <= {{add_ln1192_55_fu_1181_p2[50:19]}};
        trunc_ln708_4_reg_1633 <= {{add_ln1192_56_fu_1200_p2[50:19]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln189_fu_306_p2 == 1'd1))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln212_reg_1340 == 1'd0) & (tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (icmp_ln222_reg_1344 == 1'd1))) begin
        ap_phi_mux_buf_val_x_V_0_6_2_i_phi_fu_238_p4 = y_filtered_x_V_dout;
    end else begin
        ap_phi_mux_buf_val_x_V_0_6_2_i_phi_fu_238_p4 = ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_2_i_reg_234;
    end
end

always @ (*) begin
    if ((((tmp_70_reg_1336 == 1'd1) & (icmp_ln189_reg_1332 == 1'd0)) | ((icmp_ln212_reg_1340 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (icmp_ln222_reg_1344 == 1'd1)))) begin
        ap_phi_mux_buf_val_x_V_0_6_3_i_phi_fu_275_p6 = ap_phi_mux_buf_val_x_V_0_6_2_i_phi_fu_238_p4;
    end else if ((((icmp_ln212_reg_1340 == 1'd0) & (tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (icmp_ln222_reg_1344 == 1'd0)) | ((icmp_ln212_reg_1340 == 1'd1) & (tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0)))) begin
        ap_phi_mux_buf_val_x_V_0_6_3_i_phi_fu_275_p6 = y_filtered_x_V_dout;
    end else begin
        ap_phi_mux_buf_val_x_V_0_6_3_i_phi_fu_275_p6 = ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_3_i_reg_272;
    end
end

always @ (*) begin
    if (((icmp_ln212_reg_1340 == 1'd0) & (tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (icmp_ln222_reg_1344 == 1'd1))) begin
        ap_phi_mux_buf_val_y_V_0_6_2_i_phi_fu_226_p4 = y_filtered_y_V_dout;
    end else begin
        ap_phi_mux_buf_val_y_V_0_6_2_i_phi_fu_226_p4 = ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_2_i_reg_222;
    end
end

always @ (*) begin
    if ((((tmp_70_reg_1336 == 1'd1) & (icmp_ln189_reg_1332 == 1'd0)) | ((icmp_ln212_reg_1340 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (icmp_ln222_reg_1344 == 1'd1)))) begin
        ap_phi_mux_buf_val_y_V_0_6_3_i_phi_fu_261_p6 = ap_phi_mux_buf_val_y_V_0_6_2_i_phi_fu_226_p4;
    end else if ((((icmp_ln212_reg_1340 == 1'd0) & (tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (icmp_ln222_reg_1344 == 1'd0)) | ((icmp_ln212_reg_1340 == 1'd1) & (tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0)))) begin
        ap_phi_mux_buf_val_y_V_0_6_3_i_phi_fu_261_p6 = y_filtered_y_V_dout;
    end else begin
        ap_phi_mux_buf_val_y_V_0_6_3_i_phi_fu_261_p6 = ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_3_i_reg_258;
    end
end

always @ (*) begin
    if (((icmp_ln212_reg_1340 == 1'd0) & (tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (icmp_ln222_reg_1344 == 1'd1))) begin
        ap_phi_mux_buf_val_z_V_0_6_2_i_phi_fu_250_p4 = y_filtered_z_V_dout;
    end else begin
        ap_phi_mux_buf_val_z_V_0_6_2_i_phi_fu_250_p4 = ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_2_i_reg_246;
    end
end

always @ (*) begin
    if ((((tmp_70_reg_1336 == 1'd1) & (icmp_ln189_reg_1332 == 1'd0)) | ((icmp_ln212_reg_1340 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (icmp_ln222_reg_1344 == 1'd1)))) begin
        ap_phi_mux_buf_val_z_V_0_6_3_i_phi_fu_289_p6 = ap_phi_mux_buf_val_z_V_0_6_2_i_phi_fu_250_p4;
    end else if ((((icmp_ln212_reg_1340 == 1'd0) & (tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (icmp_ln222_reg_1344 == 1'd0)) | ((icmp_ln212_reg_1340 == 1'd1) & (tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0)))) begin
        ap_phi_mux_buf_val_z_V_0_6_3_i_phi_fu_289_p6 = y_filtered_z_V_dout;
    end else begin
        ap_phi_mux_buf_val_z_V_0_6_3_i_phi_fu_289_p6 = ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_3_i_reg_286;
    end
end

always @ (*) begin
    if ((((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd1) & (tmp_70_reg_1336_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((tmp_70_reg_1336_pp0_iter4_reg == 1'd1) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0)) | ((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0) & (icmp_ln222_reg_1344_pp0_iter4_reg == 1'd1)))))) begin
        filtered_gradient_x_V_blk_n = filtered_gradient_x_V_full_n;
    end else begin
        filtered_gradient_x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op262_write_state7 == 1'b1)) begin
            filtered_gradient_x_V_din = 32'd0;
        end else if ((ap_predicate_op259_write_state7 == 1'b1)) begin
            filtered_gradient_x_V_din = trunc_ln708_2_reg_1623;
        end else begin
            filtered_gradient_x_V_din = 'bx;
        end
    end else begin
        filtered_gradient_x_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op262_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op259_write_state7 == 1'b1)))) begin
        filtered_gradient_x_V_write = 1'b1;
    end else begin
        filtered_gradient_x_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd1) & (tmp_70_reg_1336_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((tmp_70_reg_1336_pp0_iter4_reg == 1'd1) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0)) | ((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0) & (icmp_ln222_reg_1344_pp0_iter4_reg == 1'd1)))))) begin
        filtered_gradient_y_V_blk_n = filtered_gradient_y_V_full_n;
    end else begin
        filtered_gradient_y_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op263_write_state7 == 1'b1)) begin
            filtered_gradient_y_V_din = 32'd0;
        end else if ((ap_predicate_op260_write_state7 == 1'b1)) begin
            filtered_gradient_y_V_din = trunc_ln708_3_reg_1628;
        end else begin
            filtered_gradient_y_V_din = 'bx;
        end
    end else begin
        filtered_gradient_y_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op263_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op260_write_state7 == 1'b1)))) begin
        filtered_gradient_y_V_write = 1'b1;
    end else begin
        filtered_gradient_y_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd1) & (tmp_70_reg_1336_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((tmp_70_reg_1336_pp0_iter4_reg == 1'd1) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0)) | ((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0) & (icmp_ln222_reg_1344_pp0_iter4_reg == 1'd1)))))) begin
        filtered_gradient_z_V_blk_n = filtered_gradient_z_V_full_n;
    end else begin
        filtered_gradient_z_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op264_write_state7 == 1'b1)) begin
            filtered_gradient_z_V_din = 32'd0;
        end else if ((ap_predicate_op261_write_state7 == 1'b1)) begin
            filtered_gradient_z_V_din = trunc_ln708_4_reg_1633;
        end else begin
            filtered_gradient_z_V_din = 'bx;
        end
    end else begin
        filtered_gradient_z_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op264_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op261_write_state7 == 1'b1)))) begin
        filtered_gradient_z_V_write = 1'b1;
    end else begin
        filtered_gradient_z_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_494_ce = 1'b1;
    end else begin
        grp_fu_494_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_504_ce = 1'b1;
    end else begin
        grp_fu_504_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_514_ce = 1'b1;
    end else begin
        grp_fu_514_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_524_ce = 1'b1;
    end else begin
        grp_fu_524_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_ce = 1'b1;
    end else begin
        grp_fu_534_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_544_ce = 1'b1;
    end else begin
        grp_fu_544_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_554_ce = 1'b1;
    end else begin
        grp_fu_554_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_564_ce = 1'b1;
    end else begin
        grp_fu_564_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_574_ce = 1'b1;
    end else begin
        grp_fu_574_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_584_ce = 1'b1;
    end else begin
        grp_fu_584_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_594_ce = 1'b1;
    end else begin
        grp_fu_594_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_604_ce = 1'b1;
    end else begin
        grp_fu_604_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_658_ce = 1'b1;
    end else begin
        grp_fu_658_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_667_ce = 1'b1;
    end else begin
        grp_fu_667_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_676_ce = 1'b1;
    end else begin
        grp_fu_676_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_685_ce = 1'b1;
    end else begin
        grp_fu_685_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_694_ce = 1'b1;
    end else begin
        grp_fu_694_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_703_ce = 1'b1;
    end else begin
        grp_fu_703_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_712_ce = 1'b1;
    end else begin
        grp_fu_712_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_721_ce = 1'b1;
    end else begin
        grp_fu_721_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_730_ce = 1'b1;
    end else begin
        grp_fu_730_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_filtered_x_V_blk_n = y_filtered_x_V_empty_n;
    end else begin
        y_filtered_x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_read_state3 == 1'b1))) begin
        y_filtered_x_V_read = 1'b1;
    end else begin
        y_filtered_x_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_filtered_y_V_blk_n = y_filtered_y_V_empty_n;
    end else begin
        y_filtered_y_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op103_read_state3 == 1'b1))) begin
        y_filtered_y_V_read = 1'b1;
    end else begin
        y_filtered_y_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_filtered_z_V_blk_n = y_filtered_z_V_empty_n;
    end else begin
        y_filtered_z_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op104_read_state3 == 1'b1))) begin
        y_filtered_z_V_read = 1'b1;
    end else begin
        y_filtered_z_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_40_fu_785_p2 = ($signed(sext_ln703_24_fu_781_p1) + $signed(mul_ln1118_31_reg_1478));

assign add_ln1192_41_fu_823_p2 = ($signed(sext_ln703_25_fu_819_p1) + $signed(mul_ln1118_32_reg_1483));

assign add_ln1192_42_fu_853_p2 = ($signed(sext_ln728_fu_770_p1) + $signed(sext_ln703_26_fu_850_p1));

assign add_ln1192_43_fu_880_p2 = ($signed(sext_ln728_3_fu_808_p1) + $signed(sext_ln703_27_fu_877_p1));

assign add_ln1192_44_fu_907_p2 = ($signed(sext_ln728_4_fu_846_p1) + $signed(sext_ln703_28_fu_904_p1));

assign add_ln1192_45_fu_931_p2 = (mul_ln703_reg_1503 + and_ln728_s_fu_869_p3);

assign add_ln1192_46_fu_946_p2 = (mul_ln703_25_reg_1508 + and_ln728_32_fu_896_p3);

assign add_ln1192_47_fu_961_p2 = (mul_ln703_26_reg_1513 + and_ln728_33_fu_923_p3);

assign add_ln1192_48_fu_1000_p2 = ($signed(and_ln728_34_fu_976_p3) + $signed(sext_ln703_29_fu_997_p1));

assign add_ln1192_49_fu_1027_p2 = ($signed(and_ln728_35_fu_983_p3) + $signed(sext_ln703_30_fu_1024_p1));

assign add_ln1192_50_fu_1054_p2 = ($signed(and_ln728_36_fu_990_p3) + $signed(sext_ln703_31_fu_1051_p1));

assign add_ln1192_51_fu_1081_p2 = ($signed(and_ln728_37_fu_1016_p3) + $signed(sext_ln703_32_fu_1078_p1));

assign add_ln1192_52_fu_1108_p2 = ($signed(and_ln728_38_fu_1043_p3) + $signed(sext_ln703_33_fu_1105_p1));

assign add_ln1192_53_fu_1135_p2 = ($signed(and_ln728_39_fu_1070_p3) + $signed(sext_ln703_34_fu_1132_p1));

assign add_ln1192_54_fu_1162_p2 = ($signed(and_ln728_40_fu_1097_p3) + $signed(sext_ln703_35_fu_1159_p1));

assign add_ln1192_55_fu_1181_p2 = ($signed(and_ln728_41_fu_1124_p3) + $signed(sext_ln703_36_fu_1178_p1));

assign add_ln1192_56_fu_1200_p2 = ($signed(and_ln728_42_fu_1151_p3) + $signed(sext_ln703_37_fu_1197_p1));

assign add_ln1192_fu_747_p2 = ($signed(sext_ln703_fu_743_p1) + $signed(mul_ln1118_30_reg_1473));

assign add_ln189_fu_300_p2 = (indvar_flatten_reg_200 + 19'd1);

assign add_ln191_fu_346_p2 = (select_ln189_fu_318_p3 + 11'd1);

assign and_ln728_32_fu_896_p3 = {{tmp_43_fu_886_p4}, {19'd0}};

assign and_ln728_33_fu_923_p3 = {{tmp_44_fu_913_p4}, {19'd0}};

assign and_ln728_34_fu_976_p3 = {{tmp_45_reg_1563}, {19'd0}};

assign and_ln728_35_fu_983_p3 = {{tmp_46_reg_1568}, {19'd0}};

assign and_ln728_36_fu_990_p3 = {{tmp_47_reg_1573}, {19'd0}};

assign and_ln728_37_fu_1016_p3 = {{tmp_48_fu_1006_p4}, {19'd0}};

assign and_ln728_38_fu_1043_p3 = {{tmp_49_fu_1033_p4}, {19'd0}};

assign and_ln728_39_fu_1070_p3 = {{tmp_50_fu_1060_p4}, {19'd0}};

assign and_ln728_40_fu_1097_p3 = {{tmp_51_fu_1087_p4}, {19'd0}};

assign and_ln728_41_fu_1124_p3 = {{tmp_52_fu_1114_p4}, {19'd0}};

assign and_ln728_42_fu_1151_p3 = {{tmp_53_fu_1141_p4}, {19'd0}};

assign and_ln728_s_fu_869_p3 = {{tmp_42_fu_859_p4}, {19'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((filtered_gradient_z_V_full_n == 1'b0) & (ap_predicate_op264_write_state7 == 1'b1)) | ((filtered_gradient_z_V_full_n == 1'b0) & (ap_predicate_op261_write_state7 == 1'b1)) | ((filtered_gradient_y_V_full_n == 1'b0) & (ap_predicate_op263_write_state7 == 1'b1)) | ((filtered_gradient_y_V_full_n == 1'b0) & (ap_predicate_op260_write_state7 == 1'b1)) | ((filtered_gradient_x_V_full_n == 1'b0) & (ap_predicate_op262_write_state7 == 1'b1)) | ((filtered_gradient_x_V_full_n == 1'b0) & (ap_predicate_op259_write_state7 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((y_filtered_z_V_empty_n == 1'b0) & (ap_predicate_op104_read_state3 == 1'b1)) | ((y_filtered_y_V_empty_n == 1'b0) & (ap_predicate_op103_read_state3 == 1'b1)) | ((y_filtered_x_V_empty_n == 1'b0) & (ap_predicate_op102_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((filtered_gradient_z_V_full_n == 1'b0) & (ap_predicate_op264_write_state7 == 1'b1)) | ((filtered_gradient_z_V_full_n == 1'b0) & (ap_predicate_op261_write_state7 == 1'b1)) | ((filtered_gradient_y_V_full_n == 1'b0) & (ap_predicate_op263_write_state7 == 1'b1)) | ((filtered_gradient_y_V_full_n == 1'b0) & (ap_predicate_op260_write_state7 == 1'b1)) | ((filtered_gradient_x_V_full_n == 1'b0) & (ap_predicate_op262_write_state7 == 1'b1)) | ((filtered_gradient_x_V_full_n == 1'b0) & (ap_predicate_op259_write_state7 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((y_filtered_z_V_empty_n == 1'b0) & (ap_predicate_op104_read_state3 == 1'b1)) | ((y_filtered_y_V_empty_n == 1'b0) & (ap_predicate_op103_read_state3 == 1'b1)) | ((y_filtered_x_V_empty_n == 1'b0) & (ap_predicate_op102_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((filtered_gradient_z_V_full_n == 1'b0) & (ap_predicate_op264_write_state7 == 1'b1)) | ((filtered_gradient_z_V_full_n == 1'b0) & (ap_predicate_op261_write_state7 == 1'b1)) | ((filtered_gradient_y_V_full_n == 1'b0) & (ap_predicate_op263_write_state7 == 1'b1)) | ((filtered_gradient_y_V_full_n == 1'b0) & (ap_predicate_op260_write_state7 == 1'b1)) | ((filtered_gradient_x_V_full_n == 1'b0) & (ap_predicate_op262_write_state7 == 1'b1)) | ((filtered_gradient_x_V_full_n == 1'b0) & (ap_predicate_op259_write_state7 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((y_filtered_z_V_empty_n == 1'b0) & (ap_predicate_op104_read_state3 == 1'b1)) | ((y_filtered_y_V_empty_n == 1'b0) & (ap_predicate_op103_read_state3 == 1'b1)) | ((y_filtered_x_V_empty_n == 1'b0) & (ap_predicate_op102_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((y_filtered_z_V_empty_n == 1'b0) & (ap_predicate_op104_read_state3 == 1'b1)) | ((y_filtered_y_V_empty_n == 1'b0) & (ap_predicate_op103_read_state3 == 1'b1)) | ((y_filtered_x_V_empty_n == 1'b0) & (ap_predicate_op102_read_state3 == 1'b1)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = (((filtered_gradient_z_V_full_n == 1'b0) & (ap_predicate_op264_write_state7 == 1'b1)) | ((filtered_gradient_z_V_full_n == 1'b0) & (ap_predicate_op261_write_state7 == 1'b1)) | ((filtered_gradient_y_V_full_n == 1'b0) & (ap_predicate_op263_write_state7 == 1'b1)) | ((filtered_gradient_y_V_full_n == 1'b0) & (ap_predicate_op260_write_state7 == 1'b1)) | ((filtered_gradient_x_V_full_n == 1'b0) & (ap_predicate_op262_write_state7 == 1'b1)) | ((filtered_gradient_x_V_full_n == 1'b0) & (ap_predicate_op259_write_state7 == 1'b1)));
end

always @ (*) begin
    ap_condition_187 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_buf_val_x_V_0_6_2_i_reg_234 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_V_0_6_2_i_reg_222 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_V_0_6_2_i_reg_246 = 'bx;

assign ap_phi_reg_pp0_iter1_buf_val_x_V_0_6_3_i_reg_272 = 'bx;

assign ap_phi_reg_pp0_iter1_buf_val_y_V_0_6_3_i_reg_258 = 'bx;

assign ap_phi_reg_pp0_iter1_buf_val_z_V_0_6_3_i_reg_286 = 'bx;

always @ (*) begin
    ap_predicate_op102_read_state3 = ((tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0));
end

always @ (*) begin
    ap_predicate_op103_read_state3 = ((tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0));
end

always @ (*) begin
    ap_predicate_op104_read_state3 = ((tmp_70_reg_1336 == 1'd0) & (icmp_ln189_reg_1332 == 1'd0));
end

always @ (*) begin
    ap_predicate_op259_write_state7 = ((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd1) & (tmp_70_reg_1336_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op260_write_state7 = ((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd1) & (tmp_70_reg_1336_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op261_write_state7 = ((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd1) & (tmp_70_reg_1336_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op262_write_state7 = (((tmp_70_reg_1336_pp0_iter4_reg == 1'd1) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0)) | ((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0) & (icmp_ln222_reg_1344_pp0_iter4_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op263_write_state7 = (((tmp_70_reg_1336_pp0_iter4_reg == 1'd1) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0)) | ((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0) & (icmp_ln222_reg_1344_pp0_iter4_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op264_write_state7 = (((tmp_70_reg_1336_pp0_iter4_reg == 1'd1) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0)) | ((icmp_ln212_reg_1340_pp0_iter4_reg == 1'd0) & (icmp_ln189_reg_1332_pp0_iter4_reg == 1'd0) & (icmp_ln222_reg_1344_pp0_iter4_reg == 1'd1)));
end

assign ap_ready = internal_ap_ready;

assign grp_fu_494_p1 = 49'd39583;

assign grp_fu_504_p1 = 49'd39583;

assign grp_fu_514_p1 = 49'd39583;

assign grp_fu_524_p1 = 50'd69730;

assign grp_fu_534_p1 = 50'd69730;

assign grp_fu_544_p1 = 50'd69730;

assign grp_fu_554_p1 = 50'd97989;

assign grp_fu_564_p1 = 50'd97989;

assign grp_fu_574_p1 = 50'd97989;

assign grp_fu_584_p1 = 51'd152200;

assign grp_fu_594_p1 = 51'd152200;

assign grp_fu_604_p1 = 51'd152200;

assign grp_fu_658_p1 = 50'd97989;

assign grp_fu_667_p1 = 50'd97989;

assign grp_fu_676_p1 = 50'd97989;

assign grp_fu_685_p1 = 50'd69730;

assign grp_fu_694_p1 = 50'd69730;

assign grp_fu_703_p1 = 50'd69730;

assign grp_fu_712_p1 = 49'd39583;

assign grp_fu_721_p1 = 49'd39583;

assign grp_fu_730_p1 = 49'd39583;

assign icmp_ln189_fu_306_p2 = ((indvar_flatten_reg_200 == 19'd447772) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_312_p2 = ((c_reg_211 == 11'd1027) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_334_p2 = ((select_ln189_fu_318_p3 > 11'd5) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_340_p2 = ((select_ln189_fu_318_p3 > 11'd2) ? 1'b1 : 1'b0);

assign select_ln189_fu_318_p3 = ((icmp_ln191_fu_312_p2[0:0] == 1'b1) ? 11'd0 : c_reg_211);

assign sext_ln703_24_fu_781_p1 = $signed(tmp_s_fu_774_p3);

assign sext_ln703_25_fu_819_p1 = $signed(tmp_41_fu_812_p3);

assign sext_ln703_26_fu_850_p1 = $signed(mul_ln1118_33_reg_1488);

assign sext_ln703_27_fu_877_p1 = $signed(mul_ln1118_34_reg_1493);

assign sext_ln703_28_fu_904_p1 = $signed(mul_ln1118_35_reg_1498);

assign sext_ln703_29_fu_997_p1 = $signed(mul_ln1118_36_reg_1578);

assign sext_ln703_30_fu_1024_p1 = $signed(mul_ln1118_37_reg_1583);

assign sext_ln703_31_fu_1051_p1 = $signed(mul_ln1118_38_reg_1588);

assign sext_ln703_32_fu_1078_p1 = $signed(mul_ln1118_39_reg_1593);

assign sext_ln703_33_fu_1105_p1 = $signed(mul_ln1118_40_reg_1598);

assign sext_ln703_34_fu_1132_p1 = $signed(mul_ln1118_41_reg_1603);

assign sext_ln703_35_fu_1159_p1 = $signed(mul_ln1118_42_reg_1608);

assign sext_ln703_36_fu_1178_p1 = $signed(mul_ln1118_43_reg_1613);

assign sext_ln703_37_fu_1197_p1 = $signed(mul_ln1118_44_reg_1618);

assign sext_ln703_fu_743_p1 = $signed(tmp_fu_736_p3);

assign sext_ln728_3_fu_808_p1 = $signed(tmp_74_fu_800_p3);

assign sext_ln728_4_fu_846_p1 = $signed(tmp_76_fu_838_p3);

assign sext_ln728_fu_770_p1 = $signed(tmp_72_fu_762_p3);

assign start_out = real_start;

assign tmp_41_fu_812_p3 = {{trunc_ln708_1_reg_1468}, {19'd0}};

assign tmp_42_fu_859_p4 = {{add_ln1192_42_fu_853_p2[50:19]}};

assign tmp_43_fu_886_p4 = {{add_ln1192_43_fu_880_p2[50:19]}};

assign tmp_44_fu_913_p4 = {{add_ln1192_44_fu_907_p2[50:19]}};

assign tmp_48_fu_1006_p4 = {{add_ln1192_48_fu_1000_p2[50:19]}};

assign tmp_49_fu_1033_p4 = {{add_ln1192_49_fu_1027_p2[50:19]}};

assign tmp_50_fu_1060_p4 = {{add_ln1192_50_fu_1054_p2[50:19]}};

assign tmp_51_fu_1087_p4 = {{add_ln1192_51_fu_1081_p2[50:19]}};

assign tmp_52_fu_1114_p4 = {{add_ln1192_52_fu_1108_p2[50:19]}};

assign tmp_53_fu_1141_p4 = {{add_ln1192_53_fu_1135_p2[50:19]}};

assign tmp_70_fu_326_p3 = select_ln189_fu_318_p3[32'd10];

assign tmp_71_fu_752_p4 = {{add_ln1192_fu_747_p2[49:19]}};

assign tmp_72_fu_762_p3 = {{tmp_71_fu_752_p4}, {19'd0}};

assign tmp_73_fu_790_p4 = {{add_ln1192_40_fu_785_p2[49:19]}};

assign tmp_74_fu_800_p3 = {{tmp_73_fu_790_p4}, {19'd0}};

assign tmp_75_fu_828_p4 = {{add_ln1192_41_fu_823_p2[49:19]}};

assign tmp_76_fu_838_p3 = {{tmp_75_fu_828_p4}, {19'd0}};

assign tmp_fu_736_p3 = {{trunc_ln_reg_1458}, {19'd0}};

assign tmp_s_fu_774_p3 = {{trunc_ln708_s_reg_1463}, {19'd0}};

endmodule //optical_flow_gradient_weight_x
