<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>OpenWSN Firmware: C:/Jenkins/jobs/Firmware Docs/workspace/firmware/openos/bsp/chips/cc2420/cc2420.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cc2420_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">cc2420.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="cc2420_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420__status__t.html">cc2420_status_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___m_a_i_n__reg__t.html">cc2420_MAIN_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___m_d_m_c_t_r_l0__reg__t.html">cc2420_MDMCTRL0_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___m_d_m_c_t_r_l1__reg__t.html">cc2420_MDMCTRL1_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___r_s_s_i__reg__t.html">cc2420_RSSI_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___s_y_n_c_w_o_r_d__reg__t.html">cc2420_SYNCWORD_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___t_x_c_t_r_l__reg__t.html">cc2420_TXCTRL_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___r_x_c_t_r_l0__reg__t.html">cc2420_RXCTRL0_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___r_x_c_t_r_l1__reg__t.html">cc2420_RXCTRL1_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___f_s_c_t_r_l__reg__t.html">cc2420_FSCTRL_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___s_e_c_c_t_r_l0__reg__t.html">cc2420_SECCTRL0_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___s_e_c_c_t_r_l1__reg__t.html">cc2420_SECCTRL1_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___b_a_t_t_m_o_n__reg__t.html">cc2420_BATTMON_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___i_o_c_f_g0__reg__t.html">cc2420_IOCFG0_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___i_o_c_f_g1__reg__t.html">cc2420_IOCFG1_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___m_a_n_f_i_d_l__reg__t.html">cc2420_MANFIDL_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___m_a_n_f_i_d_h__reg__t.html">cc2420_MANFIDH_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___f_s_m_t_c__reg__t.html">cc2420_FSMTC_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___m_a_n_a_n_d__reg__t.html">cc2420_MANAND_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___m_a_n_o_r__reg__t.html">cc2420_MANOR_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___a_g_c_c_t_r_l__reg__t.html">cc2420_AGCCTRL_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___a_g_c_t_s_t0__reg__t.html">cc2420_AGCTST0_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___a_g_c_t_s_t1__reg__t.html">cc2420_AGCTST1_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___a_g_c_t_s_t2__reg__t.html">cc2420_AGCTST2_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___f_s_t_s_t0__reg__t.html">cc2420_FSTST0_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___f_s_t_s_t1__reg__t.html">cc2420_FSTST1_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___f_s_t_s_t2__reg__t.html">cc2420_FSTST2_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___f_s_t_s_t3__reg__t.html">cc2420_FSTST3_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___r_x_b_p_f_t_s_t__reg__t.html">cc2420_RXBPFTST_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___f_s_m_s_t_a_t_e__reg__t.html">cc2420_FSMSTATE_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___a_d_c_t_s_t__reg__t.html">cc2420_ADCTST_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___d_a_c_t_s_t__reg__t.html">cc2420_DACTST_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2420___t_o_p_t_s_t__reg__t.html">cc2420_TOPTST_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab8b54189ed678331c8c8cc18e07fa721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#ab8b54189ed678331c8c8cc18e07fa721">CC2420_FLAG_READ</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ab8b54189ed678331c8c8cc18e07fa721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register definitions for the Texas Instruments CC2420 radio chip.  <a href="#ab8b54189ed678331c8c8cc18e07fa721">More...</a><br/></td></tr>
<tr class="separator:ab8b54189ed678331c8c8cc18e07fa721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4e57ddb3d87c5fb9d59453514c1e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#aed4e57ddb3d87c5fb9d59453514c1e7e">CC2420_FLAG_WRITE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:aed4e57ddb3d87c5fb9d59453514c1e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32809cec8d26a6e55e2b791132df51bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a32809cec8d26a6e55e2b791132df51bb">CC2420_FLAG_RAM</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:a32809cec8d26a6e55e2b791132df51bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e57dbb692f6d889da634e5c9e42c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a23e57dbb692f6d889da634e5c9e42c8e">CC2420_FLAG_REG</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a23e57dbb692f6d889da634e5c9e42c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c540324965c3957667abd3e5aeb3518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a2c540324965c3957667abd3e5aeb3518">CC2420_SNOP</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a2c540324965c3957667abd3e5aeb3518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33ecf4cc6380cf644195e8063be03a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#aa33ecf4cc6380cf644195e8063be03a1">CC2420_SXOSCON</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:aa33ecf4cc6380cf644195e8063be03a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a6c6764b0b969767b542710811ae83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a53a6c6764b0b969767b542710811ae83">CC2420_STXCAL</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a53a6c6764b0b969767b542710811ae83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf1e9e6252fa4edf2cefc74056b7a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#afaf1e9e6252fa4edf2cefc74056b7a3e">CC2420_SRXON</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:afaf1e9e6252fa4edf2cefc74056b7a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c7b589997179378bdc72103cdd3a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a70c7b589997179378bdc72103cdd3a42">CC2420_STXON</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a70c7b589997179378bdc72103cdd3a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6717f7b10ad44db0b56aa22b030e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#aba6717f7b10ad44db0b56aa22b030e71">CC2420_STXONCCA</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="separator:aba6717f7b10ad44db0b56aa22b030e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bc9ec634a6820a7ca6a23cce45044b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a57bc9ec634a6820a7ca6a23cce45044b">CC2420_SRFOFF</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:a57bc9ec634a6820a7ca6a23cce45044b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83687800a8b0eb07b98f95c12a996f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#ae83687800a8b0eb07b98f95c12a996f1">CC2420_SXOSCOFF</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="separator:ae83687800a8b0eb07b98f95c12a996f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8238875a2ab4eb17e1af1b96c3fd5dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a8238875a2ab4eb17e1af1b96c3fd5dcc">CC2420_SFLUSHRX</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:a8238875a2ab4eb17e1af1b96c3fd5dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea87fb7018ad627c5133bcd7143c9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#aaea87fb7018ad627c5133bcd7143c9c4">CC2420_SFLUSHTX</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:aaea87fb7018ad627c5133bcd7143c9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe489121919d0b338b35b8c3ef4872bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#abe489121919d0b338b35b8c3ef4872bb">CC2420_SACK</a>&#160;&#160;&#160;0x0a</td></tr>
<tr class="separator:abe489121919d0b338b35b8c3ef4872bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116ad692555f838ae7a3d533075c08d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a116ad692555f838ae7a3d533075c08d5">CC2420_SACKPEND</a>&#160;&#160;&#160;0x0b</td></tr>
<tr class="separator:a116ad692555f838ae7a3d533075c08d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76f2bd01e87c6bf6ea9d7370de40f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#ad76f2bd01e87c6bf6ea9d7370de40f08">CC2420_SRXDEC</a>&#160;&#160;&#160;0x0c</td></tr>
<tr class="separator:ad76f2bd01e87c6bf6ea9d7370de40f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726c486612f9e7fd42ec1faf4e243ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a726c486612f9e7fd42ec1faf4e243ba0">CC2420_STXENC</a>&#160;&#160;&#160;0x0d</td></tr>
<tr class="separator:a726c486612f9e7fd42ec1faf4e243ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d9b04b6d9b288ff9e0d40a3828baa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a39d9b04b6d9b288ff9e0d40a3828baa5">CC2420_SAES</a>&#160;&#160;&#160;0x0e</td></tr>
<tr class="separator:a39d9b04b6d9b288ff9e0d40a3828baa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa19d97d8d640757376950d294e9693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#acaa19d97d8d640757376950d294e9693">CC2420_MAIN_ADDR</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:acaa19d97d8d640757376950d294e9693"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Main Control Register  <a href="#acaa19d97d8d640757376950d294e9693">More...</a><br/></td></tr>
<tr class="separator:acaa19d97d8d640757376950d294e9693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b6ea9f0e4a8f51501ed7ba917fffd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#ae0b6ea9f0e4a8f51501ed7ba917fffd6">CC2420_MDMCTRL0_ADDR</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="memdesc:ae0b6ea9f0e4a8f51501ed7ba917fffd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Modem Control Register 0  <a href="#ae0b6ea9f0e4a8f51501ed7ba917fffd6">More...</a><br/></td></tr>
<tr class="separator:ae0b6ea9f0e4a8f51501ed7ba917fffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5710a75a26c33d12ab3ba4d3b1563934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a5710a75a26c33d12ab3ba4d3b1563934">CC2420_MDMCTRL1_ADDR</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="memdesc:a5710a75a26c33d12ab3ba4d3b1563934"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Modem Control Register 1  <a href="#a5710a75a26c33d12ab3ba4d3b1563934">More...</a><br/></td></tr>
<tr class="separator:a5710a75a26c33d12ab3ba4d3b1563934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32733be47baf022cf55f960e3721a94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a32733be47baf022cf55f960e3721a94c">CC2420_RSSI_ADDR</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="separator:a32733be47baf022cf55f960e3721a94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad6e2668558cea4ca961d66dfcbac8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a8ad6e2668558cea4ca961d66dfcbac8c">CC2420_SYNCWORD_ADDR</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:a8ad6e2668558cea4ca961d66dfcbac8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Synchronisation word control register  <a href="#a8ad6e2668558cea4ca961d66dfcbac8c">More...</a><br/></td></tr>
<tr class="separator:a8ad6e2668558cea4ca961d66dfcbac8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a59f4b84ff079025b0a68b39ba4feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a72a59f4b84ff079025b0a68b39ba4feb">CC2420_TXCTRL_ADDR</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="memdesc:a72a59f4b84ff079025b0a68b39ba4feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Transmit Control Register  <a href="#a72a59f4b84ff079025b0a68b39ba4feb">More...</a><br/></td></tr>
<tr class="separator:a72a59f4b84ff079025b0a68b39ba4feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c97b07958f543dcd54db82401645daa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a8c97b07958f543dcd54db82401645daa">CC2420_RXCTRL0_ADDR</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="memdesc:a8c97b07958f543dcd54db82401645daa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Receive Control Register 0  <a href="#a8c97b07958f543dcd54db82401645daa">More...</a><br/></td></tr>
<tr class="separator:a8c97b07958f543dcd54db82401645daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9cbea330b82066feda6e19752659ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#acf9cbea330b82066feda6e19752659ac">CC2420_RXCTRL1_ADDR</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="memdesc:acf9cbea330b82066feda6e19752659ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Receive Control Register 1  <a href="#acf9cbea330b82066feda6e19752659ac">More...</a><br/></td></tr>
<tr class="separator:acf9cbea330b82066feda6e19752659ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace3e71c415778b353b7af456b94faf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#ace3e71c415778b353b7af456b94faf55">CC2420_FSCTRL_ADDR</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:ace3e71c415778b353b7af456b94faf55"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Frequency Synthesizer Control and Status Register  <a href="#ace3e71c415778b353b7af456b94faf55">More...</a><br/></td></tr>
<tr class="separator:ace3e71c415778b353b7af456b94faf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af3baa097c1bc60f4ee3977b0a46531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a9af3baa097c1bc60f4ee3977b0a46531">CC2420_SECCTRL0_ADDR</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="memdesc:a9af3baa097c1bc60f4ee3977b0a46531"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Security Control Register 0  <a href="#a9af3baa097c1bc60f4ee3977b0a46531">More...</a><br/></td></tr>
<tr class="separator:a9af3baa097c1bc60f4ee3977b0a46531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62b8adfc161a26bf8180d3882c17fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#ae62b8adfc161a26bf8180d3882c17fa7">CC2420_SECCTRL1_ADDR</a>&#160;&#160;&#160;0x1a</td></tr>
<tr class="memdesc:ae62b8adfc161a26bf8180d3882c17fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Security Control Register 1  <a href="#ae62b8adfc161a26bf8180d3882c17fa7">More...</a><br/></td></tr>
<tr class="separator:ae62b8adfc161a26bf8180d3882c17fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c90ffa6fa6fd86ca9982ee47cfdfbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#ad8c90ffa6fa6fd86ca9982ee47cfdfbd">CC2420_BATTMON_ADDR</a>&#160;&#160;&#160;0x1b</td></tr>
<tr class="memdesc:ad8c90ffa6fa6fd86ca9982ee47cfdfbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Battery Monitor Control and Status Register  <a href="#ad8c90ffa6fa6fd86ca9982ee47cfdfbd">More...</a><br/></td></tr>
<tr class="separator:ad8c90ffa6fa6fd86ca9982ee47cfdfbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76e585624974ad2b9a84ccdc6b28a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#ae76e585624974ad2b9a84ccdc6b28a59">CC2420_IOCFG0_ADDR</a>&#160;&#160;&#160;0x1c</td></tr>
<tr class="memdesc:ae76e585624974ad2b9a84ccdc6b28a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Input / Output Control Register 0  <a href="#ae76e585624974ad2b9a84ccdc6b28a59">More...</a><br/></td></tr>
<tr class="separator:ae76e585624974ad2b9a84ccdc6b28a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404b53385783a2ba02dfe7dcac016465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a404b53385783a2ba02dfe7dcac016465">CC2420_IOCFG1_ADDR</a>&#160;&#160;&#160;0x1d</td></tr>
<tr class="memdesc:a404b53385783a2ba02dfe7dcac016465"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Input / Output Control Register 1  <a href="#a404b53385783a2ba02dfe7dcac016465">More...</a><br/></td></tr>
<tr class="separator:a404b53385783a2ba02dfe7dcac016465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64dab701f6a9d384b39912e0e9e866d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a64dab701f6a9d384b39912e0e9e866d7">CC2420_MANFIDL_ADDR</a>&#160;&#160;&#160;0x1e</td></tr>
<tr class="memdesc:a64dab701f6a9d384b39912e0e9e866d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Manufacturer ID, Low 16 bits  <a href="#a64dab701f6a9d384b39912e0e9e866d7">More...</a><br/></td></tr>
<tr class="separator:a64dab701f6a9d384b39912e0e9e866d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82aca91aae5d7b99c2e46d3836870a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a82aca91aae5d7b99c2e46d3836870a05">CC2420_MANFIDH_ADDR</a>&#160;&#160;&#160;0x1f</td></tr>
<tr class="memdesc:a82aca91aae5d7b99c2e46d3836870a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Manufacturer ID, High 16 bits  <a href="#a82aca91aae5d7b99c2e46d3836870a05">More...</a><br/></td></tr>
<tr class="separator:a82aca91aae5d7b99c2e46d3836870a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588ab4ccfa1a9ea32d2c2764116bd2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a588ab4ccfa1a9ea32d2c2764116bd2dc">CC2420_FSMTC_ADDR</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:a588ab4ccfa1a9ea32d2c2764116bd2dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Finite State Machine Time Constants  <a href="#a588ab4ccfa1a9ea32d2c2764116bd2dc">More...</a><br/></td></tr>
<tr class="separator:a588ab4ccfa1a9ea32d2c2764116bd2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa285178c1c5e4092cf6dd9e8e745544c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#aa285178c1c5e4092cf6dd9e8e745544c">CC2420_MANAND_ADDR</a>&#160;&#160;&#160;0x21</td></tr>
<tr class="memdesc:aa285178c1c5e4092cf6dd9e8e745544c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Manual signal AND override register  <a href="#aa285178c1c5e4092cf6dd9e8e745544c">More...</a><br/></td></tr>
<tr class="separator:aa285178c1c5e4092cf6dd9e8e745544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc5a541ec6b137c0f31ac536c7f2094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a6dc5a541ec6b137c0f31ac536c7f2094">CC2420_MANOR_ADDR</a>&#160;&#160;&#160;0x22</td></tr>
<tr class="memdesc:a6dc5a541ec6b137c0f31ac536c7f2094"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Manual signal OR override register  <a href="#a6dc5a541ec6b137c0f31ac536c7f2094">More...</a><br/></td></tr>
<tr class="separator:a6dc5a541ec6b137c0f31ac536c7f2094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa698401d845749f3698dcf9e65b7fafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#aa698401d845749f3698dcf9e65b7fafe">CC2420_AGCCTRL_ADDR</a>&#160;&#160;&#160;0x23</td></tr>
<tr class="memdesc:aa698401d845749f3698dcf9e65b7fafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] AGC Control Register  <a href="#aa698401d845749f3698dcf9e65b7fafe">More...</a><br/></td></tr>
<tr class="separator:aa698401d845749f3698dcf9e65b7fafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43cb7bb243f1193a0b62079331ef434b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a43cb7bb243f1193a0b62079331ef434b">CC2420_AGCTST0_ADDR</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="memdesc:a43cb7bb243f1193a0b62079331ef434b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] AGC Test Register 0  <a href="#a43cb7bb243f1193a0b62079331ef434b">More...</a><br/></td></tr>
<tr class="separator:a43cb7bb243f1193a0b62079331ef434b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4edb90898e2faea452c3d086c5c3a20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a4edb90898e2faea452c3d086c5c3a20f">CC2420_AGCTST1_ADDR</a>&#160;&#160;&#160;0x25</td></tr>
<tr class="memdesc:a4edb90898e2faea452c3d086c5c3a20f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] AGC Test Register 1  <a href="#a4edb90898e2faea452c3d086c5c3a20f">More...</a><br/></td></tr>
<tr class="separator:a4edb90898e2faea452c3d086c5c3a20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf9f9fb3d592678f528f7314a8e9bad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#adf9f9fb3d592678f528f7314a8e9bad3">CC2420_AGCTST2_ADDR</a>&#160;&#160;&#160;0x26</td></tr>
<tr class="memdesc:adf9f9fb3d592678f528f7314a8e9bad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] AGC Test Register 2  <a href="#adf9f9fb3d592678f528f7314a8e9bad3">More...</a><br/></td></tr>
<tr class="separator:adf9f9fb3d592678f528f7314a8e9bad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e4b49b517d082f973cd7dba917363a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a74e4b49b517d082f973cd7dba917363a">CC2420_FSTST0_ADDR</a>&#160;&#160;&#160;0x27</td></tr>
<tr class="memdesc:a74e4b49b517d082f973cd7dba917363a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Frequency Synthesizer Test Register 0  <a href="#a74e4b49b517d082f973cd7dba917363a">More...</a><br/></td></tr>
<tr class="separator:a74e4b49b517d082f973cd7dba917363a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579157509577a5a9192a03dbf903ed34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a579157509577a5a9192a03dbf903ed34">CC2420_FSTST1_ADDR</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:a579157509577a5a9192a03dbf903ed34"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Frequency Synthesizer Test Register 1  <a href="#a579157509577a5a9192a03dbf903ed34">More...</a><br/></td></tr>
<tr class="separator:a579157509577a5a9192a03dbf903ed34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6e00e6ff2852ec28ed3f7fb56a0c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#aad6e00e6ff2852ec28ed3f7fb56a0c61">CC2420_FSTST2_ADDR</a>&#160;&#160;&#160;0x29</td></tr>
<tr class="memdesc:aad6e00e6ff2852ec28ed3f7fb56a0c61"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Frequency Synthesizer Test Register 2  <a href="#aad6e00e6ff2852ec28ed3f7fb56a0c61">More...</a><br/></td></tr>
<tr class="separator:aad6e00e6ff2852ec28ed3f7fb56a0c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ffeff8004019fd34feccbe6b601cfe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a9ffeff8004019fd34feccbe6b601cfe5">CC2420_FSTST3_ADDR</a>&#160;&#160;&#160;0x2a</td></tr>
<tr class="memdesc:a9ffeff8004019fd34feccbe6b601cfe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Frequency Synthesizer Test Register 3  <a href="#a9ffeff8004019fd34feccbe6b601cfe5">More...</a><br/></td></tr>
<tr class="separator:a9ffeff8004019fd34feccbe6b601cfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2564d5839396880d8c53128e5494bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a5b2564d5839396880d8c53128e5494bb">CC2420_RXBPFTST_ADDR</a>&#160;&#160;&#160;0x2b</td></tr>
<tr class="memdesc:a5b2564d5839396880d8c53128e5494bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Receiver Bandpass Filter Test Register  <a href="#a5b2564d5839396880d8c53128e5494bb">More...</a><br/></td></tr>
<tr class="separator:a5b2564d5839396880d8c53128e5494bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6e4878d25428f0baae15cc11116fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a1d6e4878d25428f0baae15cc11116fc6">CC2420_FSMSTATE_ADDR</a>&#160;&#160;&#160;0x2c</td></tr>
<tr class="memdesc:a1d6e4878d25428f0baae15cc11116fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R ] Finite State Machine State Status Register  <a href="#a1d6e4878d25428f0baae15cc11116fc6">More...</a><br/></td></tr>
<tr class="separator:a1d6e4878d25428f0baae15cc11116fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a0d30ef36e8ada8e3d9397896a8dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a19a0d30ef36e8ada8e3d9397896a8dfa">CC2420_ADCTST_ADDR</a>&#160;&#160;&#160;0x2d</td></tr>
<tr class="memdesc:a19a0d30ef36e8ada8e3d9397896a8dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] ADC Test Register  <a href="#a19a0d30ef36e8ada8e3d9397896a8dfa">More...</a><br/></td></tr>
<tr class="separator:a19a0d30ef36e8ada8e3d9397896a8dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775beb7837805b0b78e3e89575dc69b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a775beb7837805b0b78e3e89575dc69b4">CC2420_DACTST_ADDR</a>&#160;&#160;&#160;0x2e</td></tr>
<tr class="memdesc:a775beb7837805b0b78e3e89575dc69b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] DAC Test Register  <a href="#a775beb7837805b0b78e3e89575dc69b4">More...</a><br/></td></tr>
<tr class="separator:a775beb7837805b0b78e3e89575dc69b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88cb5ab440977aa03a3011ab3d281542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a88cb5ab440977aa03a3011ab3d281542">CC2420_TOPTST_ADDR</a>&#160;&#160;&#160;0x2f</td></tr>
<tr class="memdesc:a88cb5ab440977aa03a3011ab3d281542"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Top Level Test Register  <a href="#a88cb5ab440977aa03a3011ab3d281542">More...</a><br/></td></tr>
<tr class="separator:a88cb5ab440977aa03a3011ab3d281542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71994704f8015760dac29ed0feca38a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#a71994704f8015760dac29ed0feca38a3">CC2420_TXFIFO_ADDR</a>&#160;&#160;&#160;0x3e</td></tr>
<tr class="memdesc:a71994704f8015760dac29ed0feca38a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[ W] Transmit FIFO Byte Register  <a href="#a71994704f8015760dac29ed0feca38a3">More...</a><br/></td></tr>
<tr class="separator:a71994704f8015760dac29ed0feca38a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68fda019414784da59167f89461e628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2420_8h.html#aa68fda019414784da59167f89461e628">CC2420_RXFIFO_ADDR</a>&#160;&#160;&#160;0x3f</td></tr>
<tr class="memdesc:aa68fda019414784da59167f89461e628"><td class="mdescLeft">&#160;</td><td class="mdescRight">[R/W] Receiver FIFO Byte Register  <a href="#aa68fda019414784da59167f89461e628">More...</a><br/></td></tr>
<tr class="separator:aa68fda019414784da59167f89461e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a19a0d30ef36e8ada8e3d9397896a8dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_ADCTST_ADDR&#160;&#160;&#160;0x2d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] ADC Test Register </p>

</div>
</div>
<a class="anchor" id="aa698401d845749f3698dcf9e65b7fafe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_AGCCTRL_ADDR&#160;&#160;&#160;0x23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] AGC Control Register </p>

</div>
</div>
<a class="anchor" id="a43cb7bb243f1193a0b62079331ef434b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_AGCTST0_ADDR&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] AGC Test Register 0 </p>

</div>
</div>
<a class="anchor" id="a4edb90898e2faea452c3d086c5c3a20f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_AGCTST1_ADDR&#160;&#160;&#160;0x25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] AGC Test Register 1 </p>

</div>
</div>
<a class="anchor" id="adf9f9fb3d592678f528f7314a8e9bad3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_AGCTST2_ADDR&#160;&#160;&#160;0x26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] AGC Test Register 2 </p>

</div>
</div>
<a class="anchor" id="ad8c90ffa6fa6fd86ca9982ee47cfdfbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_BATTMON_ADDR&#160;&#160;&#160;0x1b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Battery Monitor Control and Status Register </p>

</div>
</div>
<a class="anchor" id="a775beb7837805b0b78e3e89575dc69b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_DACTST_ADDR&#160;&#160;&#160;0x2e</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] DAC Test Register </p>

</div>
</div>
<a class="anchor" id="a32809cec8d26a6e55e2b791132df51bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FLAG_RAM&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8b54189ed678331c8c8cc18e07fa721"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FLAG_READ&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register definitions for the Texas Instruments CC2420 radio chip. </p>
<dl class="section author"><dt>Author</dt><dd>Thomas Watteyne <a href="#" onclick="location.href='mai'+'lto:'+'wat'+'te'+'yne'+'@e'+'ecs'+'.b'+'erk'+'el'+'ey.'+'ed'+'u'; return false;">watte<span style="display: none;">.nosp@m.</span>yne@<span style="display: none;">.nosp@m.</span>eecs.<span style="display: none;">.nosp@m.</span>berk<span style="display: none;">.nosp@m.</span>eley.<span style="display: none;">.nosp@m.</span>edu</a>, February 2012. </dd></dl>

</div>
</div>
<a class="anchor" id="a23e57dbb692f6d889da634e5c9e42c8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FLAG_REG&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed4e57ddb3d87c5fb9d59453514c1e7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FLAG_WRITE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace3e71c415778b353b7af456b94faf55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FSCTRL_ADDR&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Frequency Synthesizer Control and Status Register </p>

</div>
</div>
<a class="anchor" id="a1d6e4878d25428f0baae15cc11116fc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FSMSTATE_ADDR&#160;&#160;&#160;0x2c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R ] Finite State Machine State Status Register </p>

</div>
</div>
<a class="anchor" id="a588ab4ccfa1a9ea32d2c2764116bd2dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FSMTC_ADDR&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Finite State Machine Time Constants </p>

</div>
</div>
<a class="anchor" id="a74e4b49b517d082f973cd7dba917363a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FSTST0_ADDR&#160;&#160;&#160;0x27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Frequency Synthesizer Test Register 0 </p>

</div>
</div>
<a class="anchor" id="a579157509577a5a9192a03dbf903ed34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FSTST1_ADDR&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Frequency Synthesizer Test Register 1 </p>

</div>
</div>
<a class="anchor" id="aad6e00e6ff2852ec28ed3f7fb56a0c61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FSTST2_ADDR&#160;&#160;&#160;0x29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Frequency Synthesizer Test Register 2 </p>

</div>
</div>
<a class="anchor" id="a9ffeff8004019fd34feccbe6b601cfe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_FSTST3_ADDR&#160;&#160;&#160;0x2a</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Frequency Synthesizer Test Register 3 </p>

</div>
</div>
<a class="anchor" id="ae76e585624974ad2b9a84ccdc6b28a59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_IOCFG0_ADDR&#160;&#160;&#160;0x1c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Input / Output Control Register 0 </p>

</div>
</div>
<a class="anchor" id="a404b53385783a2ba02dfe7dcac016465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_IOCFG1_ADDR&#160;&#160;&#160;0x1d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Input / Output Control Register 1 </p>

</div>
</div>
<a class="anchor" id="acaa19d97d8d640757376950d294e9693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_MAIN_ADDR&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Main Control Register </p>

</div>
</div>
<a class="anchor" id="aa285178c1c5e4092cf6dd9e8e745544c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_MANAND_ADDR&#160;&#160;&#160;0x21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Manual signal AND override register </p>

</div>
</div>
<a class="anchor" id="a82aca91aae5d7b99c2e46d3836870a05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_MANFIDH_ADDR&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Manufacturer ID, High 16 bits </p>

</div>
</div>
<a class="anchor" id="a64dab701f6a9d384b39912e0e9e866d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_MANFIDL_ADDR&#160;&#160;&#160;0x1e</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Manufacturer ID, Low 16 bits </p>

</div>
</div>
<a class="anchor" id="a6dc5a541ec6b137c0f31ac536c7f2094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_MANOR_ADDR&#160;&#160;&#160;0x22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Manual signal OR override register </p>

</div>
</div>
<a class="anchor" id="ae0b6ea9f0e4a8f51501ed7ba917fffd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_MDMCTRL0_ADDR&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Modem Control Register 0 </p>

</div>
</div>
<a class="anchor" id="a5710a75a26c33d12ab3ba4d3b1563934"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_MDMCTRL1_ADDR&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Modem Control Register 1 </p>

</div>
</div>
<a class="anchor" id="a32733be47baf022cf55f960e3721a94c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_RSSI_ADDR&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b2564d5839396880d8c53128e5494bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_RXBPFTST_ADDR&#160;&#160;&#160;0x2b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Receiver Bandpass Filter Test Register </p>

</div>
</div>
<a class="anchor" id="a8c97b07958f543dcd54db82401645daa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_RXCTRL0_ADDR&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Receive Control Register 0 </p>

</div>
</div>
<a class="anchor" id="acf9cbea330b82066feda6e19752659ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_RXCTRL1_ADDR&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Receive Control Register 1 </p>

</div>
</div>
<a class="anchor" id="aa68fda019414784da59167f89461e628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_RXFIFO_ADDR&#160;&#160;&#160;0x3f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Receiver FIFO Byte Register </p>

</div>
</div>
<a class="anchor" id="abe489121919d0b338b35b8c3ef4872bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SACK&#160;&#160;&#160;0x0a</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a116ad692555f838ae7a3d533075c08d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SACKPEND&#160;&#160;&#160;0x0b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39d9b04b6d9b288ff9e0d40a3828baa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SAES&#160;&#160;&#160;0x0e</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9af3baa097c1bc60f4ee3977b0a46531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SECCTRL0_ADDR&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Security Control Register 0 </p>

</div>
</div>
<a class="anchor" id="ae62b8adfc161a26bf8180d3882c17fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SECCTRL1_ADDR&#160;&#160;&#160;0x1a</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Security Control Register 1 </p>

</div>
</div>
<a class="anchor" id="a8238875a2ab4eb17e1af1b96c3fd5dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SFLUSHRX&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaea87fb7018ad627c5133bcd7143c9c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SFLUSHTX&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c540324965c3957667abd3e5aeb3518"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SNOP&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57bc9ec634a6820a7ca6a23cce45044b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SRFOFF&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad76f2bd01e87c6bf6ea9d7370de40f08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SRXDEC&#160;&#160;&#160;0x0c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaf1e9e6252fa4edf2cefc74056b7a3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SRXON&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53a6c6764b0b969767b542710811ae83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_STXCAL&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a726c486612f9e7fd42ec1faf4e243ba0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_STXENC&#160;&#160;&#160;0x0d</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70c7b589997179378bdc72103cdd3a42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_STXON&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba6717f7b10ad44db0b56aa22b030e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_STXONCCA&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae83687800a8b0eb07b98f95c12a996f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SXOSCOFF&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa33ecf4cc6380cf644195e8063be03a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SXOSCON&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ad6e2668558cea4ca961d66dfcbac8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_SYNCWORD_ADDR&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Synchronisation word control register </p>

</div>
</div>
<a class="anchor" id="a88cb5ab440977aa03a3011ab3d281542"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_TOPTST_ADDR&#160;&#160;&#160;0x2f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Top Level Test Register </p>

</div>
</div>
<a class="anchor" id="a72a59f4b84ff079025b0a68b39ba4feb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_TXCTRL_ADDR&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[R/W] Transmit Control Register </p>

</div>
</div>
<a class="anchor" id="a71994704f8015760dac29ed0feca38a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC2420_TXFIFO_ADDR&#160;&#160;&#160;0x3e</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[ W] Transmit FIFO Byte Register </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4916502eeeee2174d69d9d347bc18007.html">firmware</a></li><li class="navelem"><a class="el" href="dir_f8f7d70f6415baf543d11d3df711609b.html">openos</a></li><li class="navelem"><a class="el" href="dir_fba537fa10109a2d53db2e436cca2a6d.html">bsp</a></li><li class="navelem"><a class="el" href="dir_9a8afe7eaf72fad64aac2df02544cc98.html">chips</a></li><li class="navelem"><a class="el" href="dir_28773b2558b627b5bda7d43152af7a2d.html">cc2420</a></li><li class="navelem"><a class="el" href="cc2420_8h.html">cc2420.h</a></li>
    <li class="footer">Generated on Mon Sep 9 2013 22:09:00 for OpenWSN Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.4 </li>
  </ul>
</div>
</body>
</html>
