[
    {
        "line": 4,
        "fullcodeline": "unsigned long msr_diff = 0;"
    },
    {
        "line": 24,
        "fullcodeline": "tm_reclaim(thr, thr->regs->msr, cause);"
    },
    {
        "line": 32,
        "fullcodeline": "thr->regs->msr |= msr_diff;"
    },
    {
        "line": 12,
        "fullcodeline": "if (test_ti_thread_flag(ti, TIF_RESTORE_TM)) {"
    },
    {
        "line": 13,
        "fullcodeline": "msr_diff = thr->ckpt_regs.msr & ~thr->regs->msr;"
    },
    {
        "line": 20,
        "fullcodeline": "clear_ti_thread_flag(ti, TIF_RESTORE_TM);"
    },
    {
        "line": 21,
        "fullcodeline": "msr_diff &= MSR_FP | MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1;"
    },
    {
        "line": 14,
        "fullcodeline": "if (msr_diff & MSR_FP)"
    },
    {
        "line": 17,
        "fullcodeline": "if (msr_diff & MSR_VEC)"
    },
    {
        "line": 15,
        "fullcodeline": "memcpy(&thr->transact_fp, &thr->fp_state,"
    },
    {
        "line": 18,
        "fullcodeline": "memcpy(&thr->transact_vr, &thr->vr_state,"
    }
]