<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\matt\Documents\FPGA\vid80-4a\impl\gwsynthesis\vid80.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\matt\Documents\FPGA\vid80-4a\src\nano-9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Aug 13 15:32:54 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2115</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1155</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>113</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>n690_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n690_s2/F </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.937</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>n690_6</td>
<td>50.000(MHz)</td>
<td>68.343(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>126.000(MHz)</td>
<td>136.647(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>69.165(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_in!</h4>
<h4>No timing paths to get frequency of vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n690_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n690_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.112</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_5_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>7.288</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-5.921</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_6_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>7.097</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-5.921</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_7_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>7.097</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-5.253</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_0_s0/RESET</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>6.786</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.253</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_2_s0/RESET</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>6.786</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.253</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_8_s0/SET</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>6.786</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-5.253</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_9_s0/SET</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>6.786</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-5.248</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_10_s0/SET</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>6.781</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-4.664</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_8/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>6.066</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.446</td>
<td>mode80_s0/Q</td>
<td>vcnt_in_5_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>5.622</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.389</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_2/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>5.791</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.285</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_7/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>5.687</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.190</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_6/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>5.592</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-4.103</td>
<td>mode80_s0/Q</td>
<td>vcnt_in_4_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>5.279</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-4.054</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_1/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>5.456</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-4.032</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_4/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>5.434</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-3.917</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_3/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>5.319</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-3.913</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_0/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>5.315</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-3.737</td>
<td>mode80_s0/Q</td>
<td>vcnt_in_3_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>4.913</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-3.590</td>
<td>mode80_s0/Q</td>
<td>vcnt_in_8_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>4.766</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-3.543</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_7/ADA[6]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>5.076</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-3.498</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_5/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>4.900</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.465</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_9/CEA</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>4.867</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.453</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_8/ADA[7]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>4.985</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-3.430</td>
<td>mode80_s0/Q</td>
<td>display_ram/dpb_inst_7/ADA[7]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.317</td>
<td>-1.289</td>
<td>4.963</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.041</td>
<td>mode80_s0/Q</td>
<td>nco_0_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.288</td>
</tr>
<tr>
<td>2</td>
<td>0.041</td>
<td>mode80_s0/Q</td>
<td>nco_2_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.288</td>
</tr>
<tr>
<td>3</td>
<td>0.110</td>
<td>mode80_s0/Q</td>
<td>vcnt_in_4_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.000</td>
<td>-0.829</td>
<td>0.969</td>
</tr>
<tr>
<td>4</td>
<td>0.375</td>
<td>mode80_s0/Q</td>
<td>nco_1_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.622</td>
</tr>
<tr>
<td>5</td>
<td>0.375</td>
<td>mode80_s0/Q</td>
<td>nco_3_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.622</td>
</tr>
<tr>
<td>6</td>
<td>0.406</td>
<td>mode80_s0/Q</td>
<td>nco_4_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.653</td>
</tr>
<tr>
<td>7</td>
<td>0.432</td>
<td>mode80_s0/Q</td>
<td>vcnt_in_1_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.000</td>
<td>-0.829</td>
<td>1.291</td>
</tr>
<tr>
<td>8</td>
<td>0.432</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_1_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.000</td>
<td>-0.829</td>
<td>1.291</td>
</tr>
<tr>
<td>9</td>
<td>0.434</td>
<td>mode80_s0/Q</td>
<td>vcnt_in_3_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.000</td>
<td>-0.829</td>
<td>1.293</td>
</tr>
<tr>
<td>10</td>
<td>0.434</td>
<td>mode80_s0/Q</td>
<td>vcnt_in_5_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.000</td>
<td>-0.829</td>
<td>1.293</td>
</tr>
<tr>
<td>11</td>
<td>0.437</td>
<td>mode80_s0/Q</td>
<td>nco_5_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.684</td>
</tr>
<tr>
<td>12</td>
<td>0.468</td>
<td>mode80_s0/Q</td>
<td>nco_6_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.715</td>
</tr>
<tr>
<td>13</td>
<td>0.499</td>
<td>mode80_s0/Q</td>
<td>nco_7_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.746</td>
</tr>
<tr>
<td>14</td>
<td>0.530</td>
<td>mode80_s0/Q</td>
<td>nco_8_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.777</td>
</tr>
<tr>
<td>15</td>
<td>0.561</td>
<td>mode80_s0/Q</td>
<td>nco_9_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.808</td>
</tr>
<tr>
<td>16</td>
<td>0.576</td>
<td>mode80_s0/Q</td>
<td>hcnt_in_3_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n690_6:[R]</td>
<td>0.000</td>
<td>-0.829</td>
<td>1.435</td>
</tr>
<tr>
<td>17</td>
<td>0.592</td>
<td>mode80_s0/Q</td>
<td>nco_10_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.839</td>
</tr>
<tr>
<td>18</td>
<td>0.623</td>
<td>mode80_s0/Q</td>
<td>nco_11_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.870</td>
</tr>
<tr>
<td>19</td>
<td>0.654</td>
<td>mode80_s0/Q</td>
<td>nco_12_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.901</td>
</tr>
<tr>
<td>20</td>
<td>0.685</td>
<td>mode80_s0/Q</td>
<td>nco_13_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.217</td>
<td>1.932</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>hcnt_in_2_s0/Q</td>
<td>hcnt_in_2_s0/D</td>
<td>n690_6:[R]</td>
<td>n690_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>hcnt_1_s0/Q</td>
<td>hcnt_1_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>hcnt_3_s0/Q</td>
<td>hcnt_3_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>hcnt_9_s0/Q</td>
<td>hcnt_9_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hsync_in_dly_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_22_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_18_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_16_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_15_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.558</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n814_s1/I0</td>
</tr>
<tr>
<td>42.360</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n814_s1/F</td>
</tr>
<tr>
<td>42.787</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n814_s3/I0</td>
</tr>
<tr>
<td>43.609</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n814_s3/F</td>
</tr>
<tr>
<td>45.078</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n1277_s1/I2</td>
</tr>
<tr>
<td>45.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n1277_s1/F</td>
</tr>
<tr>
<td>46.721</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>n776_s0/I3</td>
</tr>
<tr>
<td>47.543</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">n776_s0/F</td>
</tr>
<tr>
<td>47.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>hcnt_in_5_s0/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_5_s0</td>
</tr>
<tr>
<td>41.431</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>hcnt_in_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.268, 44.839%; route: 3.562, 48.873%; tC2Q: 0.458, 6.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.558</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n814_s1/I0</td>
</tr>
<tr>
<td>42.360</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n814_s1/F</td>
</tr>
<tr>
<td>42.787</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n814_s3/I0</td>
</tr>
<tr>
<td>43.609</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n814_s3/F</td>
</tr>
<tr>
<td>45.078</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n1277_s1/I2</td>
</tr>
<tr>
<td>45.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n1277_s1/F</td>
</tr>
<tr>
<td>46.726</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>n775_s0/I3</td>
</tr>
<tr>
<td>47.352</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">n775_s0/F</td>
</tr>
<tr>
<td>47.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" font-weight:bold;">hcnt_in_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>hcnt_in_6_s0/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_6_s0</td>
</tr>
<tr>
<td>41.431</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>hcnt_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.072, 43.287%; route: 3.567, 50.255%; tC2Q: 0.458, 6.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.558</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n814_s1/I0</td>
</tr>
<tr>
<td>42.360</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n814_s1/F</td>
</tr>
<tr>
<td>42.787</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n814_s3/I0</td>
</tr>
<tr>
<td>43.609</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n814_s3/F</td>
</tr>
<tr>
<td>45.078</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n1277_s1/I2</td>
</tr>
<tr>
<td>45.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n1277_s1/F</td>
</tr>
<tr>
<td>46.726</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>n774_s0/I3</td>
</tr>
<tr>
<td>47.352</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td style=" background: #97FFFF;">n774_s0/F</td>
</tr>
<tr>
<td>47.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td style=" font-weight:bold;">hcnt_in_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>hcnt_in_7_s0/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_7_s0</td>
</tr>
<tr>
<td>41.431</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>hcnt_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.072, 43.287%; route: 3.567, 50.255%; tC2Q: 0.458, 6.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.558</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n814_s1/I0</td>
</tr>
<tr>
<td>42.360</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n814_s1/F</td>
</tr>
<tr>
<td>42.787</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n814_s3/I0</td>
</tr>
<tr>
<td>43.609</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n814_s3/F</td>
</tr>
<tr>
<td>45.078</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n1277_s1/I2</td>
</tr>
<tr>
<td>45.880</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n1277_s1/F</td>
</tr>
<tr>
<td>47.040</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">hcnt_in_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>hcnt_in_0_s0/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_0_s0</td>
</tr>
<tr>
<td>41.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>hcnt_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.426, 35.751%; route: 3.901, 57.494%; tC2Q: 0.458, 6.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.558</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n814_s1/I0</td>
</tr>
<tr>
<td>42.360</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n814_s1/F</td>
</tr>
<tr>
<td>42.787</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n814_s3/I0</td>
</tr>
<tr>
<td>43.609</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n814_s3/F</td>
</tr>
<tr>
<td>45.078</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n1277_s1/I2</td>
</tr>
<tr>
<td>45.880</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n1277_s1/F</td>
</tr>
<tr>
<td>47.040</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>hcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td>41.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>hcnt_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.426, 35.751%; route: 3.901, 57.494%; tC2Q: 0.458, 6.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.558</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n814_s1/I0</td>
</tr>
<tr>
<td>42.360</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n814_s1/F</td>
</tr>
<tr>
<td>42.787</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n814_s3/I0</td>
</tr>
<tr>
<td>43.609</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n814_s3/F</td>
</tr>
<tr>
<td>45.078</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n1277_s1/I2</td>
</tr>
<tr>
<td>45.880</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n1277_s1/F</td>
</tr>
<tr>
<td>47.040</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" font-weight:bold;">hcnt_in_8_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>hcnt_in_8_s0/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_8_s0</td>
</tr>
<tr>
<td>41.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>hcnt_in_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.426, 35.751%; route: 3.901, 57.494%; tC2Q: 0.458, 6.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.558</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n814_s1/I0</td>
</tr>
<tr>
<td>42.360</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n814_s1/F</td>
</tr>
<tr>
<td>42.787</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n814_s3/I0</td>
</tr>
<tr>
<td>43.609</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n814_s3/F</td>
</tr>
<tr>
<td>45.078</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n1277_s1/I2</td>
</tr>
<tr>
<td>45.880</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n1277_s1/F</td>
</tr>
<tr>
<td>47.040</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" font-weight:bold;">hcnt_in_9_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>hcnt_in_9_s0/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_9_s0</td>
</tr>
<tr>
<td>41.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>hcnt_in_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.426, 35.751%; route: 3.901, 57.494%; tC2Q: 0.458, 6.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.558</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n814_s1/I0</td>
</tr>
<tr>
<td>42.360</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n814_s1/F</td>
</tr>
<tr>
<td>42.787</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n814_s3/I0</td>
</tr>
<tr>
<td>43.609</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n814_s3/F</td>
</tr>
<tr>
<td>45.078</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n1277_s1/I2</td>
</tr>
<tr>
<td>45.880</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n1277_s1/F</td>
</tr>
<tr>
<td>47.036</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_10_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>hcnt_in_10_s0/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_10_s0</td>
</tr>
<tr>
<td>41.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>hcnt_in_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.426, 35.775%; route: 3.897, 57.466%; tC2Q: 0.458, 6.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>n1006_s1/I1</td>
</tr>
<tr>
<td>41.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n1006_s1/COUT</td>
</tr>
<tr>
<td>41.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n1005_s/CIN</td>
</tr>
<tr>
<td>41.851</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n1005_s/COUT</td>
</tr>
<tr>
<td>41.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n1004_s/CIN</td>
</tr>
<tr>
<td>41.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n1004_s/COUT</td>
</tr>
<tr>
<td>41.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>n1003_s/CIN</td>
</tr>
<tr>
<td>42.471</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">n1003_s/SUM</td>
</tr>
<tr>
<td>43.642</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_8/I0</td>
</tr>
<tr>
<td>44.703</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_8/F</td>
</tr>
<tr>
<td>46.321</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_8/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>display_ram/dpb_inst_8/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_8</td>
</tr>
<tr>
<td>41.657</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>display_ram/dpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.288, 37.719%; route: 3.320, 54.725%; tC2Q: 0.458, 7.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>n840_s3/I0</td>
</tr>
<tr>
<td>42.066</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">n840_s3/F</td>
</tr>
<tr>
<td>42.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>n840_s1/I0</td>
</tr>
<tr>
<td>42.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">n840_s1/F</td>
</tr>
<tr>
<td>43.740</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>n850_s1/I0</td>
</tr>
<tr>
<td>44.839</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">n850_s1/F</td>
</tr>
<tr>
<td>44.845</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n850_s2/I1</td>
</tr>
<tr>
<td>45.877</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n850_s2/F</td>
</tr>
<tr>
<td>45.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>vcnt_in_5_s1/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vcnt_in_5_s1</td>
</tr>
<tr>
<td>41.431</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>vcnt_in_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 67.147%; route: 1.389, 24.700%; tC2Q: 0.458, 8.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>n1006_s1/I1</td>
</tr>
<tr>
<td>41.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n1006_s1/COUT</td>
</tr>
<tr>
<td>41.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n1005_s/CIN</td>
</tr>
<tr>
<td>41.851</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n1005_s/COUT</td>
</tr>
<tr>
<td>41.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n1004_s/CIN</td>
</tr>
<tr>
<td>41.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n1004_s/COUT</td>
</tr>
<tr>
<td>41.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>n1003_s/CIN</td>
</tr>
<tr>
<td>42.471</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">n1003_s/SUM</td>
</tr>
<tr>
<td>44.281</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_2/I0</td>
</tr>
<tr>
<td>45.342</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_2/F</td>
</tr>
<tr>
<td>46.046</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_2/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>display_ram/dpb_inst_2/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_2</td>
</tr>
<tr>
<td>41.657</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>display_ram/dpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.288, 39.510%; route: 3.045, 52.575%; tC2Q: 0.458, 7.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>n1006_s1/I1</td>
</tr>
<tr>
<td>41.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n1006_s1/COUT</td>
</tr>
<tr>
<td>41.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n1005_s/CIN</td>
</tr>
<tr>
<td>41.851</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n1005_s/COUT</td>
</tr>
<tr>
<td>41.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n1004_s/CIN</td>
</tr>
<tr>
<td>41.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n1004_s/COUT</td>
</tr>
<tr>
<td>41.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>n1003_s/CIN</td>
</tr>
<tr>
<td>42.471</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">n1003_s/SUM</td>
</tr>
<tr>
<td>43.313</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_7/I0</td>
</tr>
<tr>
<td>44.374</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_7/F</td>
</tr>
<tr>
<td>45.942</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_7/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>display_ram/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_7</td>
</tr>
<tr>
<td>41.657</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>display_ram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.288, 40.232%; route: 2.941, 51.708%; tC2Q: 0.458, 8.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>n1006_s1/I1</td>
</tr>
<tr>
<td>41.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n1006_s1/COUT</td>
</tr>
<tr>
<td>41.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n1005_s/CIN</td>
</tr>
<tr>
<td>41.851</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n1005_s/COUT</td>
</tr>
<tr>
<td>41.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n1004_s/CIN</td>
</tr>
<tr>
<td>41.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n1004_s/COUT</td>
</tr>
<tr>
<td>41.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>n1003_s/CIN</td>
</tr>
<tr>
<td>42.471</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">n1003_s/SUM</td>
</tr>
<tr>
<td>44.117</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_6/I0</td>
</tr>
<tr>
<td>45.143</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_6/F</td>
</tr>
<tr>
<td>45.846</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_6/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>display_ram/dpb_inst_6/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_6</td>
</tr>
<tr>
<td>41.657</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>display_ram/dpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.253, 40.291%; route: 2.880, 51.512%; tC2Q: 0.458, 8.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>n840_s3/I0</td>
</tr>
<tr>
<td>42.066</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">n840_s3/F</td>
</tr>
<tr>
<td>42.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>n840_s1/I0</td>
</tr>
<tr>
<td>42.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">n840_s1/F</td>
</tr>
<tr>
<td>43.884</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>n851_s5/I0</td>
</tr>
<tr>
<td>44.706</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">n851_s5/F</td>
</tr>
<tr>
<td>44.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>45.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>45.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">vcnt_in_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>vcnt_in_4_s1/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vcnt_in_4_s1</td>
</tr>
<tr>
<td>41.431</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>vcnt_in_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.288, 62.286%; route: 1.533, 29.032%; tC2Q: 0.458, 8.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>n1006_s1/I1</td>
</tr>
<tr>
<td>41.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n1006_s1/COUT</td>
</tr>
<tr>
<td>41.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n1005_s/CIN</td>
</tr>
<tr>
<td>41.851</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n1005_s/COUT</td>
</tr>
<tr>
<td>41.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n1004_s/CIN</td>
</tr>
<tr>
<td>41.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n1004_s/COUT</td>
</tr>
<tr>
<td>41.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>n1003_s/CIN</td>
</tr>
<tr>
<td>42.471</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">n1003_s/SUM</td>
</tr>
<tr>
<td>43.946</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_1/I0</td>
</tr>
<tr>
<td>45.007</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_1/F</td>
</tr>
<tr>
<td>45.711</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_1/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>display_ram/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_1</td>
</tr>
<tr>
<td>41.657</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>display_ram/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.288, 41.934%; route: 2.710, 49.665%; tC2Q: 0.458, 8.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>n1006_s1/I1</td>
</tr>
<tr>
<td>41.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n1006_s1/COUT</td>
</tr>
<tr>
<td>41.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n1005_s/CIN</td>
</tr>
<tr>
<td>42.357</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n1005_s/SUM</td>
</tr>
<tr>
<td>43.841</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>display_ram/gowin_add_lut4_BLKSELA_dpb_inst_4/I0</td>
</tr>
<tr>
<td>44.902</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut4_BLKSELA_dpb_inst_4/F</td>
</tr>
<tr>
<td>45.689</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_4/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>display_ram/dpb_inst_4/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_4</td>
</tr>
<tr>
<td>41.657</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>display_ram/dpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 40.007%; route: 2.802, 51.559%; tC2Q: 0.458, 8.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>n1006_s1/I1</td>
</tr>
<tr>
<td>41.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n1006_s1/COUT</td>
</tr>
<tr>
<td>41.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n1005_s/CIN</td>
</tr>
<tr>
<td>41.851</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n1005_s/COUT</td>
</tr>
<tr>
<td>41.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n1004_s/CIN</td>
</tr>
<tr>
<td>41.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n1004_s/COUT</td>
</tr>
<tr>
<td>41.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>n1003_s/CIN</td>
</tr>
<tr>
<td>42.471</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">n1003_s/SUM</td>
</tr>
<tr>
<td>43.313</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_3/I0</td>
</tr>
<tr>
<td>44.374</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_3/F</td>
</tr>
<tr>
<td>45.574</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_3/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>display_ram/dpb_inst_3/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_3</td>
</tr>
<tr>
<td>41.657</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>display_ram/dpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.288, 43.013%; route: 2.573, 48.371%; tC2Q: 0.458, 8.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>n1006_s1/I1</td>
</tr>
<tr>
<td>41.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n1006_s1/COUT</td>
</tr>
<tr>
<td>41.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n1005_s/CIN</td>
</tr>
<tr>
<td>41.851</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n1005_s/COUT</td>
</tr>
<tr>
<td>41.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n1004_s/CIN</td>
</tr>
<tr>
<td>41.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n1004_s/COUT</td>
</tr>
<tr>
<td>41.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>n1003_s/CIN</td>
</tr>
<tr>
<td>42.471</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">n1003_s/SUM</td>
</tr>
<tr>
<td>43.983</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_0/I0</td>
</tr>
<tr>
<td>44.785</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_0/F</td>
</tr>
<tr>
<td>45.570</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>display_ram/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_0</td>
</tr>
<tr>
<td>41.657</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>display_ram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.029, 38.174%; route: 2.828, 53.203%; tC2Q: 0.458, 8.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>n840_s3/I0</td>
</tr>
<tr>
<td>42.066</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">n840_s3/F</td>
</tr>
<tr>
<td>42.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>n840_s1/I0</td>
</tr>
<tr>
<td>42.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">n840_s1/F</td>
</tr>
<tr>
<td>42.915</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>n852_s1/I0</td>
</tr>
<tr>
<td>43.717</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">n852_s1/F</td>
</tr>
<tr>
<td>44.136</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n852_s2/I1</td>
</tr>
<tr>
<td>45.168</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n852_s2/F</td>
</tr>
<tr>
<td>45.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">vcnt_in_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>vcnt_in_3_s1/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vcnt_in_3_s1</td>
</tr>
<tr>
<td>41.431</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>vcnt_in_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.478, 70.789%; route: 0.977, 19.882%; tC2Q: 0.458, 9.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>n840_s3/I0</td>
</tr>
<tr>
<td>42.066</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">n840_s3/F</td>
</tr>
<tr>
<td>42.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>n840_s1/I0</td>
</tr>
<tr>
<td>42.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">n840_s1/F</td>
</tr>
<tr>
<td>44.198</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>n838_s1/I0</td>
</tr>
<tr>
<td>45.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">n838_s1/F</td>
</tr>
<tr>
<td>45.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>vcnt_in_8_s0/CLK</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vcnt_in_8_s0</td>
</tr>
<tr>
<td>41.431</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>vcnt_in_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.466, 51.745%; route: 1.841, 38.638%; tC2Q: 0.458, 9.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.160</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>n1014_s1/I1</td>
</tr>
<tr>
<td>41.710</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">n1014_s1/COUT</td>
</tr>
<tr>
<td>41.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>n1013_s1/CIN</td>
</tr>
<tr>
<td>41.767</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">n1013_s1/COUT</td>
</tr>
<tr>
<td>41.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>n1012_s/CIN</td>
</tr>
<tr>
<td>41.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">n1012_s/COUT</td>
</tr>
<tr>
<td>41.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][A]</td>
<td>n1011_s/CIN</td>
</tr>
<tr>
<td>42.387</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C17[2][A]</td>
<td style=" background: #97FFFF;">n1011_s/SUM</td>
</tr>
<tr>
<td>45.331</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_7/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>display_ram/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_7</td>
</tr>
<tr>
<td>41.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>display_ram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.227, 24.172%; route: 3.391, 66.798%; tC2Q: 0.458, 9.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>n1006_s1/I1</td>
</tr>
<tr>
<td>41.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n1006_s1/COUT</td>
</tr>
<tr>
<td>41.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n1005_s/CIN</td>
</tr>
<tr>
<td>41.851</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n1005_s/COUT</td>
</tr>
<tr>
<td>41.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n1004_s/CIN</td>
</tr>
<tr>
<td>41.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n1004_s/COUT</td>
</tr>
<tr>
<td>41.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>n1003_s/CIN</td>
</tr>
<tr>
<td>42.436</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">n1003_s/SUM</td>
</tr>
<tr>
<td>42.866</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>display_ram/gowin_add_lut2_BLKSELA_dpb_inst_5/I0</td>
</tr>
<tr>
<td>43.668</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut2_BLKSELA_dpb_inst_5/F</td>
</tr>
<tr>
<td>45.155</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_5/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>display_ram/dpb_inst_5/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_5</td>
</tr>
<tr>
<td>41.657</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>display_ram/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.994, 40.691%; route: 2.448, 49.956%; tC2Q: 0.458, 9.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.244</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>n1006_s1/I1</td>
</tr>
<tr>
<td>41.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n1006_s1/COUT</td>
</tr>
<tr>
<td>41.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n1005_s/CIN</td>
</tr>
<tr>
<td>42.357</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n1005_s/SUM</td>
</tr>
<tr>
<td>43.357</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>display_ram/gowin_add_lut4_BLKSELA_dpb_inst_9/I0</td>
</tr>
<tr>
<td>44.418</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">display_ram/gowin_add_lut4_BLKSELA_dpb_inst_9/F</td>
</tr>
<tr>
<td>45.122</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_9/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>display_ram/dpb_inst_9/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_9</td>
</tr>
<tr>
<td>41.657</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>display_ram/dpb_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 44.669%; route: 2.235, 45.914%; tC2Q: 0.458, 9.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.160</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>n1014_s1/I1</td>
</tr>
<tr>
<td>41.710</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">n1014_s1/COUT</td>
</tr>
<tr>
<td>41.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>n1013_s1/CIN</td>
</tr>
<tr>
<td>41.767</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">n1013_s1/COUT</td>
</tr>
<tr>
<td>41.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>n1012_s/CIN</td>
</tr>
<tr>
<td>41.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">n1012_s/COUT</td>
</tr>
<tr>
<td>41.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][A]</td>
<td>n1011_s/CIN</td>
</tr>
<tr>
<td>41.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" background: #97FFFF;">n1011_s/COUT</td>
</tr>
<tr>
<td>41.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][B]</td>
<td>n1010_s/CIN</td>
</tr>
<tr>
<td>42.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">n1010_s/SUM</td>
</tr>
<tr>
<td>45.240</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_8/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>display_ram/dpb_inst_8/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_8</td>
</tr>
<tr>
<td>41.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>display_ram/dpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 25.755%; route: 3.243, 65.051%; tC2Q: 0.458, 9.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>40.713</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>41.160</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>n1014_s1/I1</td>
</tr>
<tr>
<td>41.710</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">n1014_s1/COUT</td>
</tr>
<tr>
<td>41.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>n1013_s1/CIN</td>
</tr>
<tr>
<td>41.767</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">n1013_s1/COUT</td>
</tr>
<tr>
<td>41.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>n1012_s/CIN</td>
</tr>
<tr>
<td>41.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">n1012_s/COUT</td>
</tr>
<tr>
<td>41.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][A]</td>
<td>n1011_s/CIN</td>
</tr>
<tr>
<td>41.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" background: #97FFFF;">n1011_s/COUT</td>
</tr>
<tr>
<td>41.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][B]</td>
<td>n1010_s/CIN</td>
</tr>
<tr>
<td>42.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">n1010_s/SUM</td>
</tr>
<tr>
<td>45.217</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_7/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>display_ram/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>41.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display_ram/dpb_inst_7</td>
</tr>
<tr>
<td>41.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>display_ram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 25.872%; route: 3.220, 64.892%; tC2Q: 0.458, 9.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>n330_s1/I1</td>
</tr>
<tr>
<td>1.801</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">n330_s1/SUM</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" font-weight:bold;">nco_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>nco_0_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_0_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>nco_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 30.584%; route: 0.561, 43.542%; tC2Q: 0.333, 25.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.801</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/SUM</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">nco_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>nco_2_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_2_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>nco_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 30.584%; route: 0.561, 43.542%; tC2Q: 0.333, 25.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>n851_s1/I0</td>
</tr>
<tr>
<td>1.483</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>1.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">vcnt_in_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>vcnt_in_4_s1/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vcnt_in_4_s1</td>
</tr>
<tr>
<td>1.372</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>vcnt_in_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.829</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.373%; route: 0.264, 27.243%; tC2Q: 0.333, 34.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>n330_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">n330_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>n329_s/CIN</td>
</tr>
<tr>
<td>2.135</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">n329_s/SUM</td>
</tr>
<tr>
<td>2.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">nco_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>nco_1_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_1_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>nco_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 44.875%; route: 0.561, 34.578%; tC2Q: 0.333, 20.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>2.135</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/SUM</td>
</tr>
<tr>
<td>2.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">nco_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>nco_3_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_3_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>nco_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 44.875%; route: 0.561, 34.578%; tC2Q: 0.333, 20.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>1.740</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td>n326_s/CIN</td>
</tr>
<tr>
<td>2.166</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">n326_s/SUM</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" font-weight:bold;">nco_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>nco_4_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_4_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>nco_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.759, 45.909%; route: 0.561, 33.929%; tC2Q: 0.333, 20.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.432</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>n854_s0/I0</td>
</tr>
<tr>
<td>1.804</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">n854_s0/F</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" font-weight:bold;">vcnt_in_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>vcnt_in_1_s1/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vcnt_in_1_s1</td>
</tr>
<tr>
<td>1.372</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>vcnt_in_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.829</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.815%; route: 0.586, 45.365%; tC2Q: 0.333, 25.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.432</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>n780_s0/I0</td>
</tr>
<tr>
<td>1.804</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">n780_s0/F</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" font-weight:bold;">hcnt_in_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>hcnt_in_1_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_1_s0</td>
</tr>
<tr>
<td>1.372</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>hcnt_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.829</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.815%; route: 0.586, 45.365%; tC2Q: 0.333, 25.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n852_s2/I0</td>
</tr>
<tr>
<td>1.806</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n852_s2/F</td>
</tr>
<tr>
<td>1.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">vcnt_in_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>vcnt_in_3_s1/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vcnt_in_3_s1</td>
</tr>
<tr>
<td>1.372</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>vcnt_in_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.829</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.778%; route: 0.587, 45.436%; tC2Q: 0.333, 25.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n850_s2/I0</td>
</tr>
<tr>
<td>1.806</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n850_s2/F</td>
</tr>
<tr>
<td>1.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>vcnt_in_5_s1/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vcnt_in_5_s1</td>
</tr>
<tr>
<td>1.372</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>vcnt_in_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.829</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.778%; route: 0.587, 45.436%; tC2Q: 0.333, 25.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>1.740</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td>n326_s/CIN</td>
</tr>
<tr>
<td>1.771</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">n326_s/COUT</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td>n325_s/CIN</td>
</tr>
<tr>
<td>2.197</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n325_s/SUM</td>
</tr>
<tr>
<td>2.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">nco_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>nco_5_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_5_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>nco_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 46.904%; route: 0.561, 33.305%; tC2Q: 0.333, 19.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>1.740</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td>n326_s/CIN</td>
</tr>
<tr>
<td>1.771</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">n326_s/COUT</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td>n325_s/CIN</td>
</tr>
<tr>
<td>1.802</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n325_s/COUT</td>
</tr>
<tr>
<td>1.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][B]</td>
<td>n324_s/CIN</td>
</tr>
<tr>
<td>2.228</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" background: #97FFFF;">n324_s/SUM</td>
</tr>
<tr>
<td>2.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" font-weight:bold;">nco_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>nco_6_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_6_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>nco_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.821, 47.864%; route: 0.561, 32.703%; tC2Q: 0.333, 19.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>1.740</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td>n326_s/CIN</td>
</tr>
<tr>
<td>1.771</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">n326_s/COUT</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td>n325_s/CIN</td>
</tr>
<tr>
<td>1.802</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n325_s/COUT</td>
</tr>
<tr>
<td>1.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][B]</td>
<td>n324_s/CIN</td>
</tr>
<tr>
<td>1.833</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" background: #97FFFF;">n324_s/COUT</td>
</tr>
<tr>
<td>1.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][A]</td>
<td>n323_s/CIN</td>
</tr>
<tr>
<td>2.259</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" background: #97FFFF;">n323_s/SUM</td>
</tr>
<tr>
<td>2.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">nco_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>nco_7_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_7_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>nco_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 48.790%; route: 0.561, 32.122%; tC2Q: 0.333, 19.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>1.740</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td>n326_s/CIN</td>
</tr>
<tr>
<td>1.771</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">n326_s/COUT</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td>n325_s/CIN</td>
</tr>
<tr>
<td>1.802</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n325_s/COUT</td>
</tr>
<tr>
<td>1.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][B]</td>
<td>n324_s/CIN</td>
</tr>
<tr>
<td>1.833</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" background: #97FFFF;">n324_s/COUT</td>
</tr>
<tr>
<td>1.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][A]</td>
<td>n323_s/CIN</td>
</tr>
<tr>
<td>1.864</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" background: #97FFFF;">n323_s/COUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][B]</td>
<td>n322_s/CIN</td>
</tr>
<tr>
<td>2.290</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">n322_s/SUM</td>
</tr>
<tr>
<td>2.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" font-weight:bold;">nco_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>nco_8_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_8_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>nco_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.883, 49.683%; route: 0.561, 31.562%; tC2Q: 0.333, 18.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>1.740</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td>n326_s/CIN</td>
</tr>
<tr>
<td>1.771</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">n326_s/COUT</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td>n325_s/CIN</td>
</tr>
<tr>
<td>1.802</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n325_s/COUT</td>
</tr>
<tr>
<td>1.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][B]</td>
<td>n324_s/CIN</td>
</tr>
<tr>
<td>1.833</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" background: #97FFFF;">n324_s/COUT</td>
</tr>
<tr>
<td>1.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][A]</td>
<td>n323_s/CIN</td>
</tr>
<tr>
<td>1.864</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" background: #97FFFF;">n323_s/COUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][B]</td>
<td>n322_s/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">n322_s/COUT</td>
</tr>
<tr>
<td>1.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[2][A]</td>
<td>n321_s/CIN</td>
</tr>
<tr>
<td>2.321</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" background: #97FFFF;">n321_s/SUM</td>
</tr>
<tr>
<td>2.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" font-weight:bold;">nco_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>nco_9_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_9_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>nco_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.914, 50.545%; route: 0.561, 31.021%; tC2Q: 0.333, 18.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.392</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>n778_s0/I0</td>
</tr>
<tr>
<td>1.948</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">n778_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" font-weight:bold;">hcnt_in_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>hcnt_in_3_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hcnt_in_3_s0</td>
</tr>
<tr>
<td>1.372</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>hcnt_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.829</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 38.747%; route: 0.546, 38.024%; tC2Q: 0.333, 23.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>1.740</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td>n326_s/CIN</td>
</tr>
<tr>
<td>1.771</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">n326_s/COUT</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td>n325_s/CIN</td>
</tr>
<tr>
<td>1.802</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n325_s/COUT</td>
</tr>
<tr>
<td>1.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][B]</td>
<td>n324_s/CIN</td>
</tr>
<tr>
<td>1.833</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" background: #97FFFF;">n324_s/COUT</td>
</tr>
<tr>
<td>1.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][A]</td>
<td>n323_s/CIN</td>
</tr>
<tr>
<td>1.864</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" background: #97FFFF;">n323_s/COUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][B]</td>
<td>n322_s/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">n322_s/COUT</td>
</tr>
<tr>
<td>1.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[2][A]</td>
<td>n321_s/CIN</td>
</tr>
<tr>
<td>1.926</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" background: #97FFFF;">n321_s/COUT</td>
</tr>
<tr>
<td>1.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[2][B]</td>
<td>n320_s/CIN</td>
</tr>
<tr>
<td>2.352</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">n320_s/SUM</td>
</tr>
<tr>
<td>2.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" font-weight:bold;">nco_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>nco_10_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_10_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>nco_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.945, 51.379%; route: 0.561, 30.498%; tC2Q: 0.333, 18.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>1.740</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td>n326_s/CIN</td>
</tr>
<tr>
<td>1.771</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">n326_s/COUT</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td>n325_s/CIN</td>
</tr>
<tr>
<td>1.802</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n325_s/COUT</td>
</tr>
<tr>
<td>1.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][B]</td>
<td>n324_s/CIN</td>
</tr>
<tr>
<td>1.833</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" background: #97FFFF;">n324_s/COUT</td>
</tr>
<tr>
<td>1.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][A]</td>
<td>n323_s/CIN</td>
</tr>
<tr>
<td>1.864</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" background: #97FFFF;">n323_s/COUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][B]</td>
<td>n322_s/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">n322_s/COUT</td>
</tr>
<tr>
<td>1.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[2][A]</td>
<td>n321_s/CIN</td>
</tr>
<tr>
<td>1.926</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" background: #97FFFF;">n321_s/COUT</td>
</tr>
<tr>
<td>1.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[2][B]</td>
<td>n320_s/CIN</td>
</tr>
<tr>
<td>1.957</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">n320_s/COUT</td>
</tr>
<tr>
<td>1.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][A]</td>
<td>n319_s/CIN</td>
</tr>
<tr>
<td>2.383</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">n319_s/SUM</td>
</tr>
<tr>
<td>2.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">nco_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>nco_11_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_11_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>nco_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.976, 52.185%; route: 0.561, 29.992%; tC2Q: 0.333, 17.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>1.740</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td>n326_s/CIN</td>
</tr>
<tr>
<td>1.771</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">n326_s/COUT</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td>n325_s/CIN</td>
</tr>
<tr>
<td>1.802</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n325_s/COUT</td>
</tr>
<tr>
<td>1.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][B]</td>
<td>n324_s/CIN</td>
</tr>
<tr>
<td>1.833</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" background: #97FFFF;">n324_s/COUT</td>
</tr>
<tr>
<td>1.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][A]</td>
<td>n323_s/CIN</td>
</tr>
<tr>
<td>1.864</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" background: #97FFFF;">n323_s/COUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][B]</td>
<td>n322_s/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">n322_s/COUT</td>
</tr>
<tr>
<td>1.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[2][A]</td>
<td>n321_s/CIN</td>
</tr>
<tr>
<td>1.926</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" background: #97FFFF;">n321_s/COUT</td>
</tr>
<tr>
<td>1.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[2][B]</td>
<td>n320_s/CIN</td>
</tr>
<tr>
<td>1.957</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">n320_s/COUT</td>
</tr>
<tr>
<td>1.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][A]</td>
<td>n319_s/CIN</td>
</tr>
<tr>
<td>1.988</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">n319_s/COUT</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>n318_s/CIN</td>
</tr>
<tr>
<td>2.414</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">n318_s/SUM</td>
</tr>
<tr>
<td>2.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" font-weight:bold;">nco_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>nco_12_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_12_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>nco_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.007, 52.964%; route: 0.561, 29.503%; tC2Q: 0.333, 17.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>mode80_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">mode80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n328_s1/COUT</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][A]</td>
<td>n327_s/CIN</td>
</tr>
<tr>
<td>1.740</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">n327_s/COUT</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[2][B]</td>
<td>n326_s/CIN</td>
</tr>
<tr>
<td>1.771</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">n326_s/COUT</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td>n325_s/CIN</td>
</tr>
<tr>
<td>1.802</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n325_s/COUT</td>
</tr>
<tr>
<td>1.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][B]</td>
<td>n324_s/CIN</td>
</tr>
<tr>
<td>1.833</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" background: #97FFFF;">n324_s/COUT</td>
</tr>
<tr>
<td>1.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][A]</td>
<td>n323_s/CIN</td>
</tr>
<tr>
<td>1.864</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" background: #97FFFF;">n323_s/COUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][B]</td>
<td>n322_s/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">n322_s/COUT</td>
</tr>
<tr>
<td>1.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[2][A]</td>
<td>n321_s/CIN</td>
</tr>
<tr>
<td>1.926</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" background: #97FFFF;">n321_s/COUT</td>
</tr>
<tr>
<td>1.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[2][B]</td>
<td>n320_s/CIN</td>
</tr>
<tr>
<td>1.957</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">n320_s/COUT</td>
</tr>
<tr>
<td>1.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][A]</td>
<td>n319_s/CIN</td>
</tr>
<tr>
<td>1.988</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">n319_s/COUT</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>n318_s/CIN</td>
</tr>
<tr>
<td>2.019</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">n318_s/COUT</td>
</tr>
<tr>
<td>2.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>n317_s/CIN</td>
</tr>
<tr>
<td>2.445</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">n317_s/SUM</td>
</tr>
<tr>
<td>2.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">nco_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>nco_13_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_13_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>nco_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.038, 53.719%; route: 0.561, 29.030%; tC2Q: 0.333, 17.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n690_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n690_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>hcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_2_s0/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>n757_s3/I2</td>
</tr>
<tr>
<td>2.050</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">n757_s3/F</td>
</tr>
<tr>
<td>2.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n690_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R13C12[3][A]</td>
<td>n690_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>hcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>hcnt_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n910_s5/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n910_s5/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>n407_s1/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n407_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>hcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>n405_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n405_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>hcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">hcnt_9_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n399_s1/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n399_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">hcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>hcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hsync_in_dly_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hsync_in_dly_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hsync_in_dly_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_22_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_18_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_16_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_15_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>198</td>
<td>vgaclk</td>
<td>-6.112</td>
<td>0.257</td>
</tr>
<tr>
<td>112</td>
<td>vgaclk_x5</td>
<td>-3.422</td>
<td>0.376</td>
</tr>
<tr>
<td>48</td>
<td>true_hdmi_output.packet_pixel_counter[2]</td>
<td>29.882</td>
<td>2.293</td>
</tr>
<tr>
<td>47</td>
<td>true_hdmi_output.data_island_period</td>
<td>37.574</td>
<td>1.521</td>
</tr>
<tr>
<td>46</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>29.617</td>
<td>1.501</td>
</tr>
<tr>
<td>45</td>
<td>n690_6</td>
<td>2.684</td>
<td>2.339</td>
</tr>
<tr>
<td>42</td>
<td>true_hdmi_output.packet_pixel_counter[4]</td>
<td>30.890</td>
<td>2.122</td>
</tr>
<tr>
<td>41</td>
<td>true_hdmi_output.packet_pixel_counter[3]</td>
<td>31.111</td>
<td>1.988</td>
</tr>
<tr>
<td>41</td>
<td>video_data[0]</td>
<td>25.224</td>
<td>2.009</td>
</tr>
<tr>
<td>35</td>
<td>parity[0]_6_9</td>
<td>31.492</td>
<td>2.641</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C26</td>
<td>73.61%</td>
</tr>
<tr>
<td>R12C18</td>
<td>69.44%</td>
</tr>
<tr>
<td>R14C17</td>
<td>65.28%</td>
</tr>
<tr>
<td>R14C26</td>
<td>63.89%</td>
</tr>
<tr>
<td>R14C22</td>
<td>62.50%</td>
</tr>
<tr>
<td>R13C26</td>
<td>54.17%</td>
</tr>
<tr>
<td>R16C16</td>
<td>54.17%</td>
</tr>
<tr>
<td>R14C25</td>
<td>52.78%</td>
</tr>
<tr>
<td>R13C17</td>
<td>52.78%</td>
</tr>
<tr>
<td>R12C26</td>
<td>50.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
