//! **************************************************************************
// Written by: Map P.20131013 on Fri Mar 15 21:15:01 2019
//! **************************************************************************

SCHEMATIC START;
SYSTEM_JITTER = 1000 ps;
COMP "RX_DC_N" LOCATE = SITE "AB19" LEVEL 1;
COMP "RX_DC_P" LOCATE = SITE "AA19" LEVEL 1;
COMP "TX_DC_N" LOCATE = SITE "V15" LEVEL 1;
COMP "TX_DC_P" LOCATE = SITE "V14" LEVEL 1;
COMP "MASTER_CLK_N" LOCATE = SITE "U24" LEVEL 1;
COMP "MASTER_CLK_P" LOCATE = SITE "U23" LEVEL 1;
COMP "MGTLOS" LOCATE = SITE "B5" LEVEL 1;
COMP "MGTRXN" LOCATE = SITE "C7" LEVEL 1;
COMP "MGTRXP" LOCATE = SITE "D7" LEVEL 1;
COMP "MGTTXN" LOCATE = SITE "A6" LEVEL 1;
COMP "MGTTXP" LOCATE = SITE "B6" LEVEL 1;
COMP "SYNC_N" LOCATE = SITE "AB17" LEVEL 1;
COMP "SYNC_P" LOCATE = SITE "AA18" LEVEL 1;
COMP "CLK_DC_N" LOCATE = SITE "AB15" LEVEL 1;
COMP "CLK_DC_P" LOCATE = SITE "AA15" LEVEL 1;
COMP "MGTTXFAULT" LOCATE = SITE "A5" LEVEL 1;
COMP "MGTCLK1N" LOCATE = SITE "C11" LEVEL 1;
COMP "MGTCLK1P" LOCATE = SITE "D11" LEVEL 1;
COMP "MGTTXDIS" LOCATE = SITE "E8" LEVEL 1;
COMP "MGTMOD0" LOCATE = SITE "C5" LEVEL 1;
COMP "MGTMOD1" LOCATE = SITE "B12" LEVEL 1;
COMP "MGTMOD2" LOCATE = SITE "A12" LEVEL 1;
PIN
        cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKBRDCLK;
PIN DC_CLK_ODDR2_pins<1> = BEL "DC_CLK_ODDR2" PINNAME CK0;
PIN DC_CLK_ODDR2_pins<2> = BEL "DC_CLK_ODDR2" PINNAME CK1;
TIMEGRP D_CLK = BEL "CommState_1" BEL "cmd_interpreter/dc_num_0" BEL
        "cmd_interpreter/dc_num_1" BEL "cmd_interpreter/dc_num_2" BEL
        "cmd_interpreter/dc_num_3" BEL "cmd_interpreter/reg_data_0" BEL
        "cmd_interpreter/reg_data_1" BEL "cmd_interpreter/reg_data_2" BEL
        "cmd_interpreter/reg_data_3" BEL "cmd_interpreter/reg_data_4" BEL
        "cmd_interpreter/reg_data_5" BEL "cmd_interpreter/reg_data_6" BEL
        "cmd_interpreter/reg_data_7" BEL "cmd_interpreter/reg_data_8" BEL
        "cmd_interpreter/reg_data_9" BEL "cmd_interpreter/reg_data_10" BEL
        "cmd_interpreter/reg_data_11" BEL "cmd_interpreter/reg_data_12" BEL
        "cmd_interpreter/reg_data_13" BEL "cmd_interpreter/reg_data_14" BEL
        "cmd_interpreter/reg_data_15" BEL "cmd_interpreter/cmd_type_0" BEL
        "cmd_interpreter/cmd_type_1" BEL "cmd_interpreter/cmd_type_2" BEL
        "cmd_interpreter/cmd_type_3" BEL "cmd_interpreter/scrod_reg_0" BEL
        "cmd_interpreter/scrod_reg_1" BEL "cmd_interpreter/scrod_reg_2" BEL
        "cmd_interpreter/scrod_reg_3" BEL "cmd_interpreter/scrod_reg_4" BEL
        "cmd_interpreter/output_reg_19_0" BEL
        "cmd_interpreter/output_reg_19_1" BEL
        "cmd_interpreter/output_reg_19_2" BEL
        "cmd_interpreter/output_reg_19_3" BEL
        "cmd_interpreter/output_reg_19_4" BEL
        "cmd_interpreter/output_reg_19_5" BEL
        "cmd_interpreter/output_reg_19_6" BEL
        "cmd_interpreter/output_reg_19_7" BEL
        "cmd_interpreter/output_reg_19_8" BEL
        "cmd_interpreter/output_reg_19_9" BEL
        "cmd_interpreter/output_reg_19_10" BEL
        "cmd_interpreter/output_reg_19_11" BEL
        "cmd_interpreter/output_reg_19_12" BEL
        "cmd_interpreter/output_reg_19_13" BEL
        "cmd_interpreter/output_reg_19_14" BEL
        "cmd_interpreter/output_reg_19_15" BEL
        "cmd_interpreter/output_reg_16_0" BEL
        "cmd_interpreter/output_reg_16_1" BEL
        "cmd_interpreter/output_reg_16_2" BEL
        "cmd_interpreter/output_reg_16_3" BEL
        "cmd_interpreter/output_reg_16_4" BEL
        "cmd_interpreter/output_reg_16_5" BEL
        "cmd_interpreter/output_reg_16_6" BEL
        "cmd_interpreter/output_reg_16_7" BEL
        "cmd_interpreter/output_reg_16_8" BEL
        "cmd_interpreter/output_reg_16_9" BEL
        "cmd_interpreter/output_reg_16_10" BEL
        "cmd_interpreter/output_reg_16_11" BEL
        "cmd_interpreter/output_reg_16_12" BEL
        "cmd_interpreter/output_reg_16_13" BEL
        "cmd_interpreter/output_reg_16_14" BEL
        "cmd_interpreter/output_reg_16_15" BEL
        "cmd_interpreter/output_reg_18_0" BEL
        "cmd_interpreter/output_reg_18_1" BEL
        "cmd_interpreter/output_reg_18_2" BEL
        "cmd_interpreter/output_reg_18_3" BEL
        "cmd_interpreter/output_reg_18_4" BEL
        "cmd_interpreter/output_reg_18_5" BEL
        "cmd_interpreter/output_reg_18_6" BEL
        "cmd_interpreter/output_reg_18_7" BEL
        "cmd_interpreter/output_reg_18_8" BEL
        "cmd_interpreter/output_reg_18_9" BEL
        "cmd_interpreter/output_reg_18_10" BEL
        "cmd_interpreter/output_reg_18_11" BEL
        "cmd_interpreter/output_reg_18_12" BEL
        "cmd_interpreter/output_reg_18_13" BEL
        "cmd_interpreter/output_reg_18_14" BEL
        "cmd_interpreter/output_reg_18_15" BEL
        "cmd_interpreter/output_reg_17_0" BEL
        "cmd_interpreter/output_reg_17_1" BEL
        "cmd_interpreter/output_reg_17_2" BEL
        "cmd_interpreter/output_reg_17_3" BEL
        "cmd_interpreter/output_reg_17_4" BEL
        "cmd_interpreter/output_reg_17_5" BEL
        "cmd_interpreter/output_reg_17_6" BEL
        "cmd_interpreter/output_reg_17_7" BEL
        "cmd_interpreter/output_reg_17_8" BEL
        "cmd_interpreter/output_reg_17_9" BEL
        "cmd_interpreter/output_reg_17_10" BEL
        "cmd_interpreter/output_reg_17_11" BEL
        "cmd_interpreter/output_reg_17_12" BEL
        "cmd_interpreter/output_reg_17_13" BEL
        "cmd_interpreter/output_reg_17_14" BEL
        "cmd_interpreter/output_reg_17_15" BEL
        "cmd_interpreter/output_reg_15_0" BEL
        "cmd_interpreter/output_reg_15_1" BEL
        "cmd_interpreter/output_reg_15_2" BEL
        "cmd_interpreter/output_reg_15_3" BEL
        "cmd_interpreter/output_reg_15_4" BEL
        "cmd_interpreter/output_reg_15_5" BEL
        "cmd_interpreter/output_reg_15_6" BEL
        "cmd_interpreter/output_reg_15_7" BEL
        "cmd_interpreter/output_reg_15_8" BEL
        "cmd_interpreter/output_reg_15_9" BEL
        "cmd_interpreter/output_reg_15_10" BEL
        "cmd_interpreter/output_reg_15_11" BEL
        "cmd_interpreter/output_reg_15_12" BEL
        "cmd_interpreter/output_reg_15_13" BEL
        "cmd_interpreter/output_reg_15_14" BEL
        "cmd_interpreter/output_reg_15_15" BEL
        "cmd_interpreter/output_reg_14_0" BEL
        "cmd_interpreter/output_reg_14_1" BEL
        "cmd_interpreter/output_reg_14_2" BEL
        "cmd_interpreter/output_reg_14_3" BEL
        "cmd_interpreter/output_reg_14_4" BEL
        "cmd_interpreter/output_reg_14_5" BEL
        "cmd_interpreter/output_reg_14_6" BEL
        "cmd_interpreter/output_reg_14_7" BEL
        "cmd_interpreter/output_reg_14_8" BEL
        "cmd_interpreter/output_reg_14_9" BEL
        "cmd_interpreter/output_reg_14_10" BEL
        "cmd_interpreter/output_reg_14_11" BEL
        "cmd_interpreter/output_reg_14_12" BEL
        "cmd_interpreter/output_reg_14_13" BEL
        "cmd_interpreter/output_reg_14_14" BEL
        "cmd_interpreter/output_reg_14_15" BEL
        "cmd_interpreter/output_reg_11_0" BEL
        "cmd_interpreter/output_reg_11_1" BEL
        "cmd_interpreter/output_reg_11_2" BEL
        "cmd_interpreter/output_reg_11_3" BEL
        "cmd_interpreter/output_reg_11_4" BEL
        "cmd_interpreter/output_reg_11_5" BEL
        "cmd_interpreter/output_reg_11_6" BEL
        "cmd_interpreter/output_reg_11_7" BEL
        "cmd_interpreter/output_reg_11_8" BEL
        "cmd_interpreter/output_reg_11_9" BEL
        "cmd_interpreter/output_reg_11_10" BEL
        "cmd_interpreter/output_reg_11_11" BEL
        "cmd_interpreter/output_reg_11_12" BEL
        "cmd_interpreter/output_reg_11_13" BEL
        "cmd_interpreter/output_reg_11_14" BEL
        "cmd_interpreter/output_reg_11_15" BEL
        "cmd_interpreter/output_reg_13_0" BEL
        "cmd_interpreter/output_reg_13_1" BEL
        "cmd_interpreter/output_reg_13_2" BEL
        "cmd_interpreter/output_reg_13_3" BEL
        "cmd_interpreter/output_reg_13_4" BEL
        "cmd_interpreter/output_reg_13_5" BEL
        "cmd_interpreter/output_reg_13_6" BEL
        "cmd_interpreter/output_reg_13_7" BEL
        "cmd_interpreter/output_reg_13_8" BEL
        "cmd_interpreter/output_reg_13_9" BEL
        "cmd_interpreter/output_reg_13_10" BEL
        "cmd_interpreter/output_reg_13_11" BEL
        "cmd_interpreter/output_reg_13_12" BEL
        "cmd_interpreter/output_reg_13_13" BEL
        "cmd_interpreter/output_reg_13_14" BEL
        "cmd_interpreter/output_reg_13_15" BEL
        "cmd_interpreter/output_reg_12_0" BEL
        "cmd_interpreter/output_reg_12_1" BEL
        "cmd_interpreter/output_reg_12_2" BEL
        "cmd_interpreter/output_reg_12_3" BEL
        "cmd_interpreter/output_reg_12_4" BEL
        "cmd_interpreter/output_reg_12_5" BEL
        "cmd_interpreter/output_reg_12_6" BEL
        "cmd_interpreter/output_reg_12_7" BEL
        "cmd_interpreter/output_reg_12_8" BEL
        "cmd_interpreter/output_reg_12_9" BEL
        "cmd_interpreter/output_reg_12_10" BEL
        "cmd_interpreter/output_reg_12_11" BEL
        "cmd_interpreter/output_reg_12_12" BEL
        "cmd_interpreter/output_reg_12_13" BEL
        "cmd_interpreter/output_reg_12_14" BEL
        "cmd_interpreter/output_reg_12_15" BEL
        "cmd_interpreter/output_reg_10_0" BEL
        "cmd_interpreter/output_reg_10_1" BEL
        "cmd_interpreter/output_reg_10_2" BEL
        "cmd_interpreter/output_reg_10_3" BEL
        "cmd_interpreter/output_reg_10_4" BEL
        "cmd_interpreter/output_reg_10_5" BEL
        "cmd_interpreter/output_reg_10_6" BEL
        "cmd_interpreter/output_reg_10_7" BEL
        "cmd_interpreter/output_reg_10_8" BEL
        "cmd_interpreter/output_reg_10_9" BEL
        "cmd_interpreter/output_reg_10_10" BEL
        "cmd_interpreter/output_reg_10_11" BEL
        "cmd_interpreter/output_reg_10_12" BEL
        "cmd_interpreter/output_reg_10_13" BEL
        "cmd_interpreter/output_reg_10_14" BEL
        "cmd_interpreter/output_reg_10_15" BEL
        "cmd_interpreter/output_reg_9_0" BEL "cmd_interpreter/output_reg_9_1"
        BEL "cmd_interpreter/output_reg_9_2" BEL
        "cmd_interpreter/output_reg_9_3" BEL "cmd_interpreter/output_reg_9_4"
        BEL "cmd_interpreter/output_reg_9_5" BEL
        "cmd_interpreter/output_reg_9_6" BEL "cmd_interpreter/output_reg_9_7"
        BEL "cmd_interpreter/output_reg_9_8" BEL
        "cmd_interpreter/output_reg_9_9" BEL "cmd_interpreter/output_reg_9_10"
        BEL "cmd_interpreter/output_reg_9_11" BEL
        "cmd_interpreter/output_reg_9_12" BEL
        "cmd_interpreter/output_reg_9_13" BEL
        "cmd_interpreter/output_reg_9_14" BEL
        "cmd_interpreter/output_reg_9_15" BEL "cmd_interpreter/output_reg_6_0"
        BEL "cmd_interpreter/output_reg_6_1" BEL
        "cmd_interpreter/output_reg_6_2" BEL "cmd_interpreter/output_reg_6_3"
        BEL "cmd_interpreter/output_reg_6_4" BEL
        "cmd_interpreter/output_reg_6_5" BEL "cmd_interpreter/output_reg_6_6"
        BEL "cmd_interpreter/output_reg_6_7" BEL
        "cmd_interpreter/output_reg_6_8" BEL "cmd_interpreter/output_reg_6_9"
        BEL "cmd_interpreter/output_reg_6_10" BEL
        "cmd_interpreter/output_reg_6_11" BEL
        "cmd_interpreter/output_reg_6_12" BEL
        "cmd_interpreter/output_reg_6_13" BEL
        "cmd_interpreter/output_reg_6_14" BEL
        "cmd_interpreter/output_reg_6_15" BEL "cmd_interpreter/output_reg_8_0"
        BEL "cmd_interpreter/output_reg_8_1" BEL
        "cmd_interpreter/output_reg_8_2" BEL "cmd_interpreter/output_reg_8_3"
        BEL "cmd_interpreter/output_reg_8_4" BEL
        "cmd_interpreter/output_reg_8_5" BEL "cmd_interpreter/output_reg_8_6"
        BEL "cmd_interpreter/output_reg_8_7" BEL
        "cmd_interpreter/output_reg_8_8" BEL "cmd_interpreter/output_reg_8_9"
        BEL "cmd_interpreter/output_reg_8_10" BEL
        "cmd_interpreter/output_reg_8_11" BEL
        "cmd_interpreter/output_reg_8_12" BEL
        "cmd_interpreter/output_reg_8_13" BEL
        "cmd_interpreter/output_reg_8_14" BEL
        "cmd_interpreter/output_reg_8_15" BEL "cmd_interpreter/output_reg_7_0"
        BEL "cmd_interpreter/output_reg_7_1" BEL
        "cmd_interpreter/output_reg_7_2" BEL "cmd_interpreter/output_reg_7_3"
        BEL "cmd_interpreter/output_reg_7_4" BEL
        "cmd_interpreter/output_reg_7_5" BEL "cmd_interpreter/output_reg_7_6"
        BEL "cmd_interpreter/output_reg_7_7" BEL
        "cmd_interpreter/output_reg_7_8" BEL "cmd_interpreter/output_reg_7_9"
        BEL "cmd_interpreter/output_reg_7_10" BEL
        "cmd_interpreter/output_reg_7_11" BEL
        "cmd_interpreter/output_reg_7_12" BEL
        "cmd_interpreter/output_reg_7_13" BEL
        "cmd_interpreter/output_reg_7_14" BEL
        "cmd_interpreter/output_reg_7_15" BEL "cmd_interpreter/output_reg_4_0"
        BEL "cmd_interpreter/output_reg_4_1" BEL
        "cmd_interpreter/output_reg_4_2" BEL "cmd_interpreter/output_reg_4_3"
        BEL "cmd_interpreter/output_reg_4_4" BEL
        "cmd_interpreter/output_reg_4_5" BEL "cmd_interpreter/output_reg_4_6"
        BEL "cmd_interpreter/output_reg_4_7" BEL
        "cmd_interpreter/output_reg_4_8" BEL "cmd_interpreter/output_reg_4_9"
        BEL "cmd_interpreter/output_reg_4_10" BEL
        "cmd_interpreter/output_reg_4_11" BEL
        "cmd_interpreter/output_reg_4_12" BEL
        "cmd_interpreter/output_reg_4_13" BEL
        "cmd_interpreter/output_reg_4_14" BEL
        "cmd_interpreter/output_reg_4_15" BEL "cmd_interpreter/output_reg_1_0"
        BEL "cmd_interpreter/output_reg_1_1" BEL
        "cmd_interpreter/output_reg_1_2" BEL "cmd_interpreter/output_reg_1_3"
        BEL "cmd_interpreter/output_reg_1_4" BEL
        "cmd_interpreter/output_reg_1_5" BEL "cmd_interpreter/output_reg_1_6"
        BEL "cmd_interpreter/output_reg_1_7" BEL
        "cmd_interpreter/output_reg_1_8" BEL "cmd_interpreter/output_reg_1_9"
        BEL "cmd_interpreter/output_reg_1_10" BEL
        "cmd_interpreter/output_reg_1_11" BEL
        "cmd_interpreter/output_reg_1_12" BEL
        "cmd_interpreter/output_reg_1_13" BEL
        "cmd_interpreter/output_reg_1_14" BEL
        "cmd_interpreter/output_reg_1_15" BEL "cmd_interpreter/output_reg_3_0"
        BEL "cmd_interpreter/output_reg_3_1" BEL
        "cmd_interpreter/output_reg_3_2" BEL "cmd_interpreter/output_reg_3_3"
        BEL "cmd_interpreter/output_reg_3_4" BEL
        "cmd_interpreter/output_reg_3_5" BEL "cmd_interpreter/output_reg_3_6"
        BEL "cmd_interpreter/output_reg_3_7" BEL
        "cmd_interpreter/output_reg_3_8" BEL "cmd_interpreter/output_reg_3_9"
        BEL "cmd_interpreter/output_reg_3_10" BEL
        "cmd_interpreter/output_reg_3_11" BEL
        "cmd_interpreter/output_reg_3_12" BEL
        "cmd_interpreter/output_reg_3_13" BEL
        "cmd_interpreter/output_reg_3_14" BEL
        "cmd_interpreter/output_reg_3_15" BEL "cmd_interpreter/output_reg_2_0"
        BEL "cmd_interpreter/output_reg_2_1" BEL
        "cmd_interpreter/output_reg_2_2" BEL "cmd_interpreter/output_reg_2_3"
        BEL "cmd_interpreter/output_reg_2_4" BEL
        "cmd_interpreter/output_reg_2_5" BEL "cmd_interpreter/output_reg_2_6"
        BEL "cmd_interpreter/output_reg_2_7" BEL
        "cmd_interpreter/output_reg_2_8" BEL "cmd_interpreter/output_reg_2_9"
        BEL "cmd_interpreter/output_reg_2_10" BEL
        "cmd_interpreter/output_reg_2_11" BEL
        "cmd_interpreter/output_reg_2_12" BEL
        "cmd_interpreter/output_reg_2_13" BEL
        "cmd_interpreter/output_reg_2_14" BEL
        "cmd_interpreter/output_reg_2_15" BEL "cmd_interpreter/output_reg_5_0"
        BEL "cmd_interpreter/output_reg_5_1" BEL
        "cmd_interpreter/output_reg_5_2" BEL "cmd_interpreter/output_reg_5_3"
        BEL "cmd_interpreter/output_reg_5_4" BEL
        "cmd_interpreter/output_reg_5_5" BEL "cmd_interpreter/output_reg_5_6"
        BEL "cmd_interpreter/output_reg_5_7" BEL
        "cmd_interpreter/output_reg_5_8" BEL "cmd_interpreter/output_reg_5_9"
        BEL "cmd_interpreter/output_reg_5_10" BEL
        "cmd_interpreter/output_reg_5_11" BEL
        "cmd_interpreter/output_reg_5_12" BEL
        "cmd_interpreter/output_reg_5_13" BEL
        "cmd_interpreter/output_reg_5_14" BEL
        "cmd_interpreter/output_reg_5_15" BEL "cmd_interpreter/output_reg_0_0"
        BEL "cmd_interpreter/output_reg_0_1" BEL
        "cmd_interpreter/output_reg_0_2" BEL "cmd_interpreter/output_reg_0_3"
        BEL "cmd_interpreter/output_reg_0_4" BEL
        "cmd_interpreter/output_reg_0_5" BEL "cmd_interpreter/output_reg_0_6"
        BEL "cmd_interpreter/output_reg_0_7" BEL
        "cmd_interpreter/output_reg_0_8" BEL "cmd_interpreter/output_reg_0_9"
        BEL "cmd_interpreter/output_reg_0_10" BEL
        "cmd_interpreter/output_reg_0_11" BEL
        "cmd_interpreter/output_reg_0_12" BEL
        "cmd_interpreter/output_reg_0_13" BEL
        "cmd_interpreter/output_reg_0_14" BEL
        "cmd_interpreter/output_reg_0_15" BEL "cmd_interpreter/reg_value_0"
        BEL "cmd_interpreter/reg_value_1" BEL "cmd_interpreter/reg_value_2"
        BEL "cmd_interpreter/reg_value_3" BEL "cmd_interpreter/reg_value_4"
        BEL "cmd_interpreter/reg_value_5" BEL "cmd_interpreter/reg_value_6"
        BEL "cmd_interpreter/reg_value_7" BEL "cmd_interpreter/reg_value_8"
        BEL "cmd_interpreter/reg_value_9" BEL "cmd_interpreter/reg_value_10"
        BEL "cmd_interpreter/reg_value_11" BEL "cmd_interpreter/reg_value_12"
        BEL "cmd_interpreter/reg_value_13" BEL "cmd_interpreter/reg_value_14"
        BEL "cmd_interpreter/reg_value_15" BEL
        "cmd_interpreter/CCState_FSM_FFd3" BEL
        "cmd_interpreter/CCState_FSM_FFd2" BEL
        "cmd_interpreter/CCState_FSM_FFd1" BEL "cmd_interpreter/rx_fifo_rd_en"
        BEL "cmd_interpreter/reg_rb_en" BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        PIN
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        PIN
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        BEL "comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg1" BEL
        "comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg2" BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        PIN
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        PIN
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL "comm_process/U_ByteLink/inputRxData10b_0" BEL
        "comm_process/U_ByteLink/inputRxData10b_1" BEL
        "comm_process/U_ByteLink/inputRxData10b_2" BEL
        "comm_process/U_ByteLink/inputRxData10b_3" BEL
        "comm_process/U_ByteLink/inputRxData10b_4" BEL
        "comm_process/U_ByteLink/inputRxData10b_5" BEL
        "comm_process/U_ByteLink/inputRxData10b_6" BEL
        "comm_process/U_ByteLink/inputRxData10b_7" BEL
        "comm_process/U_ByteLink/inputRxData10b_8" BEL
        "comm_process/U_ByteLink/inputRxData10b_9" BEL
        "comm_process/U_ByteLink/inputTxData8b_0" BEL
        "comm_process/U_ByteLink/inputTxData8b_1" BEL
        "comm_process/U_ByteLink/inputTxData8b_2" BEL
        "comm_process/U_ByteLink/inputTxData8b_3" BEL
        "comm_process/U_ByteLink/inputTxData8b_4" BEL
        "comm_process/U_ByteLink/inputTxData8b_5" BEL
        "comm_process/U_ByteLink/inputTxData8b_6" BEL
        "comm_process/U_ByteLink/inputTxData8b_7" BEL
        "comm_process/U_ByteLink/inputTxData8bValid" BEL
        "comm_process/U_ByteLink/r_rxData8bValid" BEL
        "comm_process/U_ByteLink/r_rxData8b_0" BEL
        "comm_process/U_ByteLink/r_rxData8b_1" BEL
        "comm_process/U_ByteLink/r_rxData8b_2" BEL
        "comm_process/U_ByteLink/r_rxData8b_3" BEL
        "comm_process/U_ByteLink/r_rxData8b_4" BEL
        "comm_process/U_ByteLink/r_rxData8b_5" BEL
        "comm_process/U_ByteLink/r_rxData8b_6" BEL
        "comm_process/U_ByteLink/r_rxData8b_7" BEL
        "comm_process/U_ByteLink/r_txData8b_0" BEL
        "comm_process/U_ByteLink/r_txData8b_1" BEL
        "comm_process/U_ByteLink/r_txData8b_2" BEL
        "comm_process/U_ByteLink/r_txData8b_3" BEL
        "comm_process/U_ByteLink/r_txData8b_4" BEL
        "comm_process/U_ByteLink/r_txData8b_5" BEL
        "comm_process/U_ByteLink/r_txData8b_6" BEL
        "comm_process/U_ByteLink/r_txData8b_7" BEL
        "comm_process/U_ByteLink/r_alignCnt_0" BEL
        "comm_process/U_ByteLink/r_alignCnt_1" BEL
        "comm_process/U_ByteLink/r_alignCnt_2" BEL
        "comm_process/U_ByteLink/r_alignCnt_3" BEL
        "comm_process/U_ByteLink/r_alignCnt_4" BEL
        "comm_process/U_ByteLink/r_alignCnt_5" BEL
        "comm_process/U_ByteLink/r_alignCnt_6" BEL
        "comm_process/U_ByteLink/r_txData10b_0" BEL
        "comm_process/U_ByteLink/r_txData10b_1" BEL
        "comm_process/U_ByteLink/r_txData10b_2" BEL
        "comm_process/U_ByteLink/r_txData10b_3" BEL
        "comm_process/U_ByteLink/r_txData10b_4" BEL
        "comm_process/U_ByteLink/r_txData10b_5" BEL
        "comm_process/U_ByteLink/r_txData10b_6" BEL
        "comm_process/U_ByteLink/r_txData10b_7" BEL
        "comm_process/U_ByteLink/r_txData10b_8" BEL
        "comm_process/U_ByteLink/r_txData10b_9" BEL
        "comm_process/U_ByteLink/r_state_FSM_FFd2" BEL
        "comm_process/U_ByteLink/r_state_FSM_FFd1" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_0" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_1" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_2" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_3" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_4" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_5" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_6" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_7" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_8" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_9" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dispOut" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataKOut" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dispOut" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/codeErr" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dispErr" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_0" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_1" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_2" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_3" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_4" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_5" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_6" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_7" BEL
        "comm_process/U_ByteLink/r_txDataK" BEL
        "comm_process/U_ByteLink/r_aligned" BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        PIN
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        PIN
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        PIN "DC_CLK_ODDR2_pins<1>" PIN "DC_CLK_ODDR2_pins<2>" PIN
        "DC_CLK_ODDR2_pins<1>" PIN "DC_CLK_ODDR2_pins<2>";
PIN comm_process/U_ClockGenByteLink/dcm_sp_inst_pins<3> = BEL
        "comm_process/U_ClockGenByteLink/dcm_sp_inst" PINNAME CLKIN;
TIMEGRP CLK_FANOUT_1TO2_clkfx = BEL "CommState_1" BEL
        "CLK_FANOUT_1TO2/clkfx_BUFG" BEL "cmd_interpreter/dc_num_0" BEL
        "cmd_interpreter/dc_num_1" BEL "cmd_interpreter/dc_num_2" BEL
        "cmd_interpreter/dc_num_3" BEL "cmd_interpreter/reg_data_0" BEL
        "cmd_interpreter/reg_data_1" BEL "cmd_interpreter/reg_data_2" BEL
        "cmd_interpreter/reg_data_3" BEL "cmd_interpreter/reg_data_4" BEL
        "cmd_interpreter/reg_data_5" BEL "cmd_interpreter/reg_data_6" BEL
        "cmd_interpreter/reg_data_7" BEL "cmd_interpreter/reg_data_8" BEL
        "cmd_interpreter/reg_data_9" BEL "cmd_interpreter/reg_data_10" BEL
        "cmd_interpreter/reg_data_11" BEL "cmd_interpreter/reg_data_12" BEL
        "cmd_interpreter/reg_data_13" BEL "cmd_interpreter/reg_data_14" BEL
        "cmd_interpreter/reg_data_15" BEL "cmd_interpreter/cmd_type_0" BEL
        "cmd_interpreter/cmd_type_1" BEL "cmd_interpreter/cmd_type_2" BEL
        "cmd_interpreter/cmd_type_3" BEL "cmd_interpreter/scrod_reg_0" BEL
        "cmd_interpreter/scrod_reg_1" BEL "cmd_interpreter/scrod_reg_2" BEL
        "cmd_interpreter/scrod_reg_3" BEL "cmd_interpreter/scrod_reg_4" BEL
        "cmd_interpreter/output_reg_19_0" BEL
        "cmd_interpreter/output_reg_19_1" BEL
        "cmd_interpreter/output_reg_19_2" BEL
        "cmd_interpreter/output_reg_19_3" BEL
        "cmd_interpreter/output_reg_19_4" BEL
        "cmd_interpreter/output_reg_19_5" BEL
        "cmd_interpreter/output_reg_19_6" BEL
        "cmd_interpreter/output_reg_19_7" BEL
        "cmd_interpreter/output_reg_19_8" BEL
        "cmd_interpreter/output_reg_19_9" BEL
        "cmd_interpreter/output_reg_19_10" BEL
        "cmd_interpreter/output_reg_19_11" BEL
        "cmd_interpreter/output_reg_19_12" BEL
        "cmd_interpreter/output_reg_19_13" BEL
        "cmd_interpreter/output_reg_19_14" BEL
        "cmd_interpreter/output_reg_19_15" BEL
        "cmd_interpreter/output_reg_16_0" BEL
        "cmd_interpreter/output_reg_16_1" BEL
        "cmd_interpreter/output_reg_16_2" BEL
        "cmd_interpreter/output_reg_16_3" BEL
        "cmd_interpreter/output_reg_16_4" BEL
        "cmd_interpreter/output_reg_16_5" BEL
        "cmd_interpreter/output_reg_16_6" BEL
        "cmd_interpreter/output_reg_16_7" BEL
        "cmd_interpreter/output_reg_16_8" BEL
        "cmd_interpreter/output_reg_16_9" BEL
        "cmd_interpreter/output_reg_16_10" BEL
        "cmd_interpreter/output_reg_16_11" BEL
        "cmd_interpreter/output_reg_16_12" BEL
        "cmd_interpreter/output_reg_16_13" BEL
        "cmd_interpreter/output_reg_16_14" BEL
        "cmd_interpreter/output_reg_16_15" BEL
        "cmd_interpreter/output_reg_18_0" BEL
        "cmd_interpreter/output_reg_18_1" BEL
        "cmd_interpreter/output_reg_18_2" BEL
        "cmd_interpreter/output_reg_18_3" BEL
        "cmd_interpreter/output_reg_18_4" BEL
        "cmd_interpreter/output_reg_18_5" BEL
        "cmd_interpreter/output_reg_18_6" BEL
        "cmd_interpreter/output_reg_18_7" BEL
        "cmd_interpreter/output_reg_18_8" BEL
        "cmd_interpreter/output_reg_18_9" BEL
        "cmd_interpreter/output_reg_18_10" BEL
        "cmd_interpreter/output_reg_18_11" BEL
        "cmd_interpreter/output_reg_18_12" BEL
        "cmd_interpreter/output_reg_18_13" BEL
        "cmd_interpreter/output_reg_18_14" BEL
        "cmd_interpreter/output_reg_18_15" BEL
        "cmd_interpreter/output_reg_17_0" BEL
        "cmd_interpreter/output_reg_17_1" BEL
        "cmd_interpreter/output_reg_17_2" BEL
        "cmd_interpreter/output_reg_17_3" BEL
        "cmd_interpreter/output_reg_17_4" BEL
        "cmd_interpreter/output_reg_17_5" BEL
        "cmd_interpreter/output_reg_17_6" BEL
        "cmd_interpreter/output_reg_17_7" BEL
        "cmd_interpreter/output_reg_17_8" BEL
        "cmd_interpreter/output_reg_17_9" BEL
        "cmd_interpreter/output_reg_17_10" BEL
        "cmd_interpreter/output_reg_17_11" BEL
        "cmd_interpreter/output_reg_17_12" BEL
        "cmd_interpreter/output_reg_17_13" BEL
        "cmd_interpreter/output_reg_17_14" BEL
        "cmd_interpreter/output_reg_17_15" BEL
        "cmd_interpreter/output_reg_15_0" BEL
        "cmd_interpreter/output_reg_15_1" BEL
        "cmd_interpreter/output_reg_15_2" BEL
        "cmd_interpreter/output_reg_15_3" BEL
        "cmd_interpreter/output_reg_15_4" BEL
        "cmd_interpreter/output_reg_15_5" BEL
        "cmd_interpreter/output_reg_15_6" BEL
        "cmd_interpreter/output_reg_15_7" BEL
        "cmd_interpreter/output_reg_15_8" BEL
        "cmd_interpreter/output_reg_15_9" BEL
        "cmd_interpreter/output_reg_15_10" BEL
        "cmd_interpreter/output_reg_15_11" BEL
        "cmd_interpreter/output_reg_15_12" BEL
        "cmd_interpreter/output_reg_15_13" BEL
        "cmd_interpreter/output_reg_15_14" BEL
        "cmd_interpreter/output_reg_15_15" BEL
        "cmd_interpreter/output_reg_14_0" BEL
        "cmd_interpreter/output_reg_14_1" BEL
        "cmd_interpreter/output_reg_14_2" BEL
        "cmd_interpreter/output_reg_14_3" BEL
        "cmd_interpreter/output_reg_14_4" BEL
        "cmd_interpreter/output_reg_14_5" BEL
        "cmd_interpreter/output_reg_14_6" BEL
        "cmd_interpreter/output_reg_14_7" BEL
        "cmd_interpreter/output_reg_14_8" BEL
        "cmd_interpreter/output_reg_14_9" BEL
        "cmd_interpreter/output_reg_14_10" BEL
        "cmd_interpreter/output_reg_14_11" BEL
        "cmd_interpreter/output_reg_14_12" BEL
        "cmd_interpreter/output_reg_14_13" BEL
        "cmd_interpreter/output_reg_14_14" BEL
        "cmd_interpreter/output_reg_14_15" BEL
        "cmd_interpreter/output_reg_11_0" BEL
        "cmd_interpreter/output_reg_11_1" BEL
        "cmd_interpreter/output_reg_11_2" BEL
        "cmd_interpreter/output_reg_11_3" BEL
        "cmd_interpreter/output_reg_11_4" BEL
        "cmd_interpreter/output_reg_11_5" BEL
        "cmd_interpreter/output_reg_11_6" BEL
        "cmd_interpreter/output_reg_11_7" BEL
        "cmd_interpreter/output_reg_11_8" BEL
        "cmd_interpreter/output_reg_11_9" BEL
        "cmd_interpreter/output_reg_11_10" BEL
        "cmd_interpreter/output_reg_11_11" BEL
        "cmd_interpreter/output_reg_11_12" BEL
        "cmd_interpreter/output_reg_11_13" BEL
        "cmd_interpreter/output_reg_11_14" BEL
        "cmd_interpreter/output_reg_11_15" BEL
        "cmd_interpreter/output_reg_13_0" BEL
        "cmd_interpreter/output_reg_13_1" BEL
        "cmd_interpreter/output_reg_13_2" BEL
        "cmd_interpreter/output_reg_13_3" BEL
        "cmd_interpreter/output_reg_13_4" BEL
        "cmd_interpreter/output_reg_13_5" BEL
        "cmd_interpreter/output_reg_13_6" BEL
        "cmd_interpreter/output_reg_13_7" BEL
        "cmd_interpreter/output_reg_13_8" BEL
        "cmd_interpreter/output_reg_13_9" BEL
        "cmd_interpreter/output_reg_13_10" BEL
        "cmd_interpreter/output_reg_13_11" BEL
        "cmd_interpreter/output_reg_13_12" BEL
        "cmd_interpreter/output_reg_13_13" BEL
        "cmd_interpreter/output_reg_13_14" BEL
        "cmd_interpreter/output_reg_13_15" BEL
        "cmd_interpreter/output_reg_12_0" BEL
        "cmd_interpreter/output_reg_12_1" BEL
        "cmd_interpreter/output_reg_12_2" BEL
        "cmd_interpreter/output_reg_12_3" BEL
        "cmd_interpreter/output_reg_12_4" BEL
        "cmd_interpreter/output_reg_12_5" BEL
        "cmd_interpreter/output_reg_12_6" BEL
        "cmd_interpreter/output_reg_12_7" BEL
        "cmd_interpreter/output_reg_12_8" BEL
        "cmd_interpreter/output_reg_12_9" BEL
        "cmd_interpreter/output_reg_12_10" BEL
        "cmd_interpreter/output_reg_12_11" BEL
        "cmd_interpreter/output_reg_12_12" BEL
        "cmd_interpreter/output_reg_12_13" BEL
        "cmd_interpreter/output_reg_12_14" BEL
        "cmd_interpreter/output_reg_12_15" BEL
        "cmd_interpreter/output_reg_10_0" BEL
        "cmd_interpreter/output_reg_10_1" BEL
        "cmd_interpreter/output_reg_10_2" BEL
        "cmd_interpreter/output_reg_10_3" BEL
        "cmd_interpreter/output_reg_10_4" BEL
        "cmd_interpreter/output_reg_10_5" BEL
        "cmd_interpreter/output_reg_10_6" BEL
        "cmd_interpreter/output_reg_10_7" BEL
        "cmd_interpreter/output_reg_10_8" BEL
        "cmd_interpreter/output_reg_10_9" BEL
        "cmd_interpreter/output_reg_10_10" BEL
        "cmd_interpreter/output_reg_10_11" BEL
        "cmd_interpreter/output_reg_10_12" BEL
        "cmd_interpreter/output_reg_10_13" BEL
        "cmd_interpreter/output_reg_10_14" BEL
        "cmd_interpreter/output_reg_10_15" BEL
        "cmd_interpreter/output_reg_9_0" BEL "cmd_interpreter/output_reg_9_1"
        BEL "cmd_interpreter/output_reg_9_2" BEL
        "cmd_interpreter/output_reg_9_3" BEL "cmd_interpreter/output_reg_9_4"
        BEL "cmd_interpreter/output_reg_9_5" BEL
        "cmd_interpreter/output_reg_9_6" BEL "cmd_interpreter/output_reg_9_7"
        BEL "cmd_interpreter/output_reg_9_8" BEL
        "cmd_interpreter/output_reg_9_9" BEL "cmd_interpreter/output_reg_9_10"
        BEL "cmd_interpreter/output_reg_9_11" BEL
        "cmd_interpreter/output_reg_9_12" BEL
        "cmd_interpreter/output_reg_9_13" BEL
        "cmd_interpreter/output_reg_9_14" BEL
        "cmd_interpreter/output_reg_9_15" BEL "cmd_interpreter/output_reg_6_0"
        BEL "cmd_interpreter/output_reg_6_1" BEL
        "cmd_interpreter/output_reg_6_2" BEL "cmd_interpreter/output_reg_6_3"
        BEL "cmd_interpreter/output_reg_6_4" BEL
        "cmd_interpreter/output_reg_6_5" BEL "cmd_interpreter/output_reg_6_6"
        BEL "cmd_interpreter/output_reg_6_7" BEL
        "cmd_interpreter/output_reg_6_8" BEL "cmd_interpreter/output_reg_6_9"
        BEL "cmd_interpreter/output_reg_6_10" BEL
        "cmd_interpreter/output_reg_6_11" BEL
        "cmd_interpreter/output_reg_6_12" BEL
        "cmd_interpreter/output_reg_6_13" BEL
        "cmd_interpreter/output_reg_6_14" BEL
        "cmd_interpreter/output_reg_6_15" BEL "cmd_interpreter/output_reg_8_0"
        BEL "cmd_interpreter/output_reg_8_1" BEL
        "cmd_interpreter/output_reg_8_2" BEL "cmd_interpreter/output_reg_8_3"
        BEL "cmd_interpreter/output_reg_8_4" BEL
        "cmd_interpreter/output_reg_8_5" BEL "cmd_interpreter/output_reg_8_6"
        BEL "cmd_interpreter/output_reg_8_7" BEL
        "cmd_interpreter/output_reg_8_8" BEL "cmd_interpreter/output_reg_8_9"
        BEL "cmd_interpreter/output_reg_8_10" BEL
        "cmd_interpreter/output_reg_8_11" BEL
        "cmd_interpreter/output_reg_8_12" BEL
        "cmd_interpreter/output_reg_8_13" BEL
        "cmd_interpreter/output_reg_8_14" BEL
        "cmd_interpreter/output_reg_8_15" BEL "cmd_interpreter/output_reg_7_0"
        BEL "cmd_interpreter/output_reg_7_1" BEL
        "cmd_interpreter/output_reg_7_2" BEL "cmd_interpreter/output_reg_7_3"
        BEL "cmd_interpreter/output_reg_7_4" BEL
        "cmd_interpreter/output_reg_7_5" BEL "cmd_interpreter/output_reg_7_6"
        BEL "cmd_interpreter/output_reg_7_7" BEL
        "cmd_interpreter/output_reg_7_8" BEL "cmd_interpreter/output_reg_7_9"
        BEL "cmd_interpreter/output_reg_7_10" BEL
        "cmd_interpreter/output_reg_7_11" BEL
        "cmd_interpreter/output_reg_7_12" BEL
        "cmd_interpreter/output_reg_7_13" BEL
        "cmd_interpreter/output_reg_7_14" BEL
        "cmd_interpreter/output_reg_7_15" BEL "cmd_interpreter/output_reg_4_0"
        BEL "cmd_interpreter/output_reg_4_1" BEL
        "cmd_interpreter/output_reg_4_2" BEL "cmd_interpreter/output_reg_4_3"
        BEL "cmd_interpreter/output_reg_4_4" BEL
        "cmd_interpreter/output_reg_4_5" BEL "cmd_interpreter/output_reg_4_6"
        BEL "cmd_interpreter/output_reg_4_7" BEL
        "cmd_interpreter/output_reg_4_8" BEL "cmd_interpreter/output_reg_4_9"
        BEL "cmd_interpreter/output_reg_4_10" BEL
        "cmd_interpreter/output_reg_4_11" BEL
        "cmd_interpreter/output_reg_4_12" BEL
        "cmd_interpreter/output_reg_4_13" BEL
        "cmd_interpreter/output_reg_4_14" BEL
        "cmd_interpreter/output_reg_4_15" BEL "cmd_interpreter/output_reg_1_0"
        BEL "cmd_interpreter/output_reg_1_1" BEL
        "cmd_interpreter/output_reg_1_2" BEL "cmd_interpreter/output_reg_1_3"
        BEL "cmd_interpreter/output_reg_1_4" BEL
        "cmd_interpreter/output_reg_1_5" BEL "cmd_interpreter/output_reg_1_6"
        BEL "cmd_interpreter/output_reg_1_7" BEL
        "cmd_interpreter/output_reg_1_8" BEL "cmd_interpreter/output_reg_1_9"
        BEL "cmd_interpreter/output_reg_1_10" BEL
        "cmd_interpreter/output_reg_1_11" BEL
        "cmd_interpreter/output_reg_1_12" BEL
        "cmd_interpreter/output_reg_1_13" BEL
        "cmd_interpreter/output_reg_1_14" BEL
        "cmd_interpreter/output_reg_1_15" BEL "cmd_interpreter/output_reg_3_0"
        BEL "cmd_interpreter/output_reg_3_1" BEL
        "cmd_interpreter/output_reg_3_2" BEL "cmd_interpreter/output_reg_3_3"
        BEL "cmd_interpreter/output_reg_3_4" BEL
        "cmd_interpreter/output_reg_3_5" BEL "cmd_interpreter/output_reg_3_6"
        BEL "cmd_interpreter/output_reg_3_7" BEL
        "cmd_interpreter/output_reg_3_8" BEL "cmd_interpreter/output_reg_3_9"
        BEL "cmd_interpreter/output_reg_3_10" BEL
        "cmd_interpreter/output_reg_3_11" BEL
        "cmd_interpreter/output_reg_3_12" BEL
        "cmd_interpreter/output_reg_3_13" BEL
        "cmd_interpreter/output_reg_3_14" BEL
        "cmd_interpreter/output_reg_3_15" BEL "cmd_interpreter/output_reg_2_0"
        BEL "cmd_interpreter/output_reg_2_1" BEL
        "cmd_interpreter/output_reg_2_2" BEL "cmd_interpreter/output_reg_2_3"
        BEL "cmd_interpreter/output_reg_2_4" BEL
        "cmd_interpreter/output_reg_2_5" BEL "cmd_interpreter/output_reg_2_6"
        BEL "cmd_interpreter/output_reg_2_7" BEL
        "cmd_interpreter/output_reg_2_8" BEL "cmd_interpreter/output_reg_2_9"
        BEL "cmd_interpreter/output_reg_2_10" BEL
        "cmd_interpreter/output_reg_2_11" BEL
        "cmd_interpreter/output_reg_2_12" BEL
        "cmd_interpreter/output_reg_2_13" BEL
        "cmd_interpreter/output_reg_2_14" BEL
        "cmd_interpreter/output_reg_2_15" BEL "cmd_interpreter/output_reg_5_0"
        BEL "cmd_interpreter/output_reg_5_1" BEL
        "cmd_interpreter/output_reg_5_2" BEL "cmd_interpreter/output_reg_5_3"
        BEL "cmd_interpreter/output_reg_5_4" BEL
        "cmd_interpreter/output_reg_5_5" BEL "cmd_interpreter/output_reg_5_6"
        BEL "cmd_interpreter/output_reg_5_7" BEL
        "cmd_interpreter/output_reg_5_8" BEL "cmd_interpreter/output_reg_5_9"
        BEL "cmd_interpreter/output_reg_5_10" BEL
        "cmd_interpreter/output_reg_5_11" BEL
        "cmd_interpreter/output_reg_5_12" BEL
        "cmd_interpreter/output_reg_5_13" BEL
        "cmd_interpreter/output_reg_5_14" BEL
        "cmd_interpreter/output_reg_5_15" BEL "cmd_interpreter/output_reg_0_0"
        BEL "cmd_interpreter/output_reg_0_1" BEL
        "cmd_interpreter/output_reg_0_2" BEL "cmd_interpreter/output_reg_0_3"
        BEL "cmd_interpreter/output_reg_0_4" BEL
        "cmd_interpreter/output_reg_0_5" BEL "cmd_interpreter/output_reg_0_6"
        BEL "cmd_interpreter/output_reg_0_7" BEL
        "cmd_interpreter/output_reg_0_8" BEL "cmd_interpreter/output_reg_0_9"
        BEL "cmd_interpreter/output_reg_0_10" BEL
        "cmd_interpreter/output_reg_0_11" BEL
        "cmd_interpreter/output_reg_0_12" BEL
        "cmd_interpreter/output_reg_0_13" BEL
        "cmd_interpreter/output_reg_0_14" BEL
        "cmd_interpreter/output_reg_0_15" BEL "cmd_interpreter/reg_value_0"
        BEL "cmd_interpreter/reg_value_1" BEL "cmd_interpreter/reg_value_2"
        BEL "cmd_interpreter/reg_value_3" BEL "cmd_interpreter/reg_value_4"
        BEL "cmd_interpreter/reg_value_5" BEL "cmd_interpreter/reg_value_6"
        BEL "cmd_interpreter/reg_value_7" BEL "cmd_interpreter/reg_value_8"
        BEL "cmd_interpreter/reg_value_9" BEL "cmd_interpreter/reg_value_10"
        BEL "cmd_interpreter/reg_value_11" BEL "cmd_interpreter/reg_value_12"
        BEL "cmd_interpreter/reg_value_13" BEL "cmd_interpreter/reg_value_14"
        BEL "cmd_interpreter/reg_value_15" BEL
        "cmd_interpreter/CCState_FSM_FFd3" BEL
        "cmd_interpreter/CCState_FSM_FFd2" BEL
        "cmd_interpreter/CCState_FSM_FFd1" BEL "cmd_interpreter/rx_fifo_rd_en"
        BEL "cmd_interpreter/reg_rb_en" BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        PIN
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        PIN
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN "comm_process/U_ClockGenByteLink/dcm_sp_inst_pins<3>" BEL
        "comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg1" BEL
        "comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg2" BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        PIN
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        PIN
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL "comm_process/U_ByteLink/inputRxData10b_0" BEL
        "comm_process/U_ByteLink/inputRxData10b_1" BEL
        "comm_process/U_ByteLink/inputRxData10b_2" BEL
        "comm_process/U_ByteLink/inputRxData10b_3" BEL
        "comm_process/U_ByteLink/inputRxData10b_4" BEL
        "comm_process/U_ByteLink/inputRxData10b_5" BEL
        "comm_process/U_ByteLink/inputRxData10b_6" BEL
        "comm_process/U_ByteLink/inputRxData10b_7" BEL
        "comm_process/U_ByteLink/inputRxData10b_8" BEL
        "comm_process/U_ByteLink/inputRxData10b_9" BEL
        "comm_process/U_ByteLink/inputTxData8b_0" BEL
        "comm_process/U_ByteLink/inputTxData8b_1" BEL
        "comm_process/U_ByteLink/inputTxData8b_2" BEL
        "comm_process/U_ByteLink/inputTxData8b_3" BEL
        "comm_process/U_ByteLink/inputTxData8b_4" BEL
        "comm_process/U_ByteLink/inputTxData8b_5" BEL
        "comm_process/U_ByteLink/inputTxData8b_6" BEL
        "comm_process/U_ByteLink/inputTxData8b_7" BEL
        "comm_process/U_ByteLink/inputTxData8bValid" BEL
        "comm_process/U_ByteLink/r_rxData8bValid" BEL
        "comm_process/U_ByteLink/r_rxData8b_0" BEL
        "comm_process/U_ByteLink/r_rxData8b_1" BEL
        "comm_process/U_ByteLink/r_rxData8b_2" BEL
        "comm_process/U_ByteLink/r_rxData8b_3" BEL
        "comm_process/U_ByteLink/r_rxData8b_4" BEL
        "comm_process/U_ByteLink/r_rxData8b_5" BEL
        "comm_process/U_ByteLink/r_rxData8b_6" BEL
        "comm_process/U_ByteLink/r_rxData8b_7" BEL
        "comm_process/U_ByteLink/r_txData8b_0" BEL
        "comm_process/U_ByteLink/r_txData8b_1" BEL
        "comm_process/U_ByteLink/r_txData8b_2" BEL
        "comm_process/U_ByteLink/r_txData8b_3" BEL
        "comm_process/U_ByteLink/r_txData8b_4" BEL
        "comm_process/U_ByteLink/r_txData8b_5" BEL
        "comm_process/U_ByteLink/r_txData8b_6" BEL
        "comm_process/U_ByteLink/r_txData8b_7" BEL
        "comm_process/U_ByteLink/r_alignCnt_0" BEL
        "comm_process/U_ByteLink/r_alignCnt_1" BEL
        "comm_process/U_ByteLink/r_alignCnt_2" BEL
        "comm_process/U_ByteLink/r_alignCnt_3" BEL
        "comm_process/U_ByteLink/r_alignCnt_4" BEL
        "comm_process/U_ByteLink/r_alignCnt_5" BEL
        "comm_process/U_ByteLink/r_alignCnt_6" BEL
        "comm_process/U_ByteLink/r_txData10b_0" BEL
        "comm_process/U_ByteLink/r_txData10b_1" BEL
        "comm_process/U_ByteLink/r_txData10b_2" BEL
        "comm_process/U_ByteLink/r_txData10b_3" BEL
        "comm_process/U_ByteLink/r_txData10b_4" BEL
        "comm_process/U_ByteLink/r_txData10b_5" BEL
        "comm_process/U_ByteLink/r_txData10b_6" BEL
        "comm_process/U_ByteLink/r_txData10b_7" BEL
        "comm_process/U_ByteLink/r_txData10b_8" BEL
        "comm_process/U_ByteLink/r_txData10b_9" BEL
        "comm_process/U_ByteLink/r_state_FSM_FFd2" BEL
        "comm_process/U_ByteLink/r_state_FSM_FFd1" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_0" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_1" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_2" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_3" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_4" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_5" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_6" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_7" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_8" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dataOut_9" BEL
        "comm_process/U_ByteLink/U_Encode8b10b/dispOut" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataKOut" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dispOut" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/codeErr" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dispErr" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_0" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_1" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_2" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_3" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_4" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_5" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_6" BEL
        "comm_process/U_ByteLink/U_Decode8b10b/dataOut_7" BEL
        "comm_process/U_ByteLink/r_txDataK" BEL
        "comm_process/U_ByteLink/r_aligned" BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        PIN
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        PIN
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        PIN "DC_CLK_ODDR2_pins<1>" PIN "DC_CLK_ODDR2_pins<2>" PIN
        "DC_CLK_ODDR2_pins<1>" PIN "DC_CLK_ODDR2_pins<2>";
PIN CLK_FANOUT_1TO2/SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1> = BEL
        "CLK_FANOUT_1TO2/SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1" PINNAME O;
PIN CLK_FANOUT_1TO2/dcm_sp_inst_pins<1> = BEL "CLK_FANOUT_1TO2/dcm_sp_inst"
        PINNAME CLKFB;
TIMEGRP CLK_FANOUT_1TO2_clk0 = BEL "CLK_FANOUT_1TO2/clkout1_buf" PIN
        "CLK_FANOUT_1TO2/SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1>" PIN
        "CLK_FANOUT_1TO2/dcm_sp_inst_pins<1>";
PIN CLK_FANOUT_1TO2/SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL
        "CLK_FANOUT_1TO2/SP6_BUFIO_INSERT_ML_BUFIO2_0" PINNAME DIVCLK;
PIN CLK_FANOUT_1TO2/dcm_sp_inst_pins<3> = BEL "CLK_FANOUT_1TO2/dcm_sp_inst"
        PINNAME CLKIN;
TIMEGRP MASTER_CLK_P = PIN
        "CLK_FANOUT_1TO2/SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "CLK_FANOUT_1TO2/dcm_sp_inst_pins<3>";
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<146>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i"
        PINNAME RXUSRCLK0;
PIN
        ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<148>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i"
        PINNAME RXUSRCLK20;
PIN
        ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<333>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i"
        PINNAME TXUSRCLK0;
PIN
        ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<335>
        = BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i"
        PINNAME TXUSRCLK20;
PIN
        ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        ETH_MODULE/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        ETH_MODULE/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
TIMEGRP ETH_USR_CLK = BEL "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_udp_ready"
        BEL "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_127" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_126" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_125" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_124" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_123" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_122" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_121" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_120" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_119" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_118" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_117" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_116" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_115" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_114" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_113" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_112" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_eth_valid" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_5" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_6" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_7" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_8" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_9" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_10" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_11" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_12" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_13" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_14" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_15" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_5" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_6" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_7" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_8" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_9" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_10" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_11" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_12" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_13" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_14" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_15" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_5" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_6" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_7" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_8" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_9" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_10" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_11" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_12" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_13" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_14" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_15" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_15" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_12" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_14" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_13" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_9" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_11" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_10" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_6" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_8" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_7" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_5" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_5" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_6" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_7" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_8" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_9" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_10" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_11" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_12" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_13" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_14" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/offset_count_15" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_79" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_76" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_78" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_77" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_73" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_75" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_74" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_72" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_71" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_70" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_69" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_66" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_68" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_67" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_65" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_64" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_5" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_6" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_7" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_8" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_9" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_10" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_11" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_12" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_13" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_14" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_15" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_chksm_16" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_5" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_6" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_7" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_8" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_9" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_10" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_107" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_108" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_104" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_106" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_105" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_101" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_103" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_102" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_98" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_100" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_99" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_97" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_96" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/fifo_rd_en" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_31" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_30" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_29" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_28" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_27" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_26" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_25" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_24" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_23" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_22" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_21" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_20" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_19" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_18" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_17" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/udp_header_16" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_5" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_6" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_7" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_8" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_9" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_10" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_11" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_12" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_13" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_14" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_15" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_16" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_17" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_18" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_19" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_20" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_21" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_22" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_23" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_24" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_25" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_26" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_27" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_28" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_29" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_30" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_31" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_32" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_33" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_34" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_35" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_36" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_37" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_38" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_39" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_40" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_41" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_42" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_43" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_44" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_45" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_46" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_temp_47" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_137" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_138" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_134" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_136" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_135" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_131" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_133" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_132" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_128" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_130" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_129" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_eth_data_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_eth_data_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_eth_data_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_eth_data_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_eth_data_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_eth_data_5" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_eth_data_6" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_eth_data_7" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_5" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_6" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_7" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_8" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_9" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_10" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_11" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_12" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_13" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_14" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_id_15" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/pre_idle_count_0" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/pre_idle_count_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/pre_idle_count_2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/pre_idle_count_3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/pre_idle_count_4" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd3" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd2" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd4_C" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd4_P" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_0_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_3_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_1_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_2_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_5_1" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_109" BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_12"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_13"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_14"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_15"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_12"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_13"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_14"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_15"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_13"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_14"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_15"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_15"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_15"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_14"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_13"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_12"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_11"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_8"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL "ETH_MODULE/udp_1/eth_inst/s_axi_pre_resetn" BEL
        "ETH_MODULE/udp_1/eth_inst/glbl_rst_1" BEL
        "ETH_MODULE/udp_1/eth_inst/gtx_pre_resetn" BEL
        "ETH_MODULE/udp_1/eth_inst/gtx_resetn" BEL
        "ETH_MODULE/udp_1/eth_inst/current_state0_FSM_FFd1" BEL
        "ETH_MODULE/udp_1/eth_inst/current_state0_FSM_FFd2" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_0" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_1" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_2" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_3" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_4" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_5" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_6" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_7" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_8" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_9" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_10" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_11" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_12" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_13" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_14" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_15" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_16" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_17" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_18" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_19" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_20" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_21" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_22" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_23" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_24" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_25" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_26" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_27" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_28" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_29" BEL
        "ETH_MODULE/udp_1/eth_inst/count0_30" BEL
        "ETH_MODULE/udp_1/eth_inst/phy_reset_count_0" BEL
        "ETH_MODULE/udp_1/eth_inst/phy_reset_count_1" BEL
        "ETH_MODULE/udp_1/eth_inst/phy_reset_count_2" BEL
        "ETH_MODULE/udp_1/eth_inst/phy_reset_count_3" BEL
        "ETH_MODULE/udp_1/eth_inst/phy_reset_count_4" BEL
        "ETH_MODULE/udp_1/eth_inst/phy_reset_count_5" BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof_pipe"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_bram"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tuser"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_tran_frame_delay"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_tog_delay"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_sof_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_sof_pipe_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_pipe_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_bram_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tlast"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_bram_u"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_bram_u_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg"
        PIN
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tlast_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/frame_in_fifo"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_eof"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_bf"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_bram_u"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_delay"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_bram_u_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg"
        PIN
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_pull_frame"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_gfbf_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gfbf_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_dv_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_eof_bram_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_rd_valid_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_valid_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/cs_edge_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/axi_avalid_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_awready_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_wready_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_rnw_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_arready_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bvalid_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/local_rdack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/local_wrack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_valid_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_stats_valid_pipe"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_oversize_frame"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_mult_64"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_stats_valid_pipe"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_oversize_frame"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_mult_64"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_valid_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_stats_valid_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_good_frame_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_control_frame_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_oversize"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_stats_valid_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_good_frame_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_fcs_error_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_control_frame_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_length_type_error_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_flow_control_frame_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_bad_pause_opcode_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_oversize"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_1024_max"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_1024_max"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_512_1023"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_512_1023"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_256_511"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_256_511"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_128_255"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_128_255"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_0_64"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_65_127"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_0_63"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_64"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_65_127"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_27"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_29"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_32"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_30"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_33"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I224"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I250"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I237"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I289"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I276"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I263"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I224"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I250"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I237"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I289"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I276"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I263"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I224"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I250"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I237"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I289"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I276"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I263"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I224"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I250"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I237"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I289"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I276"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I263"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC5/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC5/X36_1I35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC5/X36_1I35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC5/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I263"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I276"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I289"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I237"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I250"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I224"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I263"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I276"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I289"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I237"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I250"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I224"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I263"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I276"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I289"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I237"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I250"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I224"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I263"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I276"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I289"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I237"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I250"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I224"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/X36_1I36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VALID"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC100_EN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC1000_EN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_error"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_tx_bin"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_rx_bin"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/wepa"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/UPDATE_PAUSE_AD_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/response_toggle"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ipic_rd_clear"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/increment_control"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/return_error"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/return_high_word"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MIN_SIZE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CAPTURE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/OP_REG_INT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/OP_REG_INT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PS_LT_DISABLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_LT_DISABLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_DEL_EN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_ENABLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_EN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_EN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_27"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_29"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_30"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_32"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_33"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_34"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_37"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_38"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_39"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_40"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_41"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_42"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_43"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_44"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_45"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_46"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_47"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_WRACK"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_error_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicastaddressmatch"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_27"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_29"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_30"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/delay_rx_data_valid"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[2].delay_configurable_match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/promiscuous_mode_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_rdce_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_wrce_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/intr_sync_reg_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_wrack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_27"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_29"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_30"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_32"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_33"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_34"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_37"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_38"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_39"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_40"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_41"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_42"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_43"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_44"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_45"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_46"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_47"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/increment_vector_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_fast"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/done"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/wea"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/enb"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/clear_read_pipe"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/bus2ip_cs_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_error"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_rdack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_toggle"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/clear_read_next"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_wrack"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_reg2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/response_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_27"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_29"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_30"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_32"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_33"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_32"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_30"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_29"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_27"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_27"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_29"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_30"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_32"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_33"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_34"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_37"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_38"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_39"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_40"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_41"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_42"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_43"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_44"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_45"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_46"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_47"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_48"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_32"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_33"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_34"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_35"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_36"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_37"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_38"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_39"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_40"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_41"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_42"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_43"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_44"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_45"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_46"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_47"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_48"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_49"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_50"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_51"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_52"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_53"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_54"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[1].shift_ram_count_i"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[2].shift_ram_count_i"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[3].shift_ram_count_i"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[4].shift_ram_count_i"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[5].shift_ram_count_i"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[6].shift_ram_count_i"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_response/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_response/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC100_EN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC1000_EN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/IFG_FLAG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/EXTENSION_FLAG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SPEED_1_RESYNC_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG3_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG3_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV10_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV100_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG4_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG4_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG5_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG5_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_BROADCASTADDRESSMATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[6].DELAY_RXD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[4].DELAY_RXD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[2].DELAY_RXD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[1].DELAY_RXD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_ERR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_19"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_20"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_21"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_22"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_23"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_24"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_25"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_26"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_27"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_28"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_29"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_30"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_31"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_17"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_18"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRC_MODE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_SPEED_IS_10_100"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_IFG_DEL_EN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG1_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/SPEED_1_RESYNC_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG1_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG2_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG2_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG3_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG3_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV10_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV100_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG4_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG4_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG5_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG5_OUT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/BYTECNTSRL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXSTATSADDRESSMATCH_DEL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_FRAG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_SMALL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst_Narrowed"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst_Narrowed"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst_Narrowed"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst_Narrowed"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst_Narrowed"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst_Narrowed"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst_Narrowed"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst_Narrowed"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/enablealign_reg0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txchardispmode_reg0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txchardispval_reg0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txcharisk_reg0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxbuferr0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxchariscomma0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxcharisk0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxclkcorcnt0_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxclkcorcnt0_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxclkcorcnt0_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdisperr0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxnotintable0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/txbuferr0"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_FALSE_CARRIER_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SOP_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_SOP_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_CGBAD_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_EXTEND_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd1_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd2_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CLEAR_STATUS_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/SYNC_STATUS"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_DATA_ERROR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_NIT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/IDLE_DETECT_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/S"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TRIGGER_T"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXCHARDISPVAL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/K28p5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/INSERT_IDLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRPISK"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CONSISTENCY_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PULSE4096"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/GENERATE_REMOTE_FAULT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDRESS_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_INTERRUPT_ENABLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/C1_OR_C2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_NULL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LINK_STATUS"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/WAIT_FOR_K"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_CARRIER"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_DV"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_INVALID"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RECEIVE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/EVEN"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDIO_IN_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/POWERDOWN_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESET_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESTART_AN_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_INTERRUPT_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ENABLE_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/DUPLEX_MODE_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/DISPARITY"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/R"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_PACKET"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/V"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RECEIVED_IDLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_DONE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_IDLE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/SYNC_STATUS_HELD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_CONFIG_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_REMOTE_FAULT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_COMPLETE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_CLKCOR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/AN_SYNC_STATUS"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/T"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/S"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/I"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/K28p5_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/D0p0_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXCHARISK_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/CGBAD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/R"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SYNC_STATUS_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FROM_RX_CX"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FROM_IDLE_D"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FROM_RX_K"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EOP_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SOP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EOP"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/ILLEGAL_K"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND_ERR"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_ER"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_DATA"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_K"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/K28p5_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/T_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/R_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/I_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/ILLEGAL_K_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/T_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/ILLEGAL_K_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SOP_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/CGBAD_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_CARRIER_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/SIGNAL_DETECT_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDC_RISING_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/LAST_DATA_SHIFT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDC_RISING_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/OPCODE_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/OPCODE_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDC_RISING_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/WE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/RD"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IN_REG3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/LOOPBACK_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/UNIDIRECTIONAL_ENABLE_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/ISOLATE_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IN_REG4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_COMPLETE_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDIO_IN/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDIO_IN/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDC/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDC/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_ER_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TRIGGER_S"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/T"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/XMIT_DATA_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXCHARDISPMODE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/XMIT_CONFIG_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/SYNC_DISPARITY"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXCHARISK"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_CNT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_CNT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_IDLE_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_DATA_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_SET_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CLEAR_STATUS_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_RUDI_INVALID_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_16"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_IDLE_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_MSB_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_SET_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CLEAR_STATUS_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ABILITY_MATCH_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_SATURATED"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_CHANGE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_MATCH_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ABILITY_MATCH"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_12"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_13"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_14"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_15"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/START_LINK_TIMER_REG"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/START_LINK_TIMER_REG2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RESET_INT_PIPE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RESET_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/MGT_TX_RESET_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/MGT_RX_RESET_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SRESET_PIPE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXBUFERR_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SRESET"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXNOTINTABLE_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDISPERR_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCLKCORCNT_INT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCLKCORCNT_INT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCLKCORCNT_INT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXBUFSTATUS_INT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCHARISCOMMA_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCHARISK_INT"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXCHARDISPMODE"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXCHARISK"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXCHARDISPVAL"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd2"
        BEL "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_0" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_1" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_2" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_3" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_4" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_5" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_6" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_7" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_8" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_9" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_10" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_11" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_12" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_13" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_14" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_15" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_op_0" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_op_1" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_arvalid_int" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wvalid_int" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awvalid_int" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_reg_addr_0" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_reg_addr_2" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_reg_addr_3" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_2" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_3" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_4" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_8" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_9" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_10" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_2" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_3" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_4" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_8" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_9" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_10" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_0" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_1" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_3" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_5" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_9" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_12" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_28" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_31" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_2" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_3" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_4" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_8" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_9" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_10" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_9" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_11" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_12" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_14" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_15" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_16" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_18" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_19" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_0" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_1" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_3" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_5" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_9" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_11" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_12" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_14" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_15" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_16" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_18" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_19" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_26" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_28" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_31" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_access_sm_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_access_sm_FSM_FFd2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_access_sm_FSM_FFd1"
        BEL "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_access_sm_FSM_FFd1"
        BEL "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd5"
        BEL "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd1"
        BEL "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd3"
        BEL "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd2"
        BEL "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/start_mdio" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_status_2" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_status_0" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_status_1" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_status_3" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_status_4" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/start_access" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/drive_mdio" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_rready_int" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_bready_int" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/writenread" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_ready" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/Mshreg_count_shift_20"
        BEL "ETH_MODULE/udp_1/eth_inst/axi_lite_controller/count_shift_20" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_reset_gen/reset_sync1" BEL
        "ETH_MODULE/udp_1/eth_inst/axi_lite_reset_gen/reset_sync2" BEL
        "ETH_MODULE/udp_1/eth_inst/gtx_reset_gen/reset_sync1" BEL
        "ETH_MODULE/udp_1/eth_inst/gtx_reset_gen/reset_sync2" BEL
        "ETH_MODULE/udp_1/eth_inst/gtpreset_gen0/reset_sync1" BEL
        "ETH_MODULE/udp_1/eth_inst/gtpreset_gen0/reset_sync2" BEL
        "ETH_MODULE/udp_1/eth_inst/s_axi_resetn" BEL
        "ETH_MODULE/udp_1/eth_inst/phy_resetn" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_valid" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_last" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_valid" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_data_0" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_data_1" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_data_2" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_data_3" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_data_4" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_data_5" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_data_6" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_data_7" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_last" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_count_0" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_count_1" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_count_2" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_count_3" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_count_0" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_count_1" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_count_2" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_count_3" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_0" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_1" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_2" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_3" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_4" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_5" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_6" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_7" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_8" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_9" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_10" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_11" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_12" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_13" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_14" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_15" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_64" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_65" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_66" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_67" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_68" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_69" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_70" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_71" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_72" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_73" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_74" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_75" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_76" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_77" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_78" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_79" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_80" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_81" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_82" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_83" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_84" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_85" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_86" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_87" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_88" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_89" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_90" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_91" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_92" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_93" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_94" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_95" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_96" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_97" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_98" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_99" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_100" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_101" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_102" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_103" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_104" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_105" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_106" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_107" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_108" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_109" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_110" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_eth_header_111" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_data_0" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_data_1" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_data_2" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_data_3" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_data_4" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_data_5" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_data_6" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_data_7" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_state_FSM_FFd2" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_state_FSM_FFd1" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_state_FSM_FFd2" BEL
        "ETH_MODULE/udp_1/eth_head_inst/rx_state_FSM_FFd1" BEL
        "ETH_MODULE/udp_1/eth_head_inst/tx_temac_rd_en" BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1"
        BEL
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0"
        PIN
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_0" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_2" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_3" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_4" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_5" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_6" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_7" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_8" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_9" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_10" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_11" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_12" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_13" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_14" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_15" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_16" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_17" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_18" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_19" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_20" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_21" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_22" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_23" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_24" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_25" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_26" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_27" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_28" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_29" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_30" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_31" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_32" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_33" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_34" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_35" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_36" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_37" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_38" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_39" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_40" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_41" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_42" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_43" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_44" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_45" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_46" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_47" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_48" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_49" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_50" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_51" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_52" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_53" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_54" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_55" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_56" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_57" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_58" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_59" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_60" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_61" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_62" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_63" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_64" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_65" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_66" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_67" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_68" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_69" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_70" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_71" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_72" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_73" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_74" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_75" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_76" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_77" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_78" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_79" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_80" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_81" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_82" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_83" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_84" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_85" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_86" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_87" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_88" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_89" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_90" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_91" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_92" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_93" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_94" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_95" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_96" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_97" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_98" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_99" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_100" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_101" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_102" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_103" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_104" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_105" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_106" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_107" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_108" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_109" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_110" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_111" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_112" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_113" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_114" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_115" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_116" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_117" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_118" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_119" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_120" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_121" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_122" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_123" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_124" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_125" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_126" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_127" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_128" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_129" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_130" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_131" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_132" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_133" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_134" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_135" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_136" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_137" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_138" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_139" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_140" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_141" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_142" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_143" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_144" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_145" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_146" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_147" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_148" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_149" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_150" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_151" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_152" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_153" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_154" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_155" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_156" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_157" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_158" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/ip_header_159" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_0" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_2" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_3" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_4" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_5" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_6" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_7" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_8" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_9" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_10" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_11" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_12" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_13" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_14" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_15" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_16" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_17" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_18" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_19" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_20" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_21" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_22" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_23" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_24" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_25" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_26" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_27" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_28" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_29" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_30" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_31" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_32" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_33" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_34" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_35" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_36" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_37" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_38" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_39" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_40" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_41" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_42" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_43" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_44" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_45" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_46" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_47" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_48" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_49" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_50" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_51" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_52" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_53" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_54" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_55" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_56" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_57" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_58" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_59" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_60" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_61" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_62" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_header_63" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_0" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_2" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_3" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_4" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_0" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_2" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_3" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_4" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_5" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_6" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_7" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_8" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_9" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_10" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_11" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_12" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_13" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_14" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp2_15" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_0" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_2" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_3" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_4" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_5" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_6" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_7" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_8" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_9" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_10" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_11" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_12" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_13" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_14" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_temp_15" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_0" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_2" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_3" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_4" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_5" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_6" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_7" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_8" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_9" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_10" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_11" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_12" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_13" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_14" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/chksm_data_15" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_0" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_2" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_3" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_4" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_5" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_6" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_7" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_8" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_9" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_10" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_11" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_12" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_13" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_14" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_15" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_16" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_17" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_18" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_19" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_20" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_21" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_22" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_23" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_24" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_25" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_26" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_27" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_28" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_29" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_30" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_31" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_32" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_33" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_34" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_35" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_36" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_37" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_38" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_39" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_40" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_41" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_42" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_43" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_44" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_45" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_46" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_47" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_48" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_49" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_50" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_51" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_52" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_53" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_54" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_55" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_56" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_57" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_58" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_59" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_60" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_61" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_62" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_63" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_64" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_65" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_66" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_67" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_68" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_69" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_70" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_71" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_72" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_73" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_74" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_75" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_76" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_77" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_78" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_79" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_96" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_97" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_98" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_99" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_100" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_101" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_102" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_103" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_112" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_113" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_144" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_145" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_146" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_147" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_148" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_149" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_150" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_151" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_152" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_153" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_154" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_155" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_156" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_157" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_158" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_159" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_160" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_161" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_162" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_163" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_164" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_165" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_166" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_167" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_168" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_169" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_170" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_171" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_172" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_173" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_174" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_175" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_udp_valid" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_data_wr_en_0" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/state_FSM_FFd2" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_0" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_2" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_3" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_4" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_5" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_6" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_7" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_8" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_9" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_10" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_11" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_12" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_13" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_14" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/data_count_15" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/state_FSM_FFd3" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/state_FSM_FFd1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_count_0" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_count_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_count_2" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_count_3" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_count_4" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_count_5" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_count_6" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_count_7" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_count_8" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_count_9" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_3_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_2_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_1_1" BEL
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_0_1" PIN
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "ETH_MODULE/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL "cmd_interpreter/rx_udp_data_i_0_0" BEL
        "cmd_interpreter/rx_udp_data_i_0_1" BEL
        "cmd_interpreter/rx_udp_data_i_0_2" BEL
        "cmd_interpreter/rx_udp_data_i_0_3" BEL
        "cmd_interpreter/rx_udp_data_i_0_4" BEL
        "cmd_interpreter/rx_udp_data_i_0_5" BEL
        "cmd_interpreter/rx_udp_data_i_0_6" BEL
        "cmd_interpreter/rx_udp_data_i_0_7" BEL
        "cmd_interpreter/rx_udp_valid_i_0" BEL
        "cmd_interpreter/rx_udp_valid_i_1" BEL
        "cmd_interpreter/rx_udp_valid_i_2" BEL
        "cmd_interpreter/rx_udp_valid_i_3" BEL
        "cmd_interpreter/rx_udp_valid_i_4" BEL
        "cmd_interpreter/rx_udp_valid_i_5" BEL
        "cmd_interpreter/rx_udp_valid_i_6" BEL
        "cmd_interpreter/cmd_fifo_reset" BEL
        "cmd_interpreter/rx_udp_data_i_1_0" BEL
        "cmd_interpreter/rx_udp_data_i_1_1" BEL
        "cmd_interpreter/rx_udp_data_i_1_2" BEL
        "cmd_interpreter/rx_udp_data_i_1_3" BEL
        "cmd_interpreter/rx_udp_data_i_1_4" BEL
        "cmd_interpreter/rx_udp_data_i_1_5" BEL
        "cmd_interpreter/rx_udp_data_i_1_6" BEL
        "cmd_interpreter/rx_udp_data_i_1_7" BEL
        "cmd_interpreter/rx_udp_data_i_2_0" BEL
        "cmd_interpreter/rx_udp_data_i_2_1" BEL
        "cmd_interpreter/rx_udp_data_i_2_2" BEL
        "cmd_interpreter/rx_udp_data_i_2_3" BEL
        "cmd_interpreter/rx_udp_data_i_2_4" BEL
        "cmd_interpreter/rx_udp_data_i_2_5" BEL
        "cmd_interpreter/rx_udp_data_i_2_6" BEL
        "cmd_interpreter/rx_udp_data_i_2_7" BEL "cmd_interpreter/fifo_sel_0"
        BEL "cmd_interpreter/fifo_sel_1" BEL "cmd_interpreter/fifo_sel_2" BEL
        "cmd_interpreter/reg_fifo_din_0" BEL "cmd_interpreter/reg_fifo_din_1"
        BEL "cmd_interpreter/reg_fifo_din_2" BEL
        "cmd_interpreter/reg_fifo_din_3" BEL "cmd_interpreter/reg_fifo_din_4"
        BEL "cmd_interpreter/reg_fifo_din_5" BEL
        "cmd_interpreter/reg_fifo_din_6" BEL "cmd_interpreter/reg_fifo_din_7"
        BEL "cmd_interpreter/reg_fifo_din_8" BEL
        "cmd_interpreter/reg_fifo_din_9" BEL "cmd_interpreter/reg_fifo_din_10"
        BEL "cmd_interpreter/reg_fifo_din_11" BEL
        "cmd_interpreter/reg_fifo_din_12" BEL
        "cmd_interpreter/reg_fifo_din_13" BEL
        "cmd_interpreter/reg_fifo_din_14" BEL
        "cmd_interpreter/reg_fifo_din_15" BEL
        "cmd_interpreter/reg_fifo_din_16" BEL
        "cmd_interpreter/reg_fifo_din_17" BEL
        "cmd_interpreter/reg_fifo_din_18" BEL
        "cmd_interpreter/reg_fifo_din_19" BEL
        "cmd_interpreter/reg_fifo_din_20" BEL
        "cmd_interpreter/reg_fifo_din_21" BEL
        "cmd_interpreter/reg_fifo_din_22" BEL
        "cmd_interpreter/reg_fifo_din_23" BEL
        "cmd_interpreter/reg_fifo_din_24" BEL
        "cmd_interpreter/reg_fifo_din_25" BEL
        "cmd_interpreter/reg_fifo_din_26" BEL
        "cmd_interpreter/reg_fifo_din_28" BEL
        "cmd_interpreter/reg_fifo_din_29" BEL
        "cmd_interpreter/reg_fifo_din_30" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd21" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd20" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd17" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd19" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd18" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd16" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd15" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd14" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd7" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd6" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd5" BEL "cmd_interpreter/ready_wait_0"
        BEL "cmd_interpreter/ready_wait_1" BEL "cmd_interpreter/ready_wait_2"
        BEL "cmd_interpreter/ready_wait_3" BEL "cmd_interpreter/ready_wait_4"
        BEL "cmd_interpreter/ready_wait_5" BEL "cmd_interpreter/ready_wait_6"
        BEL "cmd_interpreter/ready_wait_7" BEL "cmd_interpreter/ready_wait_8"
        BEL "cmd_interpreter/ready_wait_9" BEL "cmd_interpreter/ready_wait_10"
        BEL "cmd_interpreter/ready_wait_11" BEL
        "cmd_interpreter/ready_wait_12" BEL "cmd_interpreter/ready_wait_13"
        BEL "cmd_interpreter/ready_wait_14" BEL
        "cmd_interpreter/ready_wait_15" BEL "cmd_interpreter/ready_wait_16"
        BEL "cmd_interpreter/ready_wait_17" BEL
        "cmd_interpreter/ready_wait_18" BEL "cmd_interpreter/ready_wait_19"
        BEL "cmd_interpreter/ready_wait_20" BEL
        "cmd_interpreter/ready_wait_21" BEL "cmd_interpreter/ready_wait_22"
        BEL "cmd_interpreter/ready_wait_23" BEL
        "cmd_interpreter/ready_wait_24" BEL "cmd_interpreter/ready_wait_25"
        BEL "cmd_interpreter/ready_wait_26" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd13" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd4" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd12" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd3" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd11" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd2" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd10" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd1" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd9" BEL
        "cmd_interpreter/PCtxSt_FSM_FFd8" BEL "cmd_interpreter/reg_update" BEL
        "cmd_interpreter/reg_fifo_rst" BEL "cmd_interpreter/fifo_rd_en" BEL
        "cmd_interpreter/reg_fifo_wr_en" BEL
        "cmd_interpreter/Mshreg_rx_udp_data_i_6_0" BEL
        "cmd_interpreter/rx_udp_data_i_6_0" BEL
        "cmd_interpreter/Mshreg_rx_udp_data_i_6_1" BEL
        "cmd_interpreter/rx_udp_data_i_6_1" BEL
        "cmd_interpreter/Mshreg_rx_udp_data_i_6_2" BEL
        "cmd_interpreter/rx_udp_data_i_6_2" BEL
        "cmd_interpreter/Mshreg_rx_udp_data_i_6_3" BEL
        "cmd_interpreter/rx_udp_data_i_6_3" BEL
        "cmd_interpreter/Mshreg_rx_udp_data_i_6_4" BEL
        "cmd_interpreter/rx_udp_data_i_6_4" BEL
        "cmd_interpreter/Mshreg_rx_udp_data_i_6_5" BEL
        "cmd_interpreter/rx_udp_data_i_6_5" BEL
        "cmd_interpreter/Mshreg_rx_udp_data_i_6_6" BEL
        "cmd_interpreter/rx_udp_data_i_6_6" BEL
        "cmd_interpreter/Mshreg_rx_udp_data_i_6_7" BEL
        "cmd_interpreter/rx_udp_data_i_6_7" BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        PIN
        "cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        PIN
        "cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        PIN
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>";
TIMEGRP tx_fifo_wr_to_rd = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo";
TIMEGRP tx_fifo_rd_to_wr = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog";
TIMEGRP tx_addr_rd = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11";
TIMEGRP tx_addr_wr = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11";
TIMEGRP rx_fifo_rd_to_wr = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_0"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_1"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_2"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_3"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11"
        BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload";
TIMEGRP rx_fifo_wr_to_rd = BEL
        "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog";
PIN
        comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN comm_process/U_SerialInterfaceOut/gclk_to_output_pins<1> = BEL
        "comm_process/U_SerialInterfaceOut/gclk_to_output" PINNAME CK0;
PIN comm_process/U_SerialInterfaceOut/gclk_to_output_pins<2> = BEL
        "comm_process/U_SerialInterfaceOut/gclk_to_output" PINNAME CK1;
PIN comm_process/U_SerialInterfaceIn/IDDR2_inst_pins<1> = BEL
        "comm_process/U_SerialInterfaceIn/IDDR2_inst" PINNAME CLK0;
PIN comm_process/U_SerialInterfaceIn/IDDR2_inst_pins<2> = BEL
        "comm_process/U_SerialInterfaceIn/IDDR2_inst" PINNAME CLK1;
PIN
        comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
TIMEGRP comm_process_U_ClockGenByteLink_clkfx = BEL
        "comm_process/U_ClockGenByteLink/clkout1_buf" BEL
        "comm_process/U_SstX5Reset/G_RisingEdgeClock.cdc_reg1" BEL
        "comm_process/U_SstX5Reset/G_RisingEdgeClock.cdc_reg2" BEL
        "comm_process/U_SerialInterfaceOut/r_dataWord_0" BEL
        "comm_process/U_SerialInterfaceOut/r_dataWord_1" BEL
        "comm_process/U_SerialInterfaceOut/r_dataWord_2" BEL
        "comm_process/U_SerialInterfaceOut/r_dataWord_3" BEL
        "comm_process/U_SerialInterfaceOut/r_dataWord_4" BEL
        "comm_process/U_SerialInterfaceOut/r_dataWord_5" BEL
        "comm_process/U_SerialInterfaceOut/r_dataWord_6" BEL
        "comm_process/U_SerialInterfaceOut/r_dataWord_7" BEL
        "comm_process/U_SerialInterfaceOut/r_dataWord_8" BEL
        "comm_process/U_SerialInterfaceOut/r_dataWord_9" BEL
        "comm_process/U_SerialInterfaceOut/r_bitCount_1" BEL
        "comm_process/U_SerialInterfaceOut/r_bitCount_2" BEL
        "comm_process/U_SerialInterfaceOut/r_bitCount_3" BEL
        "comm_process/U_SerialInterfaceOut/r_serialDataOutRising" BEL
        "comm_process/U_SerialInterfaceOut/r_serialDataOutFalling" BEL
        "comm_process/U_SerialInterfaceOut/r_state" BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        PIN
        "comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN "comm_process/U_SerialInterfaceOut/gclk_to_output_pins<1>" PIN
        "comm_process/U_SerialInterfaceOut/gclk_to_output_pins<2>" PIN
        "comm_process/U_SerialInterfaceOut/gclk_to_output_pins<1>" PIN
        "comm_process/U_SerialInterfaceOut/gclk_to_output_pins<2>" BEL
        "comm_process/U_SerialInterfaceIn/fallingWord_0" BEL
        "comm_process/U_SerialInterfaceIn/fallingWord_1" BEL
        "comm_process/U_SerialInterfaceIn/fallingWord_2" BEL
        "comm_process/U_SerialInterfaceIn/fallingWord_3" BEL
        "comm_process/U_SerialInterfaceIn/fallingWord_4" BEL
        "comm_process/U_SerialInterfaceIn/risingWord_0" BEL
        "comm_process/U_SerialInterfaceIn/risingWord_1" BEL
        "comm_process/U_SerialInterfaceIn/risingWord_2" BEL
        "comm_process/U_SerialInterfaceIn/risingWord_3" BEL
        "comm_process/U_SerialInterfaceIn/risingWord_4" BEL
        "comm_process/U_SerialInterfaceIn/dataWord_0" BEL
        "comm_process/U_SerialInterfaceIn/dataWord_1" BEL
        "comm_process/U_SerialInterfaceIn/dataWord_2" BEL
        "comm_process/U_SerialInterfaceIn/dataWord_3" BEL
        "comm_process/U_SerialInterfaceIn/dataWord_4" BEL
        "comm_process/U_SerialInterfaceIn/dataWord_5" BEL
        "comm_process/U_SerialInterfaceIn/dataWord_6" BEL
        "comm_process/U_SerialInterfaceIn/dataWord_7" BEL
        "comm_process/U_SerialInterfaceIn/dataWord_8" BEL
        "comm_process/U_SerialInterfaceIn/dataWord_9" BEL
        "comm_process/U_SerialInterfaceIn/r_bitCount_1" BEL
        "comm_process/U_SerialInterfaceIn/r_bitCount_2" BEL
        "comm_process/U_SerialInterfaceIn/r_bitCount_3" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWrite" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWord_0" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWord_1" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWord_2" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWord_3" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWord_4" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWord_5" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWord_6" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWord_7" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWord_8" BEL
        "comm_process/U_SerialInterfaceIn/r_dataWord_9" BEL
        "comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1" BEL
        "comm_process/U_SerialInterfaceIn/r_slipCount_0" BEL
        "comm_process/U_SerialInterfaceIn/r_slipCount_1" BEL
        "comm_process/U_SerialInterfaceIn/r_slipCount_2" BEL
        "comm_process/U_SerialInterfaceIn/r_slipCount_3" BEL
        "comm_process/U_SerialInterfaceIn/r_slipCount_4" BEL
        "comm_process/U_SerialInterfaceIn/r_slipCount_5" BEL
        "comm_process/U_SerialInterfaceIn/r_slipCount_6" BEL
        "comm_process/U_SerialInterfaceIn/r_slipCount_7" BEL
        "comm_process/U_SerialInterfaceIn/r_state_FSM_FFd2" PIN
        "comm_process/U_SerialInterfaceIn/IDDR2_inst_pins<1>" PIN
        "comm_process/U_SerialInterfaceIn/IDDR2_inst_pins<2>" PIN
        "comm_process/U_SerialInterfaceIn/IDDR2_inst_pins<1>" PIN
        "comm_process/U_SerialInterfaceIn/IDDR2_inst_pins<2>" BEL
        "comm_process/U_SerialInterfaceIn/r_flip" BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        PIN
        "comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>";
TIMEGRP CLK_DC_P = BEL "CLK_DC_P";
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKAWRCLK;
TIMEGRP J_CLK = BEL "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR"
        BEL "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_TDO" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_TDI_reg" BEL "U_icon_pro/U0/U_ICON/U_TDO_reg"
        BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD";
TIMEGRP U_CLK = BEL "U_icon_pro/U0/U_ICON/U_iDATA_CMD";
TIMEGRP D2_CLK = BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC";
TIMEGRP ffs_except_axi = FFS(*);
TIMEGRP "FFS" = FFS(*);
PATH TS_D2_TO_T2_ila_pro_0_path = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS";
PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
PATH TS_J2_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;
PATH TS_J3_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;
PATH TS_J4_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
PATH TS_J_TO_D_path = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK";
PATH "TS_J_TO_D_path" TIG;
PATH TS_D_TO_J_path = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK";
PATH "TS_D_TO_J_path" TIG;
TS_MASTER_CLK_P = PERIOD TIMEGRP "MASTER_CLK_P" 8 ns HIGH 50%;
TS_DATA_CLK = PERIOD TIMEGRP "CLK_DC_P" 40 ns HIGH 50%;
TS_ETH_USR_CLK = PERIOD TIMEGRP "ETH_USR_CLK" 8 ns HIGH 50%;
TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"
        10 ns;
TS_CLK_FANOUT_1TO2_clkfx = PERIOD TIMEGRP "CLK_FANOUT_1TO2_clkfx"
        TS_MASTER_CLK_P / 0.2 HIGH 50%;
TS_CLK_FANOUT_1TO2_clk0 = PERIOD TIMEGRP "CLK_FANOUT_1TO2_clk0"
        TS_MASTER_CLK_P HIGH 50%;
TS_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP
        "comm_process_U_ClockGenByteLink_clkfx" TS_CLK_FANOUT_1TO2_clkfx / 5
        HIGH 50%;
PIN MGTTXDIS_OBUF_pins<1> = BEL "MGTTXDIS_OBUF" PINNAME OUT;
PIN MGTMOD2_OBUF_pins<1> = BEL "MGTMOD2_OBUF" PINNAME OUT;
PIN MGTMOD1_OBUF_pins<1> = BEL "MGTMOD1_OBUF" PINNAME OUT;
PIN MGTTXFAULT_pins<0> = BEL "MGTTXFAULT" PINNAME PAD;
PIN MGTTXFAULT_IBUF_pins<0> = BEL "MGTTXFAULT_IBUF" PINNAME OUT;
PIN MGTMOD0_pins<0> = BEL "MGTMOD0" PINNAME PAD;
PIN MGTMOD0_IBUF_pins<0> = BEL "MGTMOD0_IBUF" PINNAME OUT;
PIN MGTLOS_pins<0> = BEL "MGTLOS" PINNAME PAD;
PIN MGTLOS_IBUF_pins<0> = BEL "MGTLOS_IBUF" PINNAME OUT;
PIN
        U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>
        = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS"
        PINNAME SHIFT;
PIN "MGTTXDIS_OBUF_pins<1>" TIG;
PIN "MGTMOD2_OBUF_pins<1>" TIG;
PIN "MGTMOD1_OBUF_pins<1>" TIG;
PIN "MGTTXFAULT_pins<0>" TIG;
PIN "MGTTXFAULT_IBUF_pins<0>" TIG;
PIN "MGTMOD0_pins<0>" TIG;
PIN "MGTMOD0_IBUF_pins<0>" TIG;
PIN "MGTLOS_pins<0>" TIG;
PIN "MGTLOS_IBUF_pins<0>" TIG;
PIN
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>"
        TIG;
SCHEMATIC END;

