
---------- Begin Simulation Statistics ----------
simSeconds                                   0.076511                       # Number of seconds simulated (Second)
simTicks                                  76510637750                       # Number of ticks simulated (Tick)
finalTick                                 76510637750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2166.77                       # Real time elapsed on the host (Second)
hostTickRate                                 35310900                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    7793584                       # Number of bytes of host memory used (Byte)
simInsts                                    102572733                       # Number of instructions simulated (Count)
simOps                                      184756589                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    47339                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      85268                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       306042552                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      117208908                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1249                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     117246871                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2134                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            48358502                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           746926                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                453                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          305646187                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.383603                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.343950                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                272608055     89.19%     89.19% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  8610523      2.82%     92.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  6424864      2.10%     94.11% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2945072      0.96%     95.07% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  4247057      1.39%     96.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  3247730      1.06%     97.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2363426      0.77%     98.30% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  2051710      0.67%     98.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  3147750      1.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            305646187                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  70514      0.90%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    7      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   109      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    87      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   49      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  15      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           745825      9.53%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     10.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                751546      9.61%     20.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite              1750915     22.38%     42.42% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          3879462     49.59%     92.01% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          625331      7.99%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      5515142      4.70%      4.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     47208848     40.26%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          282      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         3066      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      4255823      3.63%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          502      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2681      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        32474      0.03%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           68      0.00%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6177      0.01%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4077      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1512      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      8259128      7.04%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           30      0.00%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3017887      2.57%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           18      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      2006571      1.71%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2920325      2.49%     62.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      6308469      5.38%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     22449620     19.15%     86.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     15254171     13.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     117246871                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.383106                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            7823862                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.066730                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               424053771                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               85826690                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       52400383                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                123912154                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                79742304                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        59135408                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   54946693                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    64608898                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        117220460                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     25363855                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    26411                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          46925470                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       6623290                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    21561615                       # Number of stores executed (Count)
system.cpu0.numRate                          0.383020                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1737                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         396365                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   37758476                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     68851649                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              8.105268                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         8.105268                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.123377                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.123377                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  90682166                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 33144977                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   60200851                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  40873720                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   39060761                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  29015063                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 60191609                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      25218064                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     21568321                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       254153                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       253299                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                7424933                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          7373671                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8900                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             4306838                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                4303096                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999131                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19359                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 9                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9421                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5630                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3791                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          816                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       42756565                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            796                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8625                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    299947740                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.229545                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.181507                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      283940423     94.66%     94.66% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        4462200      1.49%     96.15% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1636542      0.55%     96.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1770614      0.59%     97.29% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        2053746      0.68%     97.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         250904      0.08%     98.06% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          41371      0.01%     98.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         248727      0.08%     98.15% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5543213      1.85%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    299947740                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            37758476                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              68851649                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   18171091                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     12624962                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        372                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   5333744                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  38568672                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   47292059                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8047                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         6736      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     33130159     48.12%     48.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          256      0.00%     48.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2811      0.00%     48.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      4252921      6.18%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2098      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12668      0.02%     54.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     54.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4504      0.01%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3427      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          727      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      8254562     11.99%     66.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     66.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006856      4.37%     70.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     70.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      2002312      2.91%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       356713      0.52%     74.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       791793      1.15%     75.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     12268249     17.82%     93.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      4754336      6.91%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     68851649                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5543213                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     20048152                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         20048152                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     22663209                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        22663209                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      7429419                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        7429419                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      7564186                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       7564186                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 391139467736                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 391139467736                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 391139467736                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 391139467736                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     27477571                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     27477571                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     30227395                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     30227395                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.270381                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.270381                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.250243                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.250243                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 52647.383024                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 52647.383024                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 51709.393150                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 51709.393150                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     35886083                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         2333                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       387452                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           20                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     92.620719                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   116.650000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       627269                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           627269                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      5798513                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      5798513                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      5798513                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      5798513                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1630906                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1630906                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1755901                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1755901                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 154552648489                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 154552648489                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 165210539989                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 165210539989                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.059354                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.059354                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.058090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.058090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 94764.902753                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 94764.902753                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 94088.755567                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 94088.755567                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1754710                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          143                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          143                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       480750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       480750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          186                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          186                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.231183                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.231183                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 11180.232558                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 11180.232558                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1370500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1370500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.231183                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.231183                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 31872.093023                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 31872.093023                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          186                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          186                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          186                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          186                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     15597515                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       15597515                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      6834076                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      6834076                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 340853632500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 340853632500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     22431591                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     22431591                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.304663                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.304663                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 49875.598764                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 49875.598764                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      5798500                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      5798500                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1035576                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1035576                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data 104564966250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 104564966250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.046166                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.046166                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 100972.759363                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 100972.759363                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data      2615057                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total      2615057                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data       134767                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total       134767                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data      2749824                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total      2749824                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.049009                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.049009                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data  10657891500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total  10657891500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 85266.542662                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 85266.542662                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      4450637                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       4450637                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       595343                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       595343                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  50285835236                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  50285835236                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      5045980                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      5045980                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117984                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117984                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 84465.317029                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 84465.317029                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           13                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           13                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       595330                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       595330                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  49987682239                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  49987682239                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117981                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117981                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 83966.341758                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 83966.341758                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.204773                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            24419487                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1755863                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             13.907399                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             168250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.204773                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999223                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999223                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          130                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          893                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          62211397                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         62211397                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3814654                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            285206199                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 12330757                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              3783068                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                511509                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             3799871                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1353                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             122567846                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6517                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           8731270                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      67419045                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    7424933                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           4328085                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    296393406                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                1025686                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         7463                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  8491702                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3349                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         305646187                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.465940                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.771907                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               283794367     92.85%     92.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  516663      0.17%     93.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1401013      0.46%     93.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1438154      0.47%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  963919      0.32%     94.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  651867      0.21%     94.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 2758753      0.90%     95.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1859448      0.61%     95.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                12262003      4.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           305646187                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.024261                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.220293                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      8488246                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          8488246                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      8488246                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         8488246                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3456                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3456                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3456                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3456                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    228949249                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    228949249                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    228949249                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    228949249                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      8491702                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      8491702                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      8491702                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      8491702                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000407                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000407                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000407                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000407                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 66246.889178                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 66246.889178                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 66246.889178                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 66246.889178                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1002                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     47.714286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2199                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2199                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          736                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          736                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          736                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          736                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2720                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2720                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2720                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2720                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    179280750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    179280750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    179280750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    179280750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000320                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000320                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000320                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000320                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 65912.040441                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 65912.040441                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 65912.040441                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 65912.040441                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2199                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      8488246                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        8488246                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3456                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3456                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    228949249                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    228949249                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      8491702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      8491702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000407                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000407                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 66246.889178                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 66246.889178                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          736                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          736                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2720                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2720                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    179280750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    179280750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000320                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000320                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 65912.040441                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 65912.040441                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.430880                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             8490965                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2719                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           3122.826407                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              85250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.430880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.994982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.994982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          110                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           69                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          333                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          16986123                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         16986123                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   511509                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  40615716                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                20926411                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             117210157                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1071                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                25218064                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               21568321                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  552                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     9674                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                20890326                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           350                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2721                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7386                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10107                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               117049775                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              111535791                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 65639800                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 95200549                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.364445                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.689490                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      19581                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               12593102                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  77                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                350                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              16022192                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  45                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                138714                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          12374970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           113.610633                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          173.576843                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               5771146     46.64%     46.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19             1242343     10.04%     56.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              132196      1.07%     57.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              350397      2.83%     60.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               70644      0.57%     61.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              192260      1.55%     62.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               85404      0.69%     63.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              136522      1.10%     64.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               72344      0.58%     65.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99              101117      0.82%     65.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             73547      0.59%     66.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             96858      0.78%     67.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             87447      0.71%     67.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139            113767      0.92%     68.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            123438      1.00%     69.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159            195029      1.58%     71.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169            256450      2.07%     73.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179            139887      1.13%     74.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            185370      1.50%     76.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             81243      0.66%     76.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             52184      0.42%     77.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             50629      0.41%     77.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             47777      0.39%     78.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             51935      0.42%     78.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             42527      0.34%     78.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             47385      0.38%     79.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             37058      0.30%     79.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            165703      1.34%     80.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             33915      0.27%     81.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            280142      2.26%     83.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         2058306     16.63%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1910                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            12374970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               25202088                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               21561643                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    19107                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     9595                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                8492882                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1444                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                511509                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 5563860                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               84682476                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6922                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 13732699                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            201148721                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             117530115                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents             10077244                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               4849405                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               9501119                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             187666545                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          144329499                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  354508666                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                90960682                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 60378682                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             93281382                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                51048108                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 27910273                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       399478954                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      228915113                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                37758476                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  68851649                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2419                       # Number of system calls (Count)
system.cpu1.numCycles                       240474320                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       86269921                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     322                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      86304743                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   198                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            47764263                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            30473                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                165                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          240465181                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.358907                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.322017                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                216714027     90.12%     90.12% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  6196950      2.58%     92.70% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  4674296      1.94%     94.64% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1942684      0.81%     95.45% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  2464728      1.02%     96.48% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  2284693      0.95%     97.43% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2048757      0.85%     98.28% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1756138      0.73%     99.01% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  2382908      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            240465181                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  60134      0.84%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    1      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     1      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd           114914      1.60%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                750053     10.45%     12.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite              1749880     24.39%     37.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          3875893     54.01%     91.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          625032      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      5500201      6.37%      6.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     34297290     39.74%     46.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           26      0.00%     46.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          313      0.00%     46.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1250087      1.45%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           42      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          125      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          103      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           36      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           24      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     47.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      2250014      2.61%     50.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      2000001      2.32%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      3216586      3.73%     56.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      6250526      7.24%     63.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     16289919     18.87%     82.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     15249418     17.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      86304743                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.358894                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            7175909                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.083146                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               333497369                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               72532813                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       39763863                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 86753405                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                61501702                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        40999215                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   42266921                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    45713530                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         86303916                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     19506370                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      827                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          41006197                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       3405285                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    21499827                       # Number of stores executed (Count)
system.cpu1.numRate                          0.358890                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             61                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           9139                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1168848                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   21529211                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     38505974                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             11.169676                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        11.169676                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.089528                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.089528                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  70216364                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 23489211                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   36000263                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  25749863                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   17026233                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  21390119                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 47817733                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      19466975                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     21501087                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       250638                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       250763                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                4157348                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          4156271                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              335                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             3690727                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                3690531                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999947                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    307                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            275                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                41                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             234                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           41                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts       42262041                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              280                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    234838299                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.163968                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.905294                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      223387405     95.12%     95.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        4141448      1.76%     96.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        1250159      0.53%     97.42% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1107705      0.47%     97.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        2045520      0.87%     98.76% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         702891      0.30%     99.06% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          37267      0.02%     99.08% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         706276      0.30%     99.38% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1459628      0.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    234838299                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            21529211                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              38505974                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   12466349                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      6965685                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2154494                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  20500444                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   28541325                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  128                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          120      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     20538977     53.34%     53.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           26      0.00%     53.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          296      0.00%     53.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1250029      3.25%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     56.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      2250000      5.84%     62.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      2000000      5.19%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       715537      1.86%     69.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       750576      1.95%     71.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      6250148     16.23%     87.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      4750088     12.34%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     38505974                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1459628                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     16703581                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         16703581                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     19320492                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        19320492                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      5013243                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        5013243                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      5146182                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       5146182                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 169964621243                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 169964621243                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 169964621243                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 169964621243                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     21716824                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     21716824                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     24466674                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     24466674                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.230846                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.230846                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.210334                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.210334                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 33903.128423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 33903.128423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 33027.324188                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 33027.324188                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     22387013                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          222                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       269566                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     83.048356                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          222                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       624951                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           624951                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      3762702                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      3762702                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      3762702                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      3762702                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1250541                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1250541                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1375536                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1375536                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data 112017937493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 112017937493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data 122672950993                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 122672950993                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.057584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.057584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.056221                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.056221                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 89575.581683                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 89575.581683                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 89181.926895                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 89181.926895                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1374369                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1826000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1826000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 43476.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 43476.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      3739250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3739250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 89029.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 89029.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     12296795                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       12296795                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      4419394                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      4419394                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 119783335250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 119783335250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     16716189                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     16716189                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.264378                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.264378                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 27104.018164                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 27104.018164                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      3762702                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      3762702                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       656692                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       656692                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  62133576000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  62133576000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.039285                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.039285                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 94616.008723                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 94616.008723                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data      2616911                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total      2616911                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data       132939                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total       132939                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.048344                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.048344                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data  10655013500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total  10655013500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 85243.517741                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 85243.517741                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      4406786                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       4406786                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       593849                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       593849                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  50181285993                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  50181285993                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      5000635                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      5000635                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 84501.760537                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 84501.760537                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       593849                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       593849                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  49884361493                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  49884361493                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 84001.760537                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 84001.760537                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1019.222541                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            20696122                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1375543                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             15.045783                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          292222750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1019.222541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.995335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.995335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          50309071                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         50309071                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 2475792                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            225325470                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  9552096                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              2611524                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                500299                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             3190424                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              91524136                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  320                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           6492888                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      50790646                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    4157348                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           3690879                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    233471908                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                1000712                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           26                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  6363691                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  128                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         240465181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.462758                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.753845                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               223234873     92.83%     92.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  231810      0.10%     92.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 1257685      0.52%     93.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  793324      0.33%     93.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 1284509      0.53%     94.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  494489      0.21%     94.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2591352      1.08%     95.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 1625556      0.68%     96.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 8951583      3.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           240465181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.017288                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.211210                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      6363519                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          6363519                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      6363519                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         6363519                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          172                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            172                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          172                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           172                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      5728250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      5728250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      5728250                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      5728250                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      6363691                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      6363691                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      6363691                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      6363691                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 33303.779070                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 33303.779070                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 33303.779070                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 33303.779070                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           27                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          145                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          145                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          145                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          145                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      4351750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      4351750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      4351750                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      4351750                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 30012.068966                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 30012.068966                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 30012.068966                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 30012.068966                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      6363519                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        6363519                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          172                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          172                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      5728250                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      5728250                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      6363691                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      6363691                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 33303.779070                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 33303.779070                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          145                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          145                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      4351750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      4351750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 30012.068966                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 30012.068966                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          128.059733                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             6363664                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               145                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          43887.337931                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          292218750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   128.059733                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.250117                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.250117                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          135                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          135                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.263672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          12727527                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         12727527                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   500299                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   5264744                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                20498861                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              86270243                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  25                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                19466975                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               21501087                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  105                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     3188                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                20596734                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             9                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           161                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          219                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 380                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                86263085                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               80763078                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 42653454                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 53515259                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.335849                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.797033                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        188                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads               12501290                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  9                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              16000423                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 36149                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           6715693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            74.037810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          132.280049                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2621771     39.04%     39.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19             1409650     20.99%     60.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              196132      2.92%     62.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              482488      7.18%     70.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               69311      1.03%     71.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              192145      2.86%     74.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               70689      1.05%     75.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               91735      1.37%     76.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               28991      0.43%     76.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               40851      0.61%     77.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             34045      0.51%     77.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             41756      0.62%     78.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             24534      0.37%     78.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             30453      0.45%     79.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             40288      0.60%     80.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             67413      1.00%     81.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169            185499      2.76%     83.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179            155315      2.31%     86.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             72230      1.08%     87.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             56275      0.84%     88.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             23001      0.34%     88.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             21206      0.32%     88.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             22834      0.34%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             16296      0.24%     89.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             10062      0.15%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              7968      0.12%     89.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              4922      0.07%     89.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279              5355      0.08%     89.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289              3813      0.06%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299              4556      0.07%     89.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          684109     10.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1914                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             6715693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               19466313                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               21499827                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    12380                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     9296                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                6363697                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  16099845750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  16099845750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  16099845750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  60410792000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  16099845750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                500299                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 3830153                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               36861864                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           631                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 10431053                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            188841181                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              86522868                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               468860                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                615757                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  3658                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             188065409                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          108885072                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  267958371                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                70313779                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 36127316                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             58857220                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                50027843                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     21                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 20                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 20411032                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       307646543                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      167162942                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                21529211                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  38505974                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       240465166                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       86381855                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     296                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      86562323                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   174                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            47761444                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            24813                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                163                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          240457829                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.359990                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.321799                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                216493561     90.03%     90.03% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  6342593      2.64%     92.67% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  4723774      1.96%     94.64% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1964816      0.82%     95.45% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  2473023      1.03%     96.48% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  2269633      0.94%     97.43% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  2074776      0.86%     98.29% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1736403      0.72%     99.01% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  2379250      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            240457829                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  53440      0.74%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd           122822      1.71%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                750042     10.44%     12.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite              1749885     24.37%     37.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          3880419     54.03%     91.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          625140      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      5500180      6.35%      6.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     34402088     39.74%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           26      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          273      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      1250049      1.44%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     47.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      2250013      2.60%     50.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      2000001      2.31%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      3225866      3.73%     56.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      6250234      7.22%     63.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead     16434265     18.99%     82.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite     15249328     17.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      86562323                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.359979                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            7181748                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.082966                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               333717227                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               72643622                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       39877559                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 87047164                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                61499978                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        40998521                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   42380450                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    45863441                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         86561518                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     19660004                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      799                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          41159443                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       3424657                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    21499439                       # Number of stores executed (Count)
system.cpu2.numRate                          0.359975                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           7337                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1178028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   21596539                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     38620656                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                             11.134431                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                        11.134431                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.089812                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.089812                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  70462994                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 23554423                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   35999365                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  25749319                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   17122236                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  21447826                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 48009659                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      19475910                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     21500705                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       250602                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       250775                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                4176373                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          4175282                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              276                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             3700285                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                3700179                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999971                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    307                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            330                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                41                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             289                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           38                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts       42259151                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              237                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    234831376                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.164461                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.909283                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      223458945     95.16%     95.16% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        4043013      1.72%     96.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        1236042      0.53%     97.41% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1116251      0.48%     97.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        2050093      0.87%     98.75% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         696104      0.30%     99.05% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          32514      0.01%     99.06% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         706482      0.30%     99.36% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1491932      0.64%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    234831376                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            21596539                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              38620656                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                   12475290                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      6974928                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2173900                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  20500052                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   28646330                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           99      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     20644961     53.46%     53.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           26      0.00%     53.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          270      0.00%     53.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1250010      3.24%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     56.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      2250000      5.83%     62.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      2000000      5.18%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       724902      1.88%     69.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       750346      1.94%     71.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      6250026     16.18%     87.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      4750016     12.30%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     38620656                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1491932                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data     16421546                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         16421546                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data     19037936                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        19037936                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      5304153                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        5304153                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      5437613                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       5437613                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 224929190994                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 224929190994                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 224929190994                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 224929190994                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     21725699                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     21725699                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     24475549                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     24475549                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.244142                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.244142                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.222165                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.222165                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 42406.241108                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 42406.241108                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 41365.428359                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 41365.428359                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     37593956                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       399287                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     94.152717                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets           20                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       624928                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           624928                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      4053735                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      4053735                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      4053735                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      4053735                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data      1250418                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total      1250418                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data      1375413                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total      1375413                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data 116590489244                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 116590489244                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data 127271481494                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 127271481494                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.057555                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.057555                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.056195                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.056195                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 93241.211534                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 93241.211534                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 92533.283817                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 92533.283817                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements               1374259                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      2093500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      2093500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 49845.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 49845.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      4267250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      4267250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 101601.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 101601.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data     12015029                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       12015029                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      4710335                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      4710335                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 174773501750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 174773501750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data     16725364                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     16725364                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.281628                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.281628                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 37104.261533                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 37104.261533                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      4053735                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      4053735                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       656600                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       656600                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  66731709000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  66731709000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.039258                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.039258                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 101632.209869                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 101632.209869                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data      2616390                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total      2616390                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data       133460                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total       133460                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.048534                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.048534                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data  10680992250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total  10680992250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data 85451.356054                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 85451.356054                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      4406517                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       4406517                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       593818                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       593818                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  50155689244                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  50155689244                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      5000335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      5000335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 84463.066536                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 84463.066536                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       593818                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       593818                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  49858780244                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  49858780244                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 83963.066536                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 83963.066536                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1019.138005                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            20413437                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs           1375430                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             14.841495                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          294517750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1019.138005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.995252                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.995252                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          50326700                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         50326700                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 2500338                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            225264398                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  9568033                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              2624809                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                500251                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             3200095                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              91635396                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  213                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           6510415                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      50855526                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    4176373                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           3700527                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    233447053                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                1000584                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  6383146                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                  100                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         240457829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.463229                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.754507                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               223197209     92.82%     92.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  244319      0.10%     92.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 1261546      0.52%     93.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  795813      0.33%     93.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 1281562      0.53%     94.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  498199      0.21%     94.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 2596555      1.08%     95.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                 1625291      0.68%     96.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 8957335      3.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           240457829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.017368                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.211488                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      6383048                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          6383048                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      6383048                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         6383048                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst           98                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             98                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst           98                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            98                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      4335000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      4335000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      4335000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      4335000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      6383146                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      6383146                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      6383146                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      6383146                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 44234.693878                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 44234.693878                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 44234.693878                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 44234.693878                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           22                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           76                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           76                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      3047000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      3047000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      3047000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      3047000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 40092.105263                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 40092.105263                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 40092.105263                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 40092.105263                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     2                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      6383048                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        6383048                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst           98                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      4335000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      4335000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      6383146                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      6383146                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 44234.693878                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 44234.693878                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           76                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           76                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      3047000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      3047000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 40092.105263                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 40092.105263                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           67.991337                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             6383124                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                76                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          83988.473684                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          294513750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    67.991337                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.132796                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.132796                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           74                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.144531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          12766368                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         12766368                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   500251                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   5567951                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                20853536                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              86382151                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  14                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                19475910                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               21500705                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   84                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                    12252                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                20939489                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           152                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          217                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 369                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                86376097                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               80876080                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 42734113                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 53629715                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.336332                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.796836                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         64                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads               12500976                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores              16000343                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                148687                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           6724936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           108.635121                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          162.539567                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               2230416     33.17%     33.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19             1010596     15.03%     48.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              136403      2.03%     50.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              333062      4.95%     55.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               79482      1.18%     56.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              193609      2.88%     59.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               91701      1.36%     60.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79              139079      2.07%     62.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               69793      1.04%     63.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               97347      1.45%     65.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             72731      1.08%     66.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             96761      1.44%     67.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             84261      1.25%     68.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139            104533      1.55%     70.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             98649      1.47%     71.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159            120129      1.79%     73.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169            141462      2.10%     75.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179            131821      1.96%     77.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             81444      1.21%     79.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             78556      1.17%     80.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             51325      0.76%     80.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             52688      0.78%     81.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             49860      0.74%     82.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             52628      0.78%     83.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             41652      0.62%     83.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             45780      0.68%     84.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             40469      0.60%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             47834      0.71%     85.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             39570      0.59%     86.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             51630      0.77%     87.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          859665     12.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1992                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             6724936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               19475363                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               21499439                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                    12373                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     9306                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                6383160                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       28                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  16099839250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  16099839250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  16099839250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  60410798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  16099839250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                500251                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 3848024                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               38084912                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 10458333                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            187565988                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              86634527                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               468776                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               2526103                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 12556                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             186696973                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands          109109901                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  268349366                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                70413582                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 36125573                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             59087883                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                50021919                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 20328502                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       307719134                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      167386165                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                21596539                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  38620656                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       240457217                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       86539929                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     302                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      86652252                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   171                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            47761870                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            26453                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                169                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          240449439                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.360376                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.322736                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                216484900     90.03%     90.03% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  6313527      2.63%     92.66% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  4744972      1.97%     94.63% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1967623      0.82%     95.45% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  2454951      1.02%     96.47% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  2276037      0.95%     97.42% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  2084921      0.87%     98.29% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1743667      0.73%     99.01% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  2378841      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            240449439                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  56567      0.79%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd           122581      1.71%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      2.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                750048     10.44%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite              1749885     24.37%     37.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead          3876792     53.99%     91.30% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          625087      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      5500172      6.35%      6.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     34546649     39.87%     46.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           26      0.00%     46.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          279      0.00%     46.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1250053      1.44%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      2250013      2.60%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      2000000      2.31%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      3239048      3.74%     56.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      6250221      7.21%     63.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead     16366469     18.89%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite     15249322     17.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      86652252                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.360365                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            7180960                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.082871                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               334024398                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               72802079                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       40035239                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 86910670                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                61500026                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        40998513                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   42538302                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    45794738                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         86651435                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     19605382                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      811                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          41104809                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       3450899                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    21499427                       # Number of stores executed (Count)
system.cpu3.numRate                          0.360361                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           7778                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1185976                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   21688507                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     38778310                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             11.086850                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        11.086850                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.090197                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.090197                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  70539839                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 23646516                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   35999355                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  25749314                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   17253571                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  21526646                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 48007542                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      19489146                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     21500707                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       250635                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       250787                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                4202719                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          4201603                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              280                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             3713490                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                3713353                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999963                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    313                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            332                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             290                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           39                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts       42259637                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              240                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    234822921                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.165139                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.909926                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      223368652     95.12%     95.12% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        4084569      1.74%     96.86% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        1235717      0.53%     97.39% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1149354      0.49%     97.88% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        2064386      0.88%     98.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         691142      0.29%     99.05% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          31658      0.01%     99.06% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         708501      0.30%     99.37% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1488942      0.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    234822921                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            21688507                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              38778310                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                   12488429                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      6988065                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2200174                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  20500052                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   28790846                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           98      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     20789477     53.61%     53.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           26      0.00%     53.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          270      0.00%     53.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1250010      3.22%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     56.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      2250000      5.80%     62.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      2000000      5.16%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       738039      1.90%     69.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       750348      1.93%     71.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      6250026     16.12%     87.75% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      4750016     12.25%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     38778310                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1488942                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data     16494725                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         16494725                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data     19111889                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        19111889                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      5244117                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        5244117                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      5376803                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       5376803                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 201762970243                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 201762970243                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 201762970243                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 201762970243                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     21738842                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     21738842                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     24488692                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     24488692                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.241233                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.241233                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.219563                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.219563                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 38474.154990                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 38474.154990                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 37524.709431                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 37524.709431                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     31566176                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       347569                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     90.819883                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets           20                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       624930                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           624930                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      3993698                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      3993698                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      3993698                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      3993698                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data      1250419                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total      1250419                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data      1375414                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total      1375414                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data 114823346493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 114823346493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data 125526369743                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 125526369743                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.057520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.057520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.056165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.056165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 91827.896483                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 91827.896483                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 91264.426379                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 91264.426379                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements               1374263                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      2072750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      2072750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 50554.878049                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 50554.878049                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      4223000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      4223000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data       103000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total       103000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data     12088207                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       12088207                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      4650298                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      4650298                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 151607707500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 151607707500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     16738505                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     16738505                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.277820                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.277820                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 32601.718750                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 32601.718750                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      3993698                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      3993698                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       656600                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       656600                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  64964993250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  64964993250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.039227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.039227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 98941.506625                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 98941.506625                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data      2617164                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total      2617164                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data       132686                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total       132686                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.048252                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.048252                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data  10703023250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total  10703023250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data 85627.611104                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 85627.611104                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      4406518                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       4406518                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       593819                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       593819                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  50155262743                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  50155262743                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      5000337                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      5000337                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 84462.206064                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 84462.206064                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       593819                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       593819                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  49858353243                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  49858353243                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 83962.206064                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 83962.206064                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1018.918723                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            20487392                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs           1375427                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             14.895296                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          296504750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1018.918723                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.995038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.995038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          50352983                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         50352983                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 2528783                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            225184959                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  9623923                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              2611520                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                500254                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             3213240                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   42                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              91793581                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  210                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           6543885                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      50947768                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    4202719                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           3713708                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    233405233                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                1000592                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           22                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  6416701                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                  107                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         240449439                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.463905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.755609                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               223151796     92.81%     92.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  257903      0.11%     92.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 1255278      0.52%     93.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  816648      0.34%     93.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 1279786      0.53%     94.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  494708      0.21%     94.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 2592846      1.08%     95.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                 1626312      0.68%     96.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 8974162      3.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           240449439                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.017478                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.211879                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      6416602                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          6416602                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      6416602                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         6416602                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           99                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             99                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           99                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            99                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      4090250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      4090250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      4090250                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      4090250                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      6416701                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      6416701                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      6416701                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      6416701                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 41315.656566                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 41315.656566                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 41315.656566                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 41315.656566                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           78                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           78                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      2923500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      2923500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      2923500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      2923500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 37480.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 37480.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 37480.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 37480.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     2                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      6416602                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        6416602                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           99                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           99                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      4090250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      4090250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      6416701                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      6416701                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 41315.656566                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 41315.656566                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           78                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           78                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      2923500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      2923500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 37480.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 37480.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           68.460331                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             6416680                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                78                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          82265.128205                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          296500750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    68.460331                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.133712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.133712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           74                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.144531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          12833480                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         12833480                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   500254                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   5326767                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                20724338                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              86540231                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                19489146                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               21500707                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   86                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     4761                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                20818530                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           145                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          210                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 355                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                86533773                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               81033752                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 42873031                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 53785293                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.336999                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.797114                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         72                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads               12501075                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores              16000343                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                104944                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           6738073                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            93.723597                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          147.564231                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2353059     34.92%     34.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19             1182634     17.55%     52.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              142304      2.11%     54.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              353531      5.25%     59.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               76464      1.13%     60.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              185777      2.76%     63.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               79296      1.18%     64.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79              112586      1.67%     66.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               54426      0.81%     67.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               78030      1.16%     68.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             59133      0.88%     69.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             81728      1.21%     70.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             73208      1.09%     71.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             98532      1.46%     73.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149            116617      1.73%     74.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159            139997      2.08%     76.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169            193975      2.88%     79.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179            161815      2.40%     82.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             87533      1.30%     83.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             83800      1.24%     84.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             47185      0.70%     85.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             46931      0.70%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             45587      0.68%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             37531      0.56%     87.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             25553      0.38%     87.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             25980      0.39%     88.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             17889      0.27%     88.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             20294      0.30%     88.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             14229      0.21%     88.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             16966      0.25%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          725483     10.77%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1950                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             6738073                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               19488521                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               21499427                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                    12364                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     9305                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                6416706                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       20                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  16099839500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  16099839500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  16099839500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  60410798250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  16099839500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                500254                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 3878950                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               37254042                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 10504825                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            188311047                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              86792696                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               468815                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               1517709                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  4564                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             187518462                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands          109426114                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  268902919                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                70559173                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 36125600                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             59403193                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                50022822                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 20312056                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       307871809                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      167702511                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                21688507                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  38778310                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   560                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1169                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    91                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   153                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    37                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                   107                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    41                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                   102                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2260                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  560                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1169                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   91                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  153                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   37                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                  107                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   41                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                  102                       # number of overall hits (Count)
system.l2.overallHits::total                     2260                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2154                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             1754176                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  49                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data             1375145                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  39                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data             1375128                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  35                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data             1375135                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5881861                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2154                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            1754176                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 49                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data            1375145                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 39                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data            1375128                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 35                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data            1375135                       # number of overall misses (Count)
system.l2.overallMisses::total                5881861                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      174214500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   163805501250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        3626250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data   121547091500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        2755500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data   126164048000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        2523250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data   124412165250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       536111925500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     174214500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  163805501250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       3626250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data  121547091500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       2755500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data  126164048000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       2523250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data  124412165250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      536111925500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2714                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1755345                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               140                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data           1375298                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                76                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data           1375235                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                76                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data           1375237                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5884121                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2714                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1755345                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              140                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data          1375298                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               76                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data          1375235                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               76                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data          1375237                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5884121                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.793662                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.999334                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.350000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999889                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.513158                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999922                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.460526                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999926                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999616                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.793662                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.999334                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.350000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999889                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.513158                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999922                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.460526                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999926                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999616                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 80879.526462                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 93380.311468                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 74005.102041                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 88388.563751                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 70653.846154                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 91747.130449                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 72092.857143                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 90472.691954                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    91146.649929                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 80879.526462                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 93380.311468                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 74005.102041                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 88388.563751                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 70653.846154                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 91747.130449                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 72092.857143                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 90472.691954                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   91146.649929                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2501520                       # number of writebacks (Count)
system.l2.writebacks::total                   2501520                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                24                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                15                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                33                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                 9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                23                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   127                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               24                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data               15                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               33                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data                9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               23                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  127                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2145                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data         1754172                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              25                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data         1375130                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst               6                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data         1375119                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst              12                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data         1375125                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5881734                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2145                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data        1754172                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             25                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data        1375130                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst              6                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data        1375119                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst             12                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data        1375125                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5881734                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    162809500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data 155034462000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      1838750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data 114670211000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst       436000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data 119287897250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst       910750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data 117535904250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   506694469500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    162809500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data 155034462000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      1838750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data 114670211000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst       436000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data 119287897250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst       910750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data 117535904250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  506694469500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.790346                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.999332                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.178571                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999878                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.078947                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999916                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.157895                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999919                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999594                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.790346                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.999332                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.178571                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999878                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.078947                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999916                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.157895                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999919                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999594                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 75901.864802                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 88380.422216                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst        73550                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 83388.633075                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 72666.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 86747.326777                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 75895.833333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 85472.887374                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 86147.124215                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 75901.864802                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 88380.422216                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst        73550                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 83388.633075                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 72666.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 86747.326777                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 75895.833333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 85472.887374                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 86147.124215                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5849289                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            560                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             91                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             37                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             41                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                729                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2154                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           49                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           39                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           35                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2277                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    174214500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      3626250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      2755500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      2523250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    183119500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2714                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          140                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           76                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           76                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3006                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.793662                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.350000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.513158                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.460526                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.757485                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 80879.526462                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 74005.102041                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 70653.846154                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 72092.857143                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80421.387791                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            9                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           24                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           33                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           23                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             89                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2145                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           25                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst           12                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2188                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    162809500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      1838750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst       436000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst       910750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    165995000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.790346                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.178571                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.078947                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.157895                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.727878                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 75901.864802                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst        73550                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 72666.666667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 75895.833333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75866.087751                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               175                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   211                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          595062                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          593795                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          593781                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          593782                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2376420                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  49524713000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  49423938500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  49398851500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  49398861250                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   197746364250                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        595237                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        593807                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        593793                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        593794                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           2376631                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999706                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999980                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999980                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999980                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999911                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 83226.139461                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 83234.009212                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 83193.722096                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 83193.598408                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83211.875110                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       595062                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       593795                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       593781                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       593782                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2376420                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  46549403000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  46454963500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  46429946500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  46429951250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 185864264250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999706                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999980                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999980                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999980                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999911                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 78226.139461                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 78234.009212                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 78193.722096                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 78193.598408                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 78211.875110                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           994                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           141                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            95                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            90                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1320                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data      1159114                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       781350                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       781347                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       781353                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3503164                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data 114280788250                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  72123153000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  76765196500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  75013304000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 338182441750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data      1160108                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       781491                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       781442                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       781443                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3504484                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.999143                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999820                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999878                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999885                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999623                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 98593.225731                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 92305.820695                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 98247.253141                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 96004.371904                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 96536.285983                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data           15                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data            9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            38                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data      1159110                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       781335                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       781338                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       781343                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3503126                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data 108485059000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  68215247500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  72857950750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  71105953000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 320664210250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.999140                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999800                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999867                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999872                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999612                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 93593.411324                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 87306.017905                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 93247.673542                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 91004.786630                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 91536.590534                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               58                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data               11                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   76                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu0.data           58                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               76                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         2107                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2107                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2107                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2107                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2502078                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2502078                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2502078                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2502078                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32542.412174                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11760909                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5882057                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999455                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       80000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       2.184557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       20.241096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    13063.927794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.153000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     6478.739054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.039123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     6450.090158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.096060                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     6526.941333                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000067                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.398679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.197715                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.196841                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.199186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.993116                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  336                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2085                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                20822                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 9525                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   99970353                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  99970353                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples    625496.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples       546.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples    438553.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples    343824.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples    343856.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples    343798.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000379581000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        34328                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        34328                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            2451859                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            591592                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                     735303                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    312748                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  1470606                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                  625496                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    19                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      4.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     23.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              1470606                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5              625496                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 377649                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 383794                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 196310                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 195785                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                  93246                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                  91461                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                  40211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                  38812                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                  19061                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                  17644                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                  6607                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                  5843                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                  2096                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                  1853                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                   114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                   101                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 31119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 31699                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 34014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 34860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 35973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 35606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 35778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 35564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 35298                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 35298                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 35162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 34897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 34874                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 34793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 34634                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 34612                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 34534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 34741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                  1284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                   617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                    70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                    52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        34328                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     40.363610                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    36.666318                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    46.167073                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-127        34260     99.80%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::128-255           44      0.13%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-383            6      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::384-511            8      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::512-639            5      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::640-767            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::7680-7807            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        34328                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        34328                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.220607                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    18.184794                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     1.163710                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16            2846      8.29%      8.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             242      0.70%      9.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           25549     74.43%     83.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             300      0.87%     84.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            4170     12.15%     96.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21              59      0.17%     96.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            1141      3.32%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23               3      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24              16      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        34328                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                    608                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               47059392                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            20015872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             615069922.09067035                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             261609007.43504781                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  76510372500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     73002.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        17472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data     14033696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data     11002368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data     11003392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data     11001536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     20015264                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 228360.402080166939                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 183421500.757259070873                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 2509.454967913923                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 143801807.481339424849                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 143815191.241168290377                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 1672.969978609282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 143790933.176478445530                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 261601060.827649414539                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst          546                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data       438572                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data       343824                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data       343856                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data       343798                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks       625496                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     21563500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data  21603346988                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data  15022576924                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data  16091727650                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data  15688381934                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 1424869449828                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     39493.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     49258.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     43692.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     46797.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     45632.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   2277983.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        17472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data     14034304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data     11002368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data     11003392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data     11001536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      47059392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        17472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        17792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     20015872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     20015872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          273                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       219286                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data       171912                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data       171928                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data       171899                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total         735303                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       312748                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        312748                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst       228360                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    183429447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst         2509                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    143801807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    143815191                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst         1673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    143790933                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        615069922                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst       228360                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst         2509                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst         1673                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       232543                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    261609007                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       261609007                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    261609007                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst       228360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    183429447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst         2509                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    143801807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    143815191                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst         1673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    143790933                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       876678930                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             1470587                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts             625477                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0        91946                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        91904                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        92142                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        92446                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        91932                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5        91824                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6        91880                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7        91858                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8        91812                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9        91836                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10        91926                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11        91810                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12        91872                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13        91818                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14        91793                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15        91788                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        39066                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        39070                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        39218                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        39396                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        39082                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        39070                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        39056                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        39084                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        39042                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        39054                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        39106                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        39016                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        39096                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        39052                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        39051                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        39018                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            39016191996                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           2941174000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat       68427931996                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               26531.03                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          46531.03                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             734781                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            488578                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          78.11                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples       872705                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    76.857641                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    70.578186                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    45.227508                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        13889      1.59%      1.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127       773427     88.62%     90.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191        39529      4.53%     94.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255        20047      2.30%     97.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319        17187      1.97%     99.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383         8271      0.95%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447          228      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511          112      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575           15      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total       872705                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             47058784                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          20015264                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             615.061975                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             261.601061                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   5.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               3.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              1.64                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              58.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  33873003180                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   4331360000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  38306274570                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples    625276.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples       530.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples    438375.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples    343738.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples    343752.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples    343832.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000341024000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        34336                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        34336                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            2453148                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            591371                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                     735134                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    312638                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  1470268                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                  625276                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    25                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      4.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     25.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              1470268                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5              625276                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 377177                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 383275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 195764                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 195011                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                  94338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                  92751                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                  40075                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                  38704                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                  18909                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                  17507                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                  6596                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                  5822                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                  2082                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                  1899                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                   181                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                   152                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 30940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 31538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 33919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 34782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 36010                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 35666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 35854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 35615                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 35306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 35296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 35150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 34888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 34904                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 34818                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 34638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 34619                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 34545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 34742                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                  1302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                   619                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                    59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                    45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        34336                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     40.344362                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    36.621457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    46.459770                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-127        34275     99.82%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::128-255           36      0.10%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-383            6      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::384-511            7      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::640-767           11      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::7680-7807            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        34336                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        34336                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.209780                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.173404                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     1.171776                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16            3011      8.77%      8.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17             259      0.75%      9.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           25360     73.86%     83.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             296      0.86%     84.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            4230     12.32%     96.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21              54      0.16%     96.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            1095      3.19%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23               5      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24              23      0.07%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        34336                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                    800                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               47048576                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            20008832                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             614928556.12747788                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             261516994.08622432                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  76509650250                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     73021.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        16960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data     14028000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data     10999616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data     11000064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data     11002624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     20008032                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 221668.522165729839                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 183347053.593210965395                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 4182.424946523204                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 143765838.626799315214                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 143771694.021724462509                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 1672.969978609282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 143805153.421296626329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 261506538.023858010769                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst          530                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data       438400                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data       343738                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data       343752                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data       343832                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks       625276                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     19426000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data  21337613948                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst       335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data  15044780932                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data  16074218682                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data  15682055416                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 1424645694270                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     36652.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     48671.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     43768.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     46761.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     45609.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   2278426.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        16960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data     14028800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data     10999616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data     11000064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data     11002624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      47048576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        16960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        17472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     20008832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     20008832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          265                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       219200                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data       171869                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data       171876                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data       171916                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total         735134                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       312638                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        312638                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst       221669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    183357510                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst         4182                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    143765839                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    143771694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst         1673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    143805153                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        614928556                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst       221669                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst         4182                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst         1673                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       228360                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    261516994                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       261516994                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    261516994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst       221669                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    183357510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst         4182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    143765839                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    143771694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst         1673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    143805153                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       876445550                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             1470243                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts             625251                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0        91900                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        91842                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        92086                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        92374                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        91932                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5        91826                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6        91890                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7        91824                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8        91812                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9        91828                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10        91916                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11        91788                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12        91832                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13        91823                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14        91790                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15        91780                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        39058                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        39074                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        39184                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        39326                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        39082                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        39068                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        39056                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        39046                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        39042                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        39052                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        39104                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        39012                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        39062                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        39049                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        39028                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        39008                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            38753770978                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           2940486000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat       68158630978                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               26358.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          46358.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             734268                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            488502                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          78.13                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples       872724                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    76.835068                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    70.537491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    45.284641                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        14551      1.67%      1.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127       772769     88.55%     90.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191        39591      4.54%     94.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        19968      2.29%     97.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319        17176      1.97%     99.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383         8266      0.95%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447          283      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511          102      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575           18      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total       872724                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             47047776                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          20008032                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             614.918100                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             261.506538                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   5.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               3.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              1.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              58.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  33912564923                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   4331360000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  38266712827                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples    625490.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.inst::samples       518.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.data::samples    438621.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.data::samples    343746.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.data::samples    343758.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.data::samples    343840.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000326914000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        34360                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        34360                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            2453925                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState            591550                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                     735261                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    312745                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  1470522                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                  625490                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      4.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     24.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5              1470522                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5              625490                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 377503                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 383450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 195459                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 194892                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                  94275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                  92627                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                  40085                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                  38692                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                  19070                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                  17748                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                  6591                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                  5841                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                  2136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                  1881                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                   132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                   119                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 31087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 31603                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 33927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 34790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 35973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 35608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 35827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 35657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 35349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 35319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 35149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 34869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 34844                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 34771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 34671                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 34668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 34554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 34778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                  1300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                   634                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                    56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        34360                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     40.323166                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    36.624880                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev    45.662298                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-127        34300     99.83%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::128-255           30      0.09%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::256-383           14      0.04%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::384-511            6      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::640-767            9      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::7552-7679            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        34360                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        34360                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     18.203347                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    18.168408                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     1.147852                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16            2905      8.45%      8.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             256      0.75%      9.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18           25632     74.60%     83.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             299      0.87%     84.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20            4158     12.10%     96.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21              43      0.13%     96.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22            1048      3.05%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23               1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24              16      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        34360                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                    672                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               47056704                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            20015680                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             615034789.72111952                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             261606497.98007989                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  76510558000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     73005.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu0.inst        16576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu0.data     14035872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.data     10999872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.data     11000256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.data     11002880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     20014944                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu0.inst 216649.612229901977                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu0.data 183449941.246895432472                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.inst 4182.424946523204                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.data 143769184.566756546497                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.data 143774203.476692378521                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.inst 2509.454967913923                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.data 143808499.361253857613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 261596878.402702897787                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu0.inst          518                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu0.data       438642                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.data       343746                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.data       343758                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.data       343840                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks       625490                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu0.inst     19735000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu0.data  21074689890                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.inst       335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.data  15004269460                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.data  16051948198                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.data  15702026816                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 1425467516080                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu0.inst     38098.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu0.data     48045.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.data     43649.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.data     46695.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.data     45666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks   2278961.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu0.inst        16576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu0.data     14036544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.data     10999872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.data     11000256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.data     11002880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      47056704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu0.inst        16576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu1.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu3.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        17152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     20015680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     20015680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu0.inst          259                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu0.data       219321                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.data       171873                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.data       171879                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.data       171920                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total         735261                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       312745                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        312745                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu0.inst       216650                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu0.data    183458724                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.inst         4182                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.data    143769185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.data    143774203                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.inst         2509                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.data    143808499                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        615034790                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu0.inst       216650                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu1.inst         4182                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu2.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu3.inst         2509                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       224178                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    261606498                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       261606498                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    261606498                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.inst       216650                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.data    183458724                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.inst         4182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.data    143769185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.data    143774203                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.inst         2509                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.data    143808499                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       876641288                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             1470501                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts             625467                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0        91892                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        91934                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        92114                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        92464                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        91934                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5        91846                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6        91868                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7        91858                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8        91808                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9        91832                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10        91916                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11        91822                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12        91832                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13        91817                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14        91790                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15        91774                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        39060                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        39110                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        39210                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        39412                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        39080                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        39070                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        39054                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        39080                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        39042                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        39052                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        39102                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        39046                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        39062                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        39049                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        39028                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        39010                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            38443252364                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           2941002000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat       67853272364                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               26142.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          46142.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits             734726                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            488929                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          78.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples       872313                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    76.888658                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    70.597477                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    45.294190                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        13657      1.57%      1.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127       773113     88.63%     90.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191        39663      4.55%     94.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255        19883      2.28%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319        17281      1.98%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383         8366      0.96%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447          234      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-511          105      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575           11      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total       872313                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             47056032                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          20014944                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             615.026007                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             261.596878                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   5.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               3.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              1.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              58.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  33950361794                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   4331360000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  38228915956                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples    625370.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.inst::samples       550.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.data::samples    438589.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.data::samples    343752.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.data::samples    343784.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.data::samples    343760.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000335290000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        34347                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        34347                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            2454057                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState            591510                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                     735235                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    312685                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  1470470                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                  625370                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                    23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      4.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     24.67                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5              1470470                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5              625370                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 377500                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 383418                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 195499                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 194877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                  94095                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                  92547                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                  40338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                  38877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                  18937                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                  17691                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                  6628                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                  5814                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                  2083                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                  1877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                   144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                   122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 31043                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 31552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 33867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 34726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 35974                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 35582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 35783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 35600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 35354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 35331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 35147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 34914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 34906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 34827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 34686                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 34666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 34566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 34781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                  1296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                   654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                    56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                    44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        34347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     40.336623                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    36.621329                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev    46.026968                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-127        34286     99.82%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::128-255           36      0.10%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::256-383            7      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::384-511            7      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::512-639            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::640-767            9      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::7680-7807            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        34347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        34347                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     18.206743                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    18.170915                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     1.162694                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16            2983      8.68%      8.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17             217      0.63%      9.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18           25534     74.34%     83.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19             260      0.76%     84.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20            4197     12.22%     96.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21              50      0.15%     96.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22            1075      3.13%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23               7      0.02%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24              23      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::25               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        34347                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                    736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               47055040                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            20011840                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             615013041.11139762                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             261556308.88072163                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  76510044250                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     73011.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu0.inst        17600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu0.data     14034848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.data     11000064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.data     11001088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.data     11000320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     20011104                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu0.inst 230033.372058776236                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu0.data 183436557.487066566944                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.inst 3345.939957218563                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.data 143771694.021724462509                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.data 143785077.781553328037                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.data 143775039.961681663990                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 261546689.303344637156                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu0.inst          550                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu0.data       438612                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.data       343752                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.data       343784                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.data       343760                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks       625370                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu0.inst     22361000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu0.data  21905073810                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.inst       348500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.data  15013273448                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.data  16050095092                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.inst        76000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.data  15626857224                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 1426912319224                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu0.inst     40656.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu0.data     49941.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.inst     43562.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.data     43674.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.data     46686.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.inst     38000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.data     45458.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks   2281708.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu0.inst        17600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu0.data     14035584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.data     11000064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.data     11001088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.data     11000320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      47055040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu0.inst        17600                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu1.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        17984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     20011840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     20011840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu0.inst          275                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu0.data       219306                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.data       171876                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.data       171892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.data       171880                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total         735235                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       312685                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        312685                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu0.inst       230033                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu0.data    183446177                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.inst         3346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.data    143771694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.data    143785078                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.data    143775040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        615013041                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu0.inst       230033                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu1.inst         3346                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu2.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu3.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       235052                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    261556309                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       261556309                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    261556309                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.inst       230033                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.data    183446177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.inst         3346                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.data    143771694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.data    143785078                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.data    143775040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       876569350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             1470447                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts             625347                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0        91908                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        91946                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        92118                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        92386                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        91916                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5        91850                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6        91880                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7        91858                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8        91810                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9        91834                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10        91904                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11        91832                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12        91822                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13        91825                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14        91776                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15        91782                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        39064                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        39106                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        39206                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        39320                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        39070                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        39068                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        39056                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        39080                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        39042                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        39052                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        39086                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        39046                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        39060                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        39049                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        39026                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        39016                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            39209212074                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           2940894000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat       68618152074                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               26664.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          46664.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits             734603                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            488640                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          78.14                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples       872551                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    76.861304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    70.583008                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    45.255889                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-63        13652      1.56%      1.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-127       773470     88.64%     90.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-191        39713      4.55%     94.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-255        19777      2.27%     97.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-319        17162      1.97%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-383         8429      0.97%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-447          241      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-511           92      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-575           15      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total       872551                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             47054304                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          20011104                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             615.003422                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             261.546689                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   5.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               3.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              1.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              58.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  34006103180                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   4331360000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  38173174570                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_writebacks::samples    625408.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.inst::samples       574.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.data::samples    438615.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.data::samples    343770.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.data::samples    343732.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.data::samples    343740.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000339698000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds        34337                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds        34337                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState            2453597                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState            591442                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                     735230                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                    312704                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                  1470460                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                  625408                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                    21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      4.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     24.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5              1470460                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5              625408                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                 377482                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                 383401                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                 195203                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                 194630                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                  94114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                  92509                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                  40476                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                  39046                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                  19104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                  17825                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                  6622                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                  5815                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                  2083                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                  1879                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                   136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                   114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                 31089                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                 31618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                 33871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                 34717                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                 35972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                 35654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                 35894                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                 35620                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                 35330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                 35336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                 35122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                 34878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                 34869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                 34813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                 34667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                 34630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                 34538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                 34768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                  1293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                   621                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                    50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                    40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples        34337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean     40.348196                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::gmean    36.625965                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev    46.515001                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-127        34276     99.82%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::128-255           39      0.11%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::256-383            4      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::384-511            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::512-639            2      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::640-767           12      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::7680-7807            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total        34337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples        34337                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     18.213210                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    18.177702                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     1.157708                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16            2895      8.43%      8.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::17             239      0.70%      9.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18           25542     74.39%     83.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::19             272      0.79%     84.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::20            4239     12.35%     96.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::21              46      0.13%     96.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::22            1079      3.14%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::23               4      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::24              21      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total        34337                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                    672                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys               47054720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys            20013056                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             615008858.68645108                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             261572202.09551841                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                  76510045250                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                     73010.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::cpu0.inst        18368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu0.data     14035680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.data     11000640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.data     10999424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.data     10999680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::writebacks     20012384                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::cpu0.inst 240071.191930431931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu0.data 183447431.791927516460                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.inst 1672.969978609282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.data 143779222.386628180742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.data 143763329.171831399202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.data 143766675.111788630486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::writebacks 261563419.003130704165                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::cpu0.inst          574                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu0.data       438636                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.data       343770                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.data       343732                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.data       343740                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::writebacks       625408                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::cpu0.inst     21648500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu0.data  21223600428                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.data  15002131514                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.data  16081147876                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.data  15654988316                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::writebacks 1425659747459                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::cpu0.inst     37715.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu0.data     48385.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.data     43640.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.data     46783.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.data     45543.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::writebacks   2279567.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::cpu0.inst        18368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu0.data     14036352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.data     11000640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.data     10999424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.data     10999680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total      47054720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu0.inst        18368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu1.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::total        18624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::writebacks     20013056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total     20013056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::cpu0.inst          287                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu0.data       219318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.data       171885                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.data       171866                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.data       171870                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total         735230                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::writebacks       312704                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total        312704                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::cpu0.inst       240071                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu0.data    183456215                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.inst         1673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.data    143779222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.data    143763329                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.data    143766675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        615008859                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu0.inst       240071                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu1.inst         1673                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu2.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu3.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::total       243417                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::writebacks    261572202                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total       261572202                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::writebacks    261572202                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.inst       240071                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.data    183456215                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.inst         1673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.data    143779222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.data    143763329                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.data    143766675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       876581061                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts             1470439                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts             625387                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0        91916                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1        91856                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2        92106                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3        92466                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4        91916                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5        91840                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6        91892                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7        91850                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8        91812                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9        91838                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10        91946                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11        91792                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12        91814                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13        91829                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14        91790                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15        91776                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0        39066                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1        39072                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2        39206                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3        39392                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4        39070                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5        39068                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6        39070                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7        39068                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8        39042                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9        39052                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10        39118                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11        39014                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12        39060                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13        39049                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14        39032                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15        39008                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat            38575004634                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat           2940878000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat       67983784634                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               26233.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          46233.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits             734479                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits            488814                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          78.16                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples       872533                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean    76.864064                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean    70.570157                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev    45.287573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-63        14055      1.61%      1.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::64-127       772899     88.58%     90.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-191        39846      4.57%     94.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::192-255        19732      2.26%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-319        17273      1.98%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::320-383         8379      0.96%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-447          237      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::448-511           97      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-575           15      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total       872533                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead             47054048                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten          20012384                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             615.000076                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW             261.563419                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   5.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               3.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              1.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              58.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE  33949381935                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF   4331360000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT  38229895815                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_writebacks::samples    625282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.inst::samples       532.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.data::samples    438431.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.data::samples    343840.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.data::samples    343744.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.data::samples    343744.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000403362000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds        34328                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds        34328                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState            2454112                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState            591448                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                     735161                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                    312641                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                  1470322                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                  625282                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                    23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      4.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     24.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5              1470322                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5              625282                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                 377434                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                 383445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                 195481                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                 194835                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                  93974                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                  92310                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                  40519                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                  39132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                  19057                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                  17739                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                  6561                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                  5766                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                  2019                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                  1830                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                   105                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                    92                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                 31119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                 31664                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                 33918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                 34809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                 35981                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                 35606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                 35761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                 35545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                 35306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                 35306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                 35135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                 34880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                 34865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                 34800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                 34645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                 34625                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                 34560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                 34780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                  1298                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                   590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                    46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples        34328                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean     40.355104                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::gmean    36.624803                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev    45.953885                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-127        34268     99.83%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::128-255           37      0.11%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::256-383            3      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::384-511            7      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::640-767           12      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::7552-7679            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total        34328                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples        34328                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean     18.214257                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    18.179204                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::stdev     1.150477                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::16            2823      8.22%      8.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::17             257      0.75%      8.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18           25604     74.59%     83.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::19             326      0.95%     84.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::20            4159     12.12%     96.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::21              60      0.17%     96.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::22            1078      3.14%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::23               4      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::24              17      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total        34328                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                    736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys               47050304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys            20009024                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             614951141.22218907                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             261519503.54119223                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                  76509132500                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                     73018.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::cpu0.inst        17024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu0.data     14029792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.data     11002880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.data     10999808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.data     10999808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::writebacks     20008288                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::cpu0.inst 222505.007155034458                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu0.data 183370475.172911494970                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.inst 1672.969978609282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.data 143808499.361253857613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.data 143768348.081767231226                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.data 143768348.081767231226                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::writebacks 261509883.963815212250                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::cpu0.inst          532                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu0.data       438454                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.data       343840                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.data       343744                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.data       343744                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::writebacks       625282                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::cpu0.inst     19585000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu0.data  21280794274                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.data  15050963084                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.data  16050741104                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.data  15643374754                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::writebacks 1426196601010                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::cpu0.inst     36813.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu0.data     48535.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.data     43773.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.data     46693.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.data     45508.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::writebacks   2280885.43                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::cpu0.inst        17024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu0.data     14030528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.data     11002880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.data     10999808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.data     10999808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total      47050304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu0.inst        17024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu1.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::total        17280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::writebacks     20009024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total     20009024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::cpu0.inst          266                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu0.data       219227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.data       171920                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.data       171872                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.data       171872                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total         735161                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::writebacks       312641                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total        312641                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::cpu0.inst       222505                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu0.data    183380095                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.inst         1673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.data    143808499                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.data    143768348                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.data    143768348                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        614951141                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu0.inst       222505                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu1.inst         1673                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu2.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu3.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::total       225851                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::writebacks    261519504                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total       261519504                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::writebacks    261519504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.inst       222505                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.data    183380095                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.inst         1673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.data    143808499                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.data    143768348                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.data    143768348                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       876470645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts             1470299                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts             625259                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0        91904                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1        91840                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2        92116                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3        92380                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4        91906                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5        91846                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6        91886                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7        91838                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8        91812                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9        91838                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10        91930                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11        91790                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12        91834                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13        91811                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14        91780                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15        91788                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0        39062                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1        39072                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2        39198                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3        39320                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4        39070                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5        39074                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6        39056                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7        39042                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8        39042                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9        39058                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10        39108                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11        39012                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12        39060                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13        39049                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14        39026                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15        39010                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat            38639746216                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat           2940598000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat       68045726216                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               26280.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          46280.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits             734626                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits            488644                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           49.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          78.15                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples       872288                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean    76.875821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean    70.591405                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev    45.278169                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-63        13734      1.57%      1.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::64-127       773087     88.63%     90.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-191        39733      4.56%     94.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::192-255        19713      2.26%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-319        17281      1.98%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::320-383         8373      0.96%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-447          263      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::448-511           91      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-575           13      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total       872288                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead             47049568                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten          20008288                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             614.941522                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW             261.509884                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   5.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               3.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              1.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              58.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE  33922041233                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF   4331360000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT  38257236517                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_writebacks::samples    625414.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.inst::samples       514.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.data::samples    438553.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.data::samples    343828.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.data::samples    343768.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.data::samples    343742.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000019499                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000327048000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds        34313                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds        34313                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState            2454455                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState            591518                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                     735221                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                    312707                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                  1470442                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                  625414                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                    29                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      4.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     26.19                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5              1470442                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5              625414                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                 377326                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                 383305                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                 195492                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                 194952                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                  94217                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                  92522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                  40513                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                  39088                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                  19019                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                  17672                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                  6499                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                  5739                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                  2022                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                  1829                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                   119                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                    99                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                 31201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                 31755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                 33949                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                 34786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                 36001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                 35617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                 35813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                 35604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                 35317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                 35285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                 35107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                 34872                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                 34836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                 34771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                 34642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                 34614                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                 34535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                 34776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                  1239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                   577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                    60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples        34313                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean     40.376126                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::gmean    36.659318                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev    45.890337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-127        34252     99.82%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::128-255           38      0.11%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::256-383            3      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::384-511            4      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::512-639            6      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::640-767            9      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::7552-7679            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total        34313                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples        34313                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean     18.225833                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    18.190646                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::stdev     1.153459                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::16            2753      8.02%      8.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::17             227      0.66%      8.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18           25626     74.68%     83.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::19             272      0.79%     84.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::20            4260     12.42%     96.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::21              51      0.15%     96.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::22            1102      3.21%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::23               3      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::24              19      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total        34313                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                    928                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys               47054144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys            20013248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             615001330.32154739                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             261574711.55048633                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                  76509900500                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                     73010.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::cpu0.inst        16448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu0.data     14033696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.data     11002496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.data     11000576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.data     10999744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::writebacks     20012256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::cpu0.inst 214976.642251292709                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu0.data 183421500.757259070873                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.inst 1672.969978609282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.data 143803480.451318025589                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.data 143778385.901638895273                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.data 143767511.596777915955                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::writebacks 261561746.033152103424                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::cpu0.inst          514                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu0.data       438582                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.data       343828                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.data       343768                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.data       343742                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::writebacks       625414                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::cpu0.inst     18727000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu0.data  21641620234                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.data  15004730350                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.data  16051881634                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.data  15670142294                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::writebacks 1425911365049                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::cpu0.inst     36433.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu0.data     49344.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.data     43640.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.data     46693.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.data     45586.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::writebacks   2279947.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::cpu0.inst        16448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu0.data     14034624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.data     11002496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.data     11000576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.data     10999744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total      47054144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu0.inst        16448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu1.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::total        16704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::writebacks     20013248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total     20013248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::cpu0.inst          257                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu0.data       219291                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.data       171914                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.data       171884                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.data       171871                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total         735221                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::writebacks       312707                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total        312707                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::cpu0.inst       214977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu0.data    183433630                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.inst         1673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.data    143803480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.data    143778386                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.data    143767512                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        615001330                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu0.inst       214977                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu1.inst         1673                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu2.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu3.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::total       218323                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::writebacks    261574712                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total       261574712                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::writebacks    261574712                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.inst       214977                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.data    183433630                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.inst         1673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.data    143803480                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.data    143778386                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.data    143767512                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       876576042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts             1470413                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts             625383                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0        91934                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1        91872                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2        92146                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3        92440                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4        91902                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5        91826                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6        91870                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7        91838                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8        91820                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9        91840                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10        91922                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11        91804                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12        91828                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13        91810                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14        91777                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15        91784                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0        39098                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1        39064                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2        39198                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3        39392                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4        39070                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5        39074                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6        39054                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7        39042                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8        39044                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9        39056                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10        39120                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11        39032                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12        39060                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13        39050                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14        39021                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15        39008                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat            38979109512                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat           2940826000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat       68387369512                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               26508.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          46508.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits             734482                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits            488919                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          78.18                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples       872395                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean    76.875122                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean    70.574982                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev    45.294443                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-63        14225      1.63%      1.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::64-127       772547     88.55%     90.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-191        39792      4.56%     94.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::192-255        19856      2.28%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-319        17238      1.98%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::320-383         8408      0.96%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-447          234      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::448-511           82      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-575           13      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total       872395                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead             47053216                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten          20012256                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             614.989201                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW             261.561746                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   5.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               3.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              1.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              58.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE  33920171468                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF   4331360000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT  38259106282                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_writebacks::samples    625304.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.inst::samples       524.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.data::samples    438423.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.data::samples    343762.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu2.data::samples    343844.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.data::samples    343794.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000019500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000335312000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds        34319                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds        34319                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState            2453886                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState            591445                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                     735188                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                    312652                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                  1470376                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                  625304                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                    23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      4.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     25.05                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5              1470376                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5              625304                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                 377189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                 383152                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                 195438                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                 194843                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                  94228                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                  92660                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                  40496                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                  39045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                  19121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                  17743                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                  6562                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                  5779                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                  2029                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                  1860                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                   114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                    94                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                 31171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                 31734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                 33918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                 34727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                 35936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                 35631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                 35794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                 35563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                 35290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                 35266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                 35133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                 34887                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                 34868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                 34809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                 34667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                 34611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                 34541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                 34766                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                  1264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                   605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                    62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                    44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples        34319                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean     40.367493                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::gmean    36.667544                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev    45.879699                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::0-127        34250     99.80%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::128-255           42      0.12%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::256-383           11      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::384-511            6      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::640-767            9      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::7680-7807            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total        34319                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples        34319                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     18.219616                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    18.184462                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     1.152938                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::16            2787      8.12%      8.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::17             231      0.67%      8.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18           25648     74.73%     83.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::19             301      0.88%     84.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::20            4181     12.18%     96.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::21              57      0.17%     96.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::22            1088      3.17%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::23               4      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::24              20      0.06%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::26               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total        34319                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                    736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys               47052032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys            20009728                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             614973726.31690025                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             261528704.87607458                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                  76509909500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                     73016.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::cpu0.inst        16768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu0.data     14029536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.data     11000384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu2.data     11003008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.data     11001408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::writebacks     20008928                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::cpu0.inst 219159.067197815893                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu0.data 183367129.232954293489                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.inst 1672.969978609282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.data 143775876.446670979261                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu2.data 143810172.331232458353                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.inst 836.484989304641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.data 143789260.206499844790                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::writebacks 261518248.813708275557                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::cpu0.inst          524                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu0.data       438446                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.data       343762                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu2.data       343844                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.data       343794                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::writebacks       625304                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::cpu0.inst     20418500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu0.data  21174910884                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.data  14993136480                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu2.data  16065082690                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.inst       148000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.data  15649084860                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::writebacks 1425829916751                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::cpu0.inst     38966.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu0.data     48295.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.data     43614.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu2.data     46722.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.inst     74000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.data     45518.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::writebacks   2280218.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::cpu0.inst        16768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu0.data     14030272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.data     11000384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu2.data     11003008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.data     11001408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total      47052032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu0.inst        16768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu1.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::total        16960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::writebacks     20009728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total     20009728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::cpu0.inst          262                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu0.data       219223                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.data       171881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu2.data       171922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.data       171897                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total         735188                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::writebacks       312652                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total        312652                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::cpu0.inst       219159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu0.data    183376749                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.inst         1673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.data    143775876                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu2.data    143810172                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.inst          836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.data    143789260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        614973726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu0.inst       219159                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu1.inst         1673                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu3.inst          836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::total       221669                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::writebacks    261528705                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total       261528705                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::writebacks    261528705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.inst       219159                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.data    183376749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.inst         1673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.data    143775876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu2.data    143810172                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.inst          836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.data    143789260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       876502431                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts             1470353                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts             625279                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0        91934                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1        91878                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2        92184                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3        92366                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4        91902                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5        91826                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6        91856                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7        91844                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8        91824                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9        91830                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10        91884                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11        91792                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12        91856                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13        91817                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14        91778                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15        91782                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0        39094                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1        39064                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2        39206                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3        39318                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4        39070                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5        39078                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6        39056                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7        39052                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8        39042                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9        39056                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10        39070                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11        39016                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12        39070                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13        39053                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14        39026                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15        39008                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat            38495855414                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat           2940706000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat       67902915414                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               26181.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          46181.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits             734630                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits            488858                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           49.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          78.18                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples       872144                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean    76.891229                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean    70.589272                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev    45.312637                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-63        13994      1.60%      1.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::64-127       772675     88.59%     90.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-191        39469      4.53%     94.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::192-255        20029      2.30%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-319        17202      1.97%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::320-383         8439      0.97%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-447          245      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::448-511           79      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-575           12      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total       872144                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead             47051296                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten          20008928                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             614.964107                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW             261.518249                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   5.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               3.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              1.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              58.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE  33966962004                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF   4331360000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT  38212315746                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3505313                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501520                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3342189                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                93                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2376420                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2376420                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3505313                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port      2201156                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port      2200656                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls2.port      2201091                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls3.port      2200959                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls4.port      2200952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls5.port      2200730                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls6.port      2200910                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls7.port      2200814                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     17607268                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17607268                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port     67075264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port     67057408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls2.port     67072384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls3.port     67066880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls4.port     67067776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls5.port     67059328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls6.port     67067392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls7.port     67061760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    536528192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536528192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               93                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5881826                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5881826    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5881826                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer10.occupancy         2953107472                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer11.occupancy         2952252736                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy         2952179419                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy         2952277348                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer14.occupancy         2952303136                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy         2952021361                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer8.occupancy          2953228925                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer9.occupancy          2952833592                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        29601312469                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11725535                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5846478                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            3508466                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      5003598                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2208                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6723292                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              169                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             169                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           2376815                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          2376815                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3019                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3505448                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7632                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      5266057                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          290                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      4125256                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          154                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      4124951                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          156                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      4124960                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               17649456                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       314368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    152487296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         9280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port    128015936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port    128010432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port    128010688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               536857984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5850543                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 160171584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          11734740                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001070                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.038677                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                11723907     99.91%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    9830      0.08%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     353      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     582      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                      68      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            11734740                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  76510637750                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4193458747                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2041482                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1316920725                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            64207                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy       1031587941                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            114953                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy        1031677682                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             65698                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy        1031589945                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11765260                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5880614                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4262                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            5853                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         5646                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          207                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
