Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 14 00:04:14 2020
| Host         : DESKTOP-SN7OKPI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopMultiplier_timing_summary_routed.rpt -pb TopMultiplier_timing_summary_routed.pb -rpx TopMultiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : TopMultiplier
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.872        0.000                      0                   32        3.050        0.000                      0                   32           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
v_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
v_clk               1.872        0.000                      0                   32        3.050        0.000                      0                   32                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  v_clk
  To Clock:  v_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.050ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[30]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        17.703ns  (logic 5.671ns (32.032%)  route 12.032ns (67.968%))
  Logic Levels:           26  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.339     2.292    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.358 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.501    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.520     3.021 f  result_out_OBUF[2]_inst_i_2/O[1]
                         net (fo=23, routed)          0.651     3.672    booth/pp01[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.158     3.830 r  result_out_OBUF[5]_inst_i_17/O
                         net (fo=2, routed)           0.367     4.197    result_out_OBUF[5]_inst_i_17_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.170     4.367 r  result_out_OBUF[5]_inst_i_10/O
                         net (fo=2, routed)           0.319     4.686    result_out_OBUF[5]_inst_i_10_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.065     4.751 f  result_out_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.339     5.090    result_out_OBUF[5]_inst_i_8_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.168     5.258 r  result_out_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           0.328     5.586    result_out_OBUF[5]_inst_i_7_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.053     5.639 f  result_out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.541     6.180    result_out_OBUF[7]_inst_i_2_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.065     6.245 r  result_out_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.371     6.616    result_out_OBUF[8]_inst_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I0_O)        0.168     6.784 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.326     7.110    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.163 r  result_out_OBUF[9]_inst_i_7/O
                         net (fo=2, routed)           0.470     7.634    result_out_OBUF[9]_inst_i_7_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.687 r  result_out_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.386     8.073    result_out_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.126 r  result_out_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.523     8.648    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.701 r  result_out_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.450     9.151    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.053     9.204 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.347     9.551    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.604 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340     9.944    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.056    10.000 r  result_out_OBUF[18]_inst_i_2/O
                         net (fo=8, routed)           0.605    10.605    result_out_OBUF[18]_inst_i_2_n_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I3_O)        0.168    10.773 r  result_out_OBUF[24]_inst_i_15/O
                         net (fo=2, routed)           0.315    11.088    result_out_OBUF[24]_inst_i_15_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I3_O)        0.053    11.141 r  result_out_OBUF[26]_inst_i_11/O
                         net (fo=3, routed)           0.408    11.549    result_out_OBUF[26]_inst_i_11_n_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.053    11.602 r  result_out_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.636    12.238    result_out_OBUF[26]_inst_i_6_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.053    12.291 f  result_out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.437    12.728    result_out_OBUF[27]_inst_i_2_n_0
    SLICE_X47Y82         LUT3 (Prop_lut3_I0_O)        0.067    12.795 f  result_out_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.320    13.115    result_out_OBUF[28]_inst_i_4_n_0
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.170    13.285 f  result_out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.344    13.629    result_out_OBUF[29]_inst_i_2_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.070    13.699 r  result_out_OBUF[31]_inst_i_3/O
                         net (fo=2, routed)           0.243    13.942    result_out_OBUF[31]_inst_i_3_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I0_O)        0.169    14.111 r  result_out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.484    15.595    result_out_OBUF[30]
    AJ29                 OBUF (Prop_obuf_I_O)         2.308    17.903 r  result_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    17.903    result_out[30]
    AJ29                                                              r  result_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.903    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[31]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        17.585ns  (logic 5.684ns (32.322%)  route 11.901ns (67.678%))
  Logic Levels:           26  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.339     2.292    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.358 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.501    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.520     3.021 f  result_out_OBUF[2]_inst_i_2/O[1]
                         net (fo=23, routed)          0.651     3.672    booth/pp01[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.158     3.830 r  result_out_OBUF[5]_inst_i_17/O
                         net (fo=2, routed)           0.367     4.197    result_out_OBUF[5]_inst_i_17_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.170     4.367 r  result_out_OBUF[5]_inst_i_10/O
                         net (fo=2, routed)           0.319     4.686    result_out_OBUF[5]_inst_i_10_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.065     4.751 f  result_out_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.339     5.090    result_out_OBUF[5]_inst_i_8_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.168     5.258 r  result_out_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           0.328     5.586    result_out_OBUF[5]_inst_i_7_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.053     5.639 f  result_out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.541     6.180    result_out_OBUF[7]_inst_i_2_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.065     6.245 r  result_out_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.371     6.616    result_out_OBUF[8]_inst_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I0_O)        0.168     6.784 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.326     7.110    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.163 r  result_out_OBUF[9]_inst_i_7/O
                         net (fo=2, routed)           0.470     7.634    result_out_OBUF[9]_inst_i_7_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.687 r  result_out_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.386     8.073    result_out_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.126 r  result_out_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.523     8.648    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.701 r  result_out_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.450     9.151    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.053     9.204 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.347     9.551    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.604 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340     9.944    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.056    10.000 r  result_out_OBUF[18]_inst_i_2/O
                         net (fo=8, routed)           0.605    10.605    result_out_OBUF[18]_inst_i_2_n_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I3_O)        0.168    10.773 r  result_out_OBUF[24]_inst_i_15/O
                         net (fo=2, routed)           0.315    11.088    result_out_OBUF[24]_inst_i_15_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I3_O)        0.053    11.141 r  result_out_OBUF[26]_inst_i_11/O
                         net (fo=3, routed)           0.408    11.549    result_out_OBUF[26]_inst_i_11_n_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.053    11.602 r  result_out_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.636    12.238    result_out_OBUF[26]_inst_i_6_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.053    12.291 f  result_out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.437    12.728    result_out_OBUF[27]_inst_i_2_n_0
    SLICE_X47Y82         LUT3 (Prop_lut3_I0_O)        0.067    12.795 f  result_out_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.320    13.115    result_out_OBUF[28]_inst_i_4_n_0
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.170    13.285 f  result_out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.344    13.629    result_out_OBUF[29]_inst_i_2_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.070    13.699 r  result_out_OBUF[31]_inst_i_3/O
                         net (fo=2, routed)           0.239    13.938    result_out_OBUF[31]_inst_i_3_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.169    14.107 r  result_out_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           1.357    15.464    result_out_OBUF[31]
    AN30                 OBUF (Prop_obuf_I_O)         2.321    17.785 r  result_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.785    result_out[31]
    AN30                                                              r  result_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.785    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[28]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        17.214ns  (logic 5.456ns (31.693%)  route 11.758ns (68.307%))
  Logic Levels:           24  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.339     2.292    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.358 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.501    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.520     3.021 f  result_out_OBUF[2]_inst_i_2/O[1]
                         net (fo=23, routed)          0.651     3.672    booth/pp01[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.158     3.830 r  result_out_OBUF[5]_inst_i_17/O
                         net (fo=2, routed)           0.367     4.197    result_out_OBUF[5]_inst_i_17_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.170     4.367 r  result_out_OBUF[5]_inst_i_10/O
                         net (fo=2, routed)           0.319     4.686    result_out_OBUF[5]_inst_i_10_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.065     4.751 f  result_out_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.339     5.090    result_out_OBUF[5]_inst_i_8_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.168     5.258 r  result_out_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           0.328     5.586    result_out_OBUF[5]_inst_i_7_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.053     5.639 f  result_out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.541     6.180    result_out_OBUF[7]_inst_i_2_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.065     6.245 r  result_out_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.371     6.616    result_out_OBUF[8]_inst_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I0_O)        0.168     6.784 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.326     7.110    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.163 r  result_out_OBUF[9]_inst_i_7/O
                         net (fo=2, routed)           0.470     7.634    result_out_OBUF[9]_inst_i_7_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.687 r  result_out_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.386     8.073    result_out_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.126 r  result_out_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.523     8.648    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.701 r  result_out_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.450     9.151    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.053     9.204 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.347     9.551    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.604 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340     9.944    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.056    10.000 r  result_out_OBUF[18]_inst_i_2/O
                         net (fo=8, routed)           0.605    10.605    result_out_OBUF[18]_inst_i_2_n_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I3_O)        0.168    10.773 r  result_out_OBUF[24]_inst_i_15/O
                         net (fo=2, routed)           0.315    11.088    result_out_OBUF[24]_inst_i_15_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I3_O)        0.053    11.141 r  result_out_OBUF[26]_inst_i_11/O
                         net (fo=3, routed)           0.408    11.549    result_out_OBUF[26]_inst_i_11_n_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.053    11.602 f  result_out_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.636    12.238    result_out_OBUF[26]_inst_i_6_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.053    12.291 r  result_out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.437    12.728    result_out_OBUF[27]_inst_i_2_n_0
    SLICE_X47Y82         LUT3 (Prop_lut3_I0_O)        0.067    12.795 r  result_out_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.611    13.406    result_out_OBUF[28]_inst_i_4_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.170    13.576 r  result_out_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           1.506    15.082    result_out_OBUF[28]
    AL31                 OBUF (Prop_obuf_I_O)         2.332    17.414 r  result_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    17.414    result_out[28]
    AL31                                                              r  result_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[29]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        17.197ns  (logic 5.486ns (31.898%)  route 11.711ns (68.102%))
  Logic Levels:           25  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.339     2.292    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.358 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.501    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.520     3.021 f  result_out_OBUF[2]_inst_i_2/O[1]
                         net (fo=23, routed)          0.651     3.672    booth/pp01[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.158     3.830 r  result_out_OBUF[5]_inst_i_17/O
                         net (fo=2, routed)           0.367     4.197    result_out_OBUF[5]_inst_i_17_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.170     4.367 r  result_out_OBUF[5]_inst_i_10/O
                         net (fo=2, routed)           0.319     4.686    result_out_OBUF[5]_inst_i_10_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.065     4.751 f  result_out_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.339     5.090    result_out_OBUF[5]_inst_i_8_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.168     5.258 r  result_out_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           0.328     5.586    result_out_OBUF[5]_inst_i_7_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.053     5.639 f  result_out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.541     6.180    result_out_OBUF[7]_inst_i_2_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.065     6.245 r  result_out_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.371     6.616    result_out_OBUF[8]_inst_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I0_O)        0.168     6.784 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.326     7.110    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.163 r  result_out_OBUF[9]_inst_i_7/O
                         net (fo=2, routed)           0.470     7.634    result_out_OBUF[9]_inst_i_7_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.687 r  result_out_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.386     8.073    result_out_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.126 r  result_out_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.523     8.648    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.701 r  result_out_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.450     9.151    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.053     9.204 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.347     9.551    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.604 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340     9.944    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.056    10.000 r  result_out_OBUF[18]_inst_i_2/O
                         net (fo=8, routed)           0.605    10.605    result_out_OBUF[18]_inst_i_2_n_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I3_O)        0.168    10.773 r  result_out_OBUF[24]_inst_i_15/O
                         net (fo=2, routed)           0.315    11.088    result_out_OBUF[24]_inst_i_15_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I3_O)        0.053    11.141 r  result_out_OBUF[26]_inst_i_11/O
                         net (fo=3, routed)           0.408    11.549    result_out_OBUF[26]_inst_i_11_n_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.053    11.602 f  result_out_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.636    12.238    result_out_OBUF[26]_inst_i_6_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.053    12.291 r  result_out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.437    12.728    result_out_OBUF[27]_inst_i_2_n_0
    SLICE_X47Y82         LUT3 (Prop_lut3_I0_O)        0.067    12.795 r  result_out_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.320    13.115    result_out_OBUF[28]_inst_i_4_n_0
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.170    13.285 r  result_out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.344    13.629    result_out_OBUF[29]_inst_i_2_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I0_O)        0.053    13.682 r  result_out_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           1.406    15.088    result_out_OBUF[29]
    AK29                 OBUF (Prop_obuf_I_O)         2.309    17.397 r  result_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    17.397    result_out[29]
    AK29                                                              r  result_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.397    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[27]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        16.921ns  (logic 5.439ns (32.146%)  route 11.482ns (67.854%))
  Logic Levels:           24  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=10 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.339     2.292    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.358 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.501    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.520     3.021 f  result_out_OBUF[2]_inst_i_2/O[1]
                         net (fo=23, routed)          0.651     3.672    booth/pp01[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.158     3.830 r  result_out_OBUF[5]_inst_i_17/O
                         net (fo=2, routed)           0.367     4.197    result_out_OBUF[5]_inst_i_17_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.170     4.367 r  result_out_OBUF[5]_inst_i_10/O
                         net (fo=2, routed)           0.319     4.686    result_out_OBUF[5]_inst_i_10_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.065     4.751 f  result_out_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.339     5.090    result_out_OBUF[5]_inst_i_8_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.168     5.258 r  result_out_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           0.328     5.586    result_out_OBUF[5]_inst_i_7_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.053     5.639 f  result_out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.541     6.180    result_out_OBUF[7]_inst_i_2_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.065     6.245 r  result_out_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.371     6.616    result_out_OBUF[8]_inst_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I0_O)        0.168     6.784 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.326     7.110    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.163 r  result_out_OBUF[9]_inst_i_7/O
                         net (fo=2, routed)           0.470     7.634    result_out_OBUF[9]_inst_i_7_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.687 r  result_out_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.386     8.073    result_out_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.126 r  result_out_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.523     8.648    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.701 r  result_out_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.450     9.151    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.053     9.204 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.347     9.551    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.604 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340     9.944    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053     9.997 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.312    10.309    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.362 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.428    10.790    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.056    10.846 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.477    11.323    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.491 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    11.841    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    11.894 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.459    12.353    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.056    12.409 r  result_out_OBUF[29]_inst_i_3/O
                         net (fo=6, routed)           0.676    13.085    result_out_OBUF[29]_inst_i_3_n_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I1_O)        0.168    13.253 r  result_out_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           1.539    14.792    result_out_OBUF[27]
    AM31                 OBUF (Prop_obuf_I_O)         2.329    17.121 r  result_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    17.121    result_out[27]
    AM31                                                              r  result_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -17.121    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[25]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        16.759ns  (logic 5.418ns (32.329%)  route 11.341ns (67.671%))
  Logic Levels:           24  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=10 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.339     2.292    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.358 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.501    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.520     3.021 f  result_out_OBUF[2]_inst_i_2/O[1]
                         net (fo=23, routed)          0.651     3.672    booth/pp01[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.158     3.830 r  result_out_OBUF[5]_inst_i_17/O
                         net (fo=2, routed)           0.367     4.197    result_out_OBUF[5]_inst_i_17_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.170     4.367 r  result_out_OBUF[5]_inst_i_10/O
                         net (fo=2, routed)           0.319     4.686    result_out_OBUF[5]_inst_i_10_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.065     4.751 f  result_out_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.339     5.090    result_out_OBUF[5]_inst_i_8_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.168     5.258 r  result_out_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           0.328     5.586    result_out_OBUF[5]_inst_i_7_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.053     5.639 f  result_out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.541     6.180    result_out_OBUF[7]_inst_i_2_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.065     6.245 r  result_out_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.371     6.616    result_out_OBUF[8]_inst_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I0_O)        0.168     6.784 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.326     7.110    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.163 r  result_out_OBUF[9]_inst_i_7/O
                         net (fo=2, routed)           0.470     7.634    result_out_OBUF[9]_inst_i_7_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.687 r  result_out_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.386     8.073    result_out_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.126 r  result_out_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.523     8.648    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.701 r  result_out_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.450     9.151    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.053     9.204 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.347     9.551    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.604 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340     9.944    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053     9.997 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.312    10.309    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.362 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.428    10.790    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.056    10.846 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.477    11.323    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.491 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    11.841    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    11.894 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.459    12.353    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.056    12.409 r  result_out_OBUF[29]_inst_i_3/O
                         net (fo=6, routed)           0.430    12.839    result_out_OBUF[29]_inst_i_3_n_0
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.168    13.007 r  result_out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           1.644    14.652    result_out_OBUF[25]
    AL30                 OBUF (Prop_obuf_I_O)         2.307    16.959 r  result_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.959    result_out[25]
    AL30                                                              r  result_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.959    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[26]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        16.387ns  (logic 5.418ns (33.065%)  route 10.968ns (66.935%))
  Logic Levels:           24  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=11 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.339     2.292    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.358 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.501    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.520     3.021 f  result_out_OBUF[2]_inst_i_2/O[1]
                         net (fo=23, routed)          0.651     3.672    booth/pp01[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.158     3.830 r  result_out_OBUF[5]_inst_i_17/O
                         net (fo=2, routed)           0.367     4.197    result_out_OBUF[5]_inst_i_17_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.170     4.367 r  result_out_OBUF[5]_inst_i_10/O
                         net (fo=2, routed)           0.319     4.686    result_out_OBUF[5]_inst_i_10_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.065     4.751 f  result_out_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.339     5.090    result_out_OBUF[5]_inst_i_8_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.168     5.258 r  result_out_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           0.328     5.586    result_out_OBUF[5]_inst_i_7_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.053     5.639 f  result_out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.541     6.180    result_out_OBUF[7]_inst_i_2_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.065     6.245 r  result_out_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.371     6.616    result_out_OBUF[8]_inst_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I0_O)        0.168     6.784 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.326     7.110    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.163 r  result_out_OBUF[9]_inst_i_7/O
                         net (fo=2, routed)           0.470     7.634    result_out_OBUF[9]_inst_i_7_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.687 r  result_out_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.386     8.073    result_out_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.126 r  result_out_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.523     8.648    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.701 r  result_out_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.450     9.151    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.053     9.204 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.347     9.551    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.604 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340     9.944    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053     9.997 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.312    10.309    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.362 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.428    10.790    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.056    10.846 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.477    11.323    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.491 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    11.841    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    11.894 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.459    12.353    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.056    12.409 r  result_out_OBUF[29]_inst_i_3/O
                         net (fo=6, routed)           0.252    12.661    result_out_OBUF[29]_inst_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.168    12.829 r  result_out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           1.450    14.279    result_out_OBUF[26]
    AL29                 OBUF (Prop_obuf_I_O)         2.307    16.587 r  result_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    16.587    result_out[26]
    AL29                                                              r  result_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[24]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        16.158ns  (logic 5.234ns (32.395%)  route 10.923ns (67.605%))
  Logic Levels:           23  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=10 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.339     2.292    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.358 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.501    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.520     3.021 f  result_out_OBUF[2]_inst_i_2/O[1]
                         net (fo=23, routed)          0.651     3.672    booth/pp01[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.158     3.830 r  result_out_OBUF[5]_inst_i_17/O
                         net (fo=2, routed)           0.367     4.197    result_out_OBUF[5]_inst_i_17_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.170     4.367 r  result_out_OBUF[5]_inst_i_10/O
                         net (fo=2, routed)           0.319     4.686    result_out_OBUF[5]_inst_i_10_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.065     4.751 f  result_out_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.339     5.090    result_out_OBUF[5]_inst_i_8_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.168     5.258 r  result_out_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           0.328     5.586    result_out_OBUF[5]_inst_i_7_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.053     5.639 f  result_out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.541     6.180    result_out_OBUF[7]_inst_i_2_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.065     6.245 r  result_out_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.371     6.616    result_out_OBUF[8]_inst_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I0_O)        0.168     6.784 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.326     7.110    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.163 r  result_out_OBUF[9]_inst_i_7/O
                         net (fo=2, routed)           0.470     7.634    result_out_OBUF[9]_inst_i_7_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.687 r  result_out_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.386     8.073    result_out_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.126 r  result_out_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.523     8.648    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.701 r  result_out_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.450     9.151    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.053     9.204 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.347     9.551    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.604 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340     9.944    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053     9.997 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.312    10.309    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.362 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.428    10.790    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.056    10.846 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.477    11.323    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.491 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    11.841    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    11.894 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.459    12.353    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.053    12.406 r  result_out_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           1.657    14.063    result_out_OBUF[24]
    AK28                 OBUF (Prop_obuf_I_O)         2.295    16.358 r  result_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    16.358    result_out[24]
    AK28                                                              r  result_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.358    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[23]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        16.124ns  (logic 5.234ns (32.461%)  route 10.890ns (67.539%))
  Logic Levels:           23  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=10 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.339     2.292    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.358 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.501    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.520     3.021 f  result_out_OBUF[2]_inst_i_2/O[1]
                         net (fo=23, routed)          0.651     3.672    booth/pp01[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.158     3.830 r  result_out_OBUF[5]_inst_i_17/O
                         net (fo=2, routed)           0.367     4.197    result_out_OBUF[5]_inst_i_17_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.170     4.367 r  result_out_OBUF[5]_inst_i_10/O
                         net (fo=2, routed)           0.319     4.686    result_out_OBUF[5]_inst_i_10_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.065     4.751 f  result_out_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.339     5.090    result_out_OBUF[5]_inst_i_8_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.168     5.258 r  result_out_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           0.328     5.586    result_out_OBUF[5]_inst_i_7_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.053     5.639 f  result_out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.541     6.180    result_out_OBUF[7]_inst_i_2_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.065     6.245 r  result_out_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.371     6.616    result_out_OBUF[8]_inst_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I0_O)        0.168     6.784 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.326     7.110    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.163 r  result_out_OBUF[9]_inst_i_7/O
                         net (fo=2, routed)           0.470     7.634    result_out_OBUF[9]_inst_i_7_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.687 r  result_out_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.386     8.073    result_out_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.126 r  result_out_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.523     8.648    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.701 r  result_out_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.450     9.151    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.053     9.204 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.347     9.551    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.604 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340     9.944    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053     9.997 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.312    10.309    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.362 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.428    10.790    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.056    10.846 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.477    11.323    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.491 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.350    11.841    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I2_O)        0.053    11.894 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.327    12.221    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.053    12.274 r  result_out_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           1.756    14.030    result_out_OBUF[23]
    AL28                 OBUF (Prop_obuf_I_O)         2.294    16.324 r  result_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.324    result_out[23]
    AL28                                                              r  result_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[21]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        15.803ns  (logic 5.180ns (32.779%)  route 10.623ns (67.221%))
  Logic Levels:           22  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=9 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          1.339     2.292    x_in_IBUF[0]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.066     2.358 r  result_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.143     2.501    booth/p_0_in[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.520     3.021 f  result_out_OBUF[2]_inst_i_2/O[1]
                         net (fo=23, routed)          0.651     3.672    booth/pp01[2]
    SLICE_X45Y81         LUT4 (Prop_lut4_I3_O)        0.158     3.830 r  result_out_OBUF[5]_inst_i_17/O
                         net (fo=2, routed)           0.367     4.197    result_out_OBUF[5]_inst_i_17_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.170     4.367 r  result_out_OBUF[5]_inst_i_10/O
                         net (fo=2, routed)           0.319     4.686    result_out_OBUF[5]_inst_i_10_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.065     4.751 f  result_out_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.339     5.090    result_out_OBUF[5]_inst_i_8_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.168     5.258 r  result_out_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           0.328     5.586    result_out_OBUF[5]_inst_i_7_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.053     5.639 f  result_out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.541     6.180    result_out_OBUF[7]_inst_i_2_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.065     6.245 r  result_out_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.371     6.616    result_out_OBUF[8]_inst_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I0_O)        0.168     6.784 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.326     7.110    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.163 r  result_out_OBUF[9]_inst_i_7/O
                         net (fo=2, routed)           0.470     7.634    result_out_OBUF[9]_inst_i_7_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.053     7.687 r  result_out_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.386     8.073    result_out_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.126 r  result_out_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.523     8.648    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.053     8.701 r  result_out_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.450     9.151    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.053     9.204 r  result_out_OBUF[17]_inst_i_2/O
                         net (fo=4, routed)           0.347     9.551    result_out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.053     9.604 r  result_out_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.340     9.944    result_out_OBUF[18]_inst_i_10_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.053     9.997 f  result_out_OBUF[17]_inst_i_6/O
                         net (fo=2, routed)           0.312    10.309    result_out_OBUF[17]_inst_i_6_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.362 f  result_out_OBUF[18]_inst_i_5/O
                         net (fo=2, routed)           0.428    10.790    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.056    10.846 f  result_out_OBUF[20]_inst_i_4/O
                         net (fo=3, routed)           0.477    11.323    result_out_OBUF[20]_inst_i_4_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.168    11.491 r  result_out_OBUF[22]_inst_i_4/O
                         net (fo=3, routed)           0.354    11.845    result_out_OBUF[22]_inst_i_4_n_0
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.053    11.898 r  result_out_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           1.812    13.710    result_out_OBUF[21]
    AK27                 OBUF (Prop_obuf_I_O)         2.293    16.003 r  result_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000    16.003    result_out[21]
    AK27                                                              r  result_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.003    
  -------------------------------------------------------------------
                         slack                                  3.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.050ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[1]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.315ns (49.139%)  route 1.361ns (50.861%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          0.564     0.917    x_in_IBUF[0]
    SLICE_X47Y81         LUT4 (Prop_lut4_I0_O)        0.028     0.945 r  result_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.797     1.742    result_out_OBUF[1]
    AP27                 OBUF (Prop_obuf_I_O)         1.133     2.875 r  result_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.875    result_out[1]
    AP27                                                              r  result_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[0]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.258ns (46.149%)  route 1.468ns (53.851%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          0.671     1.024    x_in_IBUF[0]
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.028     1.052 r  result_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.797     1.849    result_out_OBUF[0]
    AF24                 OBUF (Prop_obuf_I_O)         1.077     2.926 r  result_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.926    result_out[0]
    AF24                                                              r  result_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.244ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[3]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 1.317ns (45.910%)  route 1.552ns (54.090%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          0.728     1.082    x_in_IBUF[0]
    SLICE_X45Y81         LUT6 (Prop_lut6_I2_O)        0.028     1.110 r  result_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.824     1.933    result_out_OBUF[3]
    AP26                 OBUF (Prop_obuf_I_O)         1.136     3.069 r  result_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.069    result_out[3]
    AP26                                                              r  result_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.254ns  (arrival time - required time)
  Source:                 x_in[15]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[22]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 1.365ns (47.421%)  route 1.514ns (52.579%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AN34                                              0.000     0.200 f  x_in[15] (IN)
                         net (fo=0)                   0.000     0.200    x_in[15]
    AN34                 IBUF (Prop_ibuf_I_O)         0.183     0.383 f  x_in_IBUF[15]_inst/O
                         net (fo=31, routed)          0.795     1.178    x_in_IBUF[15]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.028     1.206 r  result_out_OBUF[22]_inst_i_2/O
                         net (fo=6, routed)           0.151     1.357    result_out_OBUF[22]_inst_i_2_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.028     1.385 r  result_out_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.568     1.952    result_out_OBUF[22]
    AK26                 OBUF (Prop_obuf_I_O)         1.126     3.079 r  result_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.079    result_out[22]
    AK26                                                              r  result_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.279ns  (arrival time - required time)
  Source:                 x_in[1]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[5]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.339ns (46.107%)  route 1.565ns (53.893%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AK31                                              0.000     0.200 r  x_in[1] (IN)
                         net (fo=0)                   0.000     0.200    x_in[1]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.344 r  x_in_IBUF[1]_inst/O
                         net (fo=24, routed)          0.625     0.969    x_in_IBUF[1]
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.028     0.997 r  result_out_OBUF[5]_inst_i_6/O
                         net (fo=5, routed)           0.129     1.126    result_out_OBUF[5]_inst_i_6_n_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I4_O)        0.028     1.154 r  result_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.811     1.965    result_out_OBUF[5]
    AN28                 OBUF (Prop_obuf_I_O)         1.139     3.104 r  result_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.104    result_out[5]
    AN28                                                              r  result_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.310ns  (arrival time - required time)
  Source:                 y_in[4]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[21]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 1.281ns (43.635%)  route 1.654ns (56.365%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AC25                                              0.000     0.200 r  y_in[4] (IN)
                         net (fo=0)                   0.000     0.200    y_in[4]
    AC25                 IBUF (Prop_ibuf_I_O)         0.098     0.298 r  y_in_IBUF[4]_inst/O
                         net (fo=51, routed)          0.808     1.106    y_in_IBUF[4]
    SLICE_X45Y85         LUT6 (Prop_lut6_I3_O)        0.028     1.134 r  result_out_OBUF[22]_inst_i_5/O
                         net (fo=3, routed)           0.187     1.321    result_out_OBUF[22]_inst_i_5_n_0
    SLICE_X45Y84         LUT3 (Prop_lut3_I2_O)        0.028     1.349 r  result_out_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.659     2.008    result_out_OBUF[21]
    AK27                 OBUF (Prop_obuf_I_O)         1.127     3.135 r  result_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.135    result_out[21]
    AK27                                                              r  result_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.342ns  (arrival time - required time)
  Source:                 x_in[15]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[26]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.380ns (46.501%)  route 1.587ns (53.499%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AN34                                              0.000     0.200 f  x_in[15] (IN)
                         net (fo=0)                   0.000     0.200    x_in[15]
    AN34                 IBUF (Prop_ibuf_I_O)         0.183     0.383 f  x_in_IBUF[15]_inst/O
                         net (fo=31, routed)          0.778     1.161    x_in_IBUF[15]
    SLICE_X47Y87         LUT4 (Prop_lut4_I1_O)        0.028     1.189 r  result_out_OBUF[26]_inst_i_2/O
                         net (fo=7, routed)           0.322     1.511    result_out_OBUF[26]_inst_i_2_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.028     1.539 r  result_out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.026    result_out_OBUF[26]
    AL29                 OBUF (Prop_obuf_I_O)         1.141     3.167 r  result_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.167    result_out[26]
    AL29                                                              r  result_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.355ns  (arrival time - required time)
  Source:                 y_in[8]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[25]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 1.329ns (44.595%)  route 1.651ns (55.405%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AE26                                              0.000     0.200 r  y_in[8] (IN)
                         net (fo=0)                   0.000     0.200    y_in[8]
    AE26                 IBUF (Prop_ibuf_I_O)         0.132     0.332 r  y_in_IBUF[8]_inst/O
                         net (fo=41, routed)          0.969     1.302    y_in_IBUF[8]
    SLICE_X45Y83         LUT6 (Prop_lut6_I2_O)        0.028     1.330 r  result_out_OBUF[26]_inst_i_4/O
                         net (fo=4, routed)           0.109     1.438    result_out_OBUF[26]_inst_i_4_n_0
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.028     1.466 r  result_out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           0.572     2.039    result_out_OBUF[25]
    AL30                 OBUF (Prop_obuf_I_O)         1.141     3.180 r  result_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.180    result_out[25]
    AL30                                                              r  result_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.363ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[9]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 1.391ns (46.552%)  route 1.597ns (53.448%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=33, routed)          0.611     0.964    x_in_IBUF[0]
    SLICE_X44Y82         LUT6 (Prop_lut6_I4_O)        0.028     0.992 r  result_out_OBUF[9]_inst_i_12/O
                         net (fo=2, routed)           0.065     1.057    result_out_OBUF[9]_inst_i_12_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I4_O)        0.028     1.085 r  result_out_OBUF[9]_inst_i_2/O
                         net (fo=6, routed)           0.189     1.274    result_out_OBUF[9]_inst_i_2_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.028     1.302 r  result_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.034    result_out_OBUF[9]
    AP29                 OBUF (Prop_obuf_I_O)         1.154     3.188 r  result_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.188    result_out[9]
    AP29                                                              r  result_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.376ns  (arrival time - required time)
  Source:                 y_in[2]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[20]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 1.270ns (42.302%)  route 1.732ns (57.698%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AC24                                              0.000     0.200 r  y_in[2] (IN)
                         net (fo=0)                   0.000     0.200    y_in[2]
    AC24                 IBUF (Prop_ibuf_I_O)         0.099     0.299 r  y_in_IBUF[2]_inst/O
                         net (fo=42, routed)          0.868     1.167    y_in_IBUF[2]
    SLICE_X45Y85         LUT6 (Prop_lut6_I3_O)        0.028     1.195 r  result_out_OBUF[20]_inst_i_5/O
                         net (fo=3, routed)           0.201     1.396    result_out_OBUF[20]_inst_i_5_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I3_O)        0.028     1.424 r  result_out_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.662     2.086    result_out_OBUF[20]
    AJ26                 OBUF (Prop_obuf_I_O)         1.115     3.201 r  result_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.201    result_out[20]
    AJ26                                                              r  result_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  3.376    






