INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:59:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.992ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 2.317ns (33.895%)  route 4.519ns (66.105%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2853, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X26Y63         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y63         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf0/operator/sigProdExt_c2_reg[8]/Q
                         net (fo=1, routed)           0.506     1.230    mulf0/operator/sigProdExt_c2[8]
    SLICE_X25Y63         LUT6 (Prop_lut6_I1_O)        0.043     1.273 r  mulf0/operator/level5_c1[6]_i_9/O
                         net (fo=1, routed)           0.365     1.639    mulf0/operator/level5_c1[6]_i_9_n_0
    SLICE_X27Y64         LUT5 (Prop_lut5_I4_O)        0.043     1.682 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.682    mulf0/operator/RoundingAdder/S[0]
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.933 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.933    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.982 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.982    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.031 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.031    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.080 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.080    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.129 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.129    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.178 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.178    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.323 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/O[3]
                         net (fo=6, routed)           0.388     2.711    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X28Y70         LUT4 (Prop_lut4_I1_O)        0.120     2.831 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_11/O
                         net (fo=1, routed)           0.166     2.997    mulf0/operator/RoundingAdder/level4_c1[9]_i_11_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I4_O)        0.043     3.040 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=34, routed)          0.259     3.299    mulf0/operator/RoundingAdder/level4_c1[9]_i_10_n_0
    SLICE_X28Y68         LUT5 (Prop_lut5_I4_O)        0.043     3.342 r  mulf0/operator/RoundingAdder/level4_c1[8]_i_6/O
                         net (fo=5, routed)           0.408     3.750    mulf0/operator/RoundingAdder/level4_c1[8]_i_6_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I1_O)        0.043     3.793 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_7/O
                         net (fo=21, routed)          0.342     4.136    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X28Y69         LUT6 (Prop_lut6_I1_O)        0.043     4.179 r  mulf0/operator/RoundingAdder/level4_c1[11]_i_3/O
                         net (fo=5, routed)           0.307     4.486    control_merge1/tehb/control/excExpFracY_c0[9]
    SLICE_X26Y69         LUT6 (Prop_lut6_I5_O)        0.043     4.529 r  control_merge1/tehb/control/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.356     4.885    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.147 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.147    addf0/operator/ltOp_carry__0_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.196 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.196    addf0/operator/ltOp_carry__1_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.245 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.245    addf0/operator/ltOp_carry__2_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.372 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.299     5.671    control_merge1/tehb/control/CO[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.130     5.801 r  control_merge1/tehb/control/i__carry__0_i_3/O
                         net (fo=1, routed)           0.267     6.068    addf0/operator/p_1_in[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.261     6.329 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.322     6.652    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X30Y73         LUT6 (Prop_lut6_I5_O)        0.118     6.770 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.176     6.946    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.043     6.989 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.355     7.344    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X29Y74         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=2853, unset)         0.483     4.683    addf0/operator/RightShifterComponent/clk
    SLICE_X29Y74         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.295     4.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                 -2.992    




