library ieee;
use ieee.std_logic_1164.all;
entity key_filter_tb is
end key_filter_tb;
architecture tb of key_filter_tb is
	
	component key_filter is
		port(
		sys_clk: in std_logic;
		sys_rst_n: in std_logic;
		key_in: in std_logic;
		key_flag: out std_logic
	);
	end component;
	signal sys_rst_n, key_in, key_flag: std_logic;
	signal sys_clk: std_logic;
	begin
		kf: key_filter  port map(sys_clk,
												sys_rst_n,
												key_in,
												key_flag
												);
		sys_clk<=not sys_clk after 0.5ns;
		sys_rst_n<='0', '1' after 5ns;
		key_in<='0','1' after 1ns, '0' after 3ns, 
		'1' after 3.5ns, '0' after 5ns, '1' after 15ns,
		'0' after 16ns, '1' after 16.5ns, '0' after 17ns,
			'1' after 18ns;
		
end tb;