/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* dynports =  1  *)
(* src = "dut.sv:2.1-35.10" *)
module sync_rom(clk, address_in, data_out);
  (* src = "dut.sv:4.36-4.46" *)
  input [9:0] address_in;
  wire [9:0] address_in;
  (* src = "dut.sv:3.37-3.40" *)
  input clk;
  wire clk;
  (* src = "dut.sv:5.36-5.44" *)
  output [7:0] data_out;
  wire [7:0] data_out;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:10.15-10.25" *)
  wire [7:0] data_out_r;
  (* src = "dut.sv:13.12-13.13" *)
  wire [31:0] j;
  wire [7:0] memrd_memory_DATA;
  assign data_out = 8'hxx;
  assign data_out_r = 8'hxx;
  assign j = 32'd663114306;
  assign memrd_memory_DATA = 8'hxx;
endmodule
