// Seed: 1615918892
module module_0;
  assign id_1 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wor id_5
);
  wor id_7 = id_3;
  supply0 id_8;
  wire id_9;
  module_0 modCall_1 ();
  assign id_8 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_3 <= 1'b0;
    $display;
  end
  module_0 modCall_1 ();
endmodule
