{"position": "Senior Design Automation Engineer", "company": "Intel Corporation", "profiles": ["Experience Senior Design Automation Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Penang, Malaysia Responsibilities: \n \n\u2022\tDevelop analog routing constraints tools. \n\u2022\tDevelop analog based layout routing tools. \n\u2022\tDevelop custom layout design tools. \n\u2022\tDevelop custom layout stream-out & conversion tools. \n \nAccomplishments:  \n \n\u2022\tHorizontal movement in role & responsibilities from physical layout verification into physical layout design tools development domain. \n\u2022\tEnhanced grasp of VLSI layout design's design automation in both design enablement & verification domain. Senior Design Automation Engineer Altera November 2008  \u2013  October 2013  (5 years) Penang, Malaysia Responsibilities: \n\u2022\tDevelop and define VLSI layout design and Physical Verification methodology and flows for Layout Verification including DRC and LVS. \n\u2022\tDevelop and maintain verification tools/programs for layout design verifications, and design automation tools to ease designer\u2019s effort. \n\u2022\tProvide solution and support to layout design group in terms of fixing complicated design rule violations.  \n\u2022\tEvaluate new software solutions provided by external vendors and communicate on software bugs discovered and fixes needed. \n \n \nAccomplishments: \n\u2022\tExperienced in overall LV methodologies.  \n\u2022\t14nm test chip sole engineer for Layout Verification setup, development & support.  \n\u2022\tAccomplished experience in 14nm, 20nm, 28nm and 45nm Physical Verification Domain. \n\u2022\tDefine and develop novel antenna ratio matching check for matched transistor, to ensure matching performance. This is also the basis for Master degree\u2019s research dissertation. Development Engineer Philips Lumileds August 2007  \u2013  November 2008  (1 year 4 months) Senior Design Automation Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Penang, Malaysia Responsibilities: \n \n\u2022\tDevelop analog routing constraints tools. \n\u2022\tDevelop analog based layout routing tools. \n\u2022\tDevelop custom layout design tools. \n\u2022\tDevelop custom layout stream-out & conversion tools. \n \nAccomplishments:  \n \n\u2022\tHorizontal movement in role & responsibilities from physical layout verification into physical layout design tools development domain. \n\u2022\tEnhanced grasp of VLSI layout design's design automation in both design enablement & verification domain. Senior Design Automation Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Penang, Malaysia Responsibilities: \n \n\u2022\tDevelop analog routing constraints tools. \n\u2022\tDevelop analog based layout routing tools. \n\u2022\tDevelop custom layout design tools. \n\u2022\tDevelop custom layout stream-out & conversion tools. \n \nAccomplishments:  \n \n\u2022\tHorizontal movement in role & responsibilities from physical layout verification into physical layout design tools development domain. \n\u2022\tEnhanced grasp of VLSI layout design's design automation in both design enablement & verification domain. Senior Design Automation Engineer Altera November 2008  \u2013  October 2013  (5 years) Penang, Malaysia Responsibilities: \n\u2022\tDevelop and define VLSI layout design and Physical Verification methodology and flows for Layout Verification including DRC and LVS. \n\u2022\tDevelop and maintain verification tools/programs for layout design verifications, and design automation tools to ease designer\u2019s effort. \n\u2022\tProvide solution and support to layout design group in terms of fixing complicated design rule violations.  \n\u2022\tEvaluate new software solutions provided by external vendors and communicate on software bugs discovered and fixes needed. \n \n \nAccomplishments: \n\u2022\tExperienced in overall LV methodologies.  \n\u2022\t14nm test chip sole engineer for Layout Verification setup, development & support.  \n\u2022\tAccomplished experience in 14nm, 20nm, 28nm and 45nm Physical Verification Domain. \n\u2022\tDefine and develop novel antenna ratio matching check for matched transistor, to ensure matching performance. This is also the basis for Master degree\u2019s research dissertation. Senior Design Automation Engineer Altera November 2008  \u2013  October 2013  (5 years) Penang, Malaysia Responsibilities: \n\u2022\tDevelop and define VLSI layout design and Physical Verification methodology and flows for Layout Verification including DRC and LVS. \n\u2022\tDevelop and maintain verification tools/programs for layout design verifications, and design automation tools to ease designer\u2019s effort. \n\u2022\tProvide solution and support to layout design group in terms of fixing complicated design rule violations.  \n\u2022\tEvaluate new software solutions provided by external vendors and communicate on software bugs discovered and fixes needed. \n \n \nAccomplishments: \n\u2022\tExperienced in overall LV methodologies.  \n\u2022\t14nm test chip sole engineer for Layout Verification setup, development & support.  \n\u2022\tAccomplished experience in 14nm, 20nm, 28nm and 45nm Physical Verification Domain. \n\u2022\tDefine and develop novel antenna ratio matching check for matched transistor, to ensure matching performance. This is also the basis for Master degree\u2019s research dissertation. Development Engineer Philips Lumileds August 2007  \u2013  November 2008  (1 year 4 months) Development Engineer Philips Lumileds August 2007  \u2013  November 2008  (1 year 4 months) Skills ASIC Semiconductors EDA FPGA TCL SoC C Perl IC LVS Skills  ASIC Semiconductors EDA FPGA TCL SoC C Perl IC LVS ASIC Semiconductors EDA FPGA TCL SoC C Perl IC LVS ASIC Semiconductors EDA FPGA TCL SoC C Perl IC LVS Education Universiti Sains Malaysia Master of Science (M.Sc.),  Electronic System Design Engineering 2011  \u2013 2013 Multimedia University Bachelor of Engineering (B.Eng.),  Electronics Engineering majoring in Optical Engineering 2002  \u2013 2007 Universiti Sains Malaysia Master of Science (M.Sc.),  Electronic System Design Engineering 2011  \u2013 2013 Universiti Sains Malaysia Master of Science (M.Sc.),  Electronic System Design Engineering 2011  \u2013 2013 Universiti Sains Malaysia Master of Science (M.Sc.),  Electronic System Design Engineering 2011  \u2013 2013 Multimedia University Bachelor of Engineering (B.Eng.),  Electronics Engineering majoring in Optical Engineering 2002  \u2013 2007 Multimedia University Bachelor of Engineering (B.Eng.),  Electronics Engineering majoring in Optical Engineering 2002  \u2013 2007 Multimedia University Bachelor of Engineering (B.Eng.),  Electronics Engineering majoring in Optical Engineering 2002  \u2013 2007 ", "Summary Specialties:RF and Analog layout design. \nDesign Automation with SKILL and Perl Summary Specialties:RF and Analog layout design. \nDesign Automation with SKILL and Perl Specialties:RF and Analog layout design. \nDesign Automation with SKILL and Perl Specialties:RF and Analog layout design. \nDesign Automation with SKILL and Perl Experience Senior Design Automation Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Bangalore Layout Design Engineer Micron Technology February 2010  \u2013  June 2013  (3 years 5 months) Senior Project Engineer Wipro Technologies August 2006  \u2013  February 2010  (3 years 7 months) Senior Design Automation Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Bangalore Senior Design Automation Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Bangalore Layout Design Engineer Micron Technology February 2010  \u2013  June 2013  (3 years 5 months) Layout Design Engineer Micron Technology February 2010  \u2013  June 2013  (3 years 5 months) Senior Project Engineer Wipro Technologies August 2006  \u2013  February 2010  (3 years 7 months) Senior Project Engineer Wipro Technologies August 2006  \u2013  February 2010  (3 years 7 months) Skills Perl EDA RF Debugging Unix C Semiconductors Linux Skills  Perl EDA RF Debugging Unix C Semiconductors Linux Perl EDA RF Debugging Unix C Semiconductors Linux Perl EDA RF Debugging Unix C Semiconductors Linux "]}