ARM GAS  /tmp/ccnMXNHy.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ADS1115.cpp"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/ADS1115.cpp"
  20              		.align	1
  21              		.global	_ZN2ks7ADS111514set_i2c_handleE19__I2C_HandleTypeDef
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_ZN2ks7ADS111514set_i2c_handleE19__I2C_HandleTypeDef:
  27              	.LVL0:
  28              	.LFB136:
   1:Core/Src/ADS1115.cpp **** #include "ADS1115.hpp"
   2:Core/Src/ADS1115.cpp **** 
   3:Core/Src/ADS1115.cpp **** ks::ADS1115::ADS1115()
   4:Core/Src/ADS1115.cpp **** {
   5:Core/Src/ADS1115.cpp ****     m_i2c_handle = hi2c1;
   6:Core/Src/ADS1115.cpp ****     m_address = 0x48;
   7:Core/Src/ADS1115.cpp ****     
   8:Core/Src/ADS1115.cpp ****     set_mux(A0_A1);
   9:Core/Src/ADS1115.cpp ****     set_gain(PGA_2_048);
  10:Core/Src/ADS1115.cpp ****     set_ADS_mode(SINGLE_SHOT);
  11:Core/Src/ADS1115.cpp ****     set_data_rate(DR_128);
  12:Core/Src/ADS1115.cpp ****     set_comp_mode(DEFAULT);
  13:Core/Src/ADS1115.cpp ****     set_comp_polarity(ACTIVE_LOW);
  14:Core/Src/ADS1115.cpp ****     set_comp_latch(NON_LATCHING);
  15:Core/Src/ADS1115.cpp ****     set_comp_que(DISABLE_COMP);
  16:Core/Src/ADS1115.cpp **** }
  17:Core/Src/ADS1115.cpp **** 
  18:Core/Src/ADS1115.cpp **** ks::ADS1115::ADS1115(ADDR address, I2C_HandleTypeDef i2c_handle)
  19:Core/Src/ADS1115.cpp **** {
  20:Core/Src/ADS1115.cpp ****     m_address = address;
  21:Core/Src/ADS1115.cpp ****     m_i2c_handle = i2c_handle;
  22:Core/Src/ADS1115.cpp **** 
  23:Core/Src/ADS1115.cpp ****     set_mux(A0_A1);
  24:Core/Src/ADS1115.cpp ****     set_gain(PGA_2_048);
  25:Core/Src/ADS1115.cpp ****     set_ADS_mode(SINGLE_SHOT);
  26:Core/Src/ADS1115.cpp ****     set_data_rate(DR_128);
  27:Core/Src/ADS1115.cpp ****     set_comp_mode(DEFAULT);
  28:Core/Src/ADS1115.cpp ****     set_comp_polarity(ACTIVE_LOW);
  29:Core/Src/ADS1115.cpp ****     set_comp_latch(NON_LATCHING);
  30:Core/Src/ADS1115.cpp ****     set_comp_que(DISABLE_COMP);
ARM GAS  /tmp/ccnMXNHy.s 			page 2


  31:Core/Src/ADS1115.cpp **** }
  32:Core/Src/ADS1115.cpp **** 
  33:Core/Src/ADS1115.cpp **** void ks::ADS1115::set_i2c_handle(I2C_HandleTypeDef i2c_handle)
  34:Core/Src/ADS1115.cpp **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 88, pretend = 16, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 34 1 is_stmt 0 view .LVU1
  34 0000 84B0     		sub	sp, sp, #16
  35              		.cfi_def_cfa_offset 16
  36 0002 08B5     		push	{r3, lr}
  37              		.cfi_def_cfa_offset 24
  38              		.cfi_offset 3, -24
  39              		.cfi_offset 14, -20
  40 0004 0DF10C0C 		add	ip, sp, #12
  41 0008 8CE80E00 		stm	ip, {r1, r2, r3}
  35:Core/Src/ADS1115.cpp ****     m_i2c_handle = i2c_handle;
  42              		.loc 1 35 5 is_stmt 1 view .LVU2
  43              		.loc 1 35 18 is_stmt 0 view .LVU3
  44 000c 5422     		movs	r2, #84
  45 000e 6146     		mov	r1, ip
  46 0010 0830     		adds	r0, r0, #8
  47              	.LVL1:
  48              		.loc 1 35 18 view .LVU4
  49 0012 FFF7FEFF 		bl	memcpy
  50              	.LVL2:
  36:Core/Src/ADS1115.cpp **** }
  51              		.loc 1 36 1 view .LVU5
  52 0016 BDE80840 		pop	{r3, lr}
  53              		.cfi_restore 14
  54              		.cfi_restore 3
  55              		.cfi_def_cfa_offset 16
  56 001a 04B0     		add	sp, sp, #16
  57              		.cfi_def_cfa_offset 0
  58 001c 7047     		bx	lr
  59              		.cfi_endproc
  60              	.LFE136:
  62              		.align	1
  63              		.global	_ZN2ks7ADS11156set_osENS_2OSE
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  68              	_ZN2ks7ADS11156set_osENS_2OSE:
  69              	.LVL3:
  70              	.LFB143:
  37:Core/Src/ADS1115.cpp **** 
  38:Core/Src/ADS1115.cpp **** float ks::ADS1115::read_volt_single(MUX channel)
  39:Core/Src/ADS1115.cpp **** {
  40:Core/Src/ADS1115.cpp ****     float voltage = read_digital(channel) * m_gain / 32768.0;
  41:Core/Src/ADS1115.cpp **** 
  42:Core/Src/ADS1115.cpp ****     return voltage;
  43:Core/Src/ADS1115.cpp **** }
  44:Core/Src/ADS1115.cpp **** 
  45:Core/Src/ADS1115.cpp **** int16_t ks::ADS1115::read_digital(MUX channel)
  46:Core/Src/ADS1115.cpp **** {
  47:Core/Src/ADS1115.cpp ****     switch(channel)
ARM GAS  /tmp/ccnMXNHy.s 			page 3


  48:Core/Src/ADS1115.cpp ****     {
  49:Core/Src/ADS1115.cpp ****         case(A0_GND):
  50:Core/Src/ADS1115.cpp ****            
  51:Core/Src/ADS1115.cpp ****             if(m_ADS_mode == SINGLE_SHOT)
  52:Core/Src/ADS1115.cpp ****             {
  53:Core/Src/ADS1115.cpp ****                 set_os(START_CONV);
  54:Core/Src/ADS1115.cpp ****             }
  55:Core/Src/ADS1115.cpp **** 
  56:Core/Src/ADS1115.cpp ****             
  57:Core/Src/ADS1115.cpp ****             //set_os(START_CONV);
  58:Core/Src/ADS1115.cpp ****             set_mux(A0_GND);
  59:Core/Src/ADS1115.cpp ****             upload_config();
  60:Core/Src/ADS1115.cpp **** 
  61:Core/Src/ADS1115.cpp ****             return get_conversion();
  62:Core/Src/ADS1115.cpp ****         break;
  63:Core/Src/ADS1115.cpp **** 
  64:Core/Src/ADS1115.cpp ****         case(A1_GND):
  65:Core/Src/ADS1115.cpp **** 
  66:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
  67:Core/Src/ADS1115.cpp ****             set_mux(A1_GND);
  68:Core/Src/ADS1115.cpp ****             upload_config();
  69:Core/Src/ADS1115.cpp **** 
  70:Core/Src/ADS1115.cpp ****             return get_conversion();
  71:Core/Src/ADS1115.cpp ****         break;
  72:Core/Src/ADS1115.cpp **** 
  73:Core/Src/ADS1115.cpp ****         case(A2_GND):
  74:Core/Src/ADS1115.cpp **** 
  75:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
  76:Core/Src/ADS1115.cpp ****             set_mux(A2_GND);
  77:Core/Src/ADS1115.cpp ****             upload_config();
  78:Core/Src/ADS1115.cpp **** 
  79:Core/Src/ADS1115.cpp ****             return get_conversion();
  80:Core/Src/ADS1115.cpp ****         break;
  81:Core/Src/ADS1115.cpp **** 
  82:Core/Src/ADS1115.cpp ****         case(A3_GND):
  83:Core/Src/ADS1115.cpp ****         
  84:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
  85:Core/Src/ADS1115.cpp ****             set_mux(A2_GND);
  86:Core/Src/ADS1115.cpp ****             upload_config();
  87:Core/Src/ADS1115.cpp **** 
  88:Core/Src/ADS1115.cpp ****             return get_conversion();
  89:Core/Src/ADS1115.cpp ****         break;
  90:Core/Src/ADS1115.cpp **** 
  91:Core/Src/ADS1115.cpp ****         case(A0_A1):
  92:Core/Src/ADS1115.cpp **** 
  93:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
  94:Core/Src/ADS1115.cpp ****             set_mux(A0_A1);
  95:Core/Src/ADS1115.cpp ****             upload_config();
  96:Core/Src/ADS1115.cpp **** 
  97:Core/Src/ADS1115.cpp ****             return get_conversion();
  98:Core/Src/ADS1115.cpp ****         break;
  99:Core/Src/ADS1115.cpp **** 
 100:Core/Src/ADS1115.cpp ****         case(A0_A3):
 101:Core/Src/ADS1115.cpp **** 
 102:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 103:Core/Src/ADS1115.cpp ****             set_mux(A0_A3);
 104:Core/Src/ADS1115.cpp ****             upload_config();
ARM GAS  /tmp/ccnMXNHy.s 			page 4


 105:Core/Src/ADS1115.cpp **** 
 106:Core/Src/ADS1115.cpp ****             return get_conversion();
 107:Core/Src/ADS1115.cpp ****         break;
 108:Core/Src/ADS1115.cpp **** 
 109:Core/Src/ADS1115.cpp ****         case(A1_A3):
 110:Core/Src/ADS1115.cpp **** 
 111:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 112:Core/Src/ADS1115.cpp ****             set_mux(A1_A3);
 113:Core/Src/ADS1115.cpp ****             upload_config();
 114:Core/Src/ADS1115.cpp **** 
 115:Core/Src/ADS1115.cpp ****             return get_conversion();
 116:Core/Src/ADS1115.cpp ****         break;
 117:Core/Src/ADS1115.cpp **** 
 118:Core/Src/ADS1115.cpp ****         case(A2_A3):
 119:Core/Src/ADS1115.cpp **** 
 120:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 121:Core/Src/ADS1115.cpp ****             set_mux(A2_A3);
 122:Core/Src/ADS1115.cpp ****             upload_config();
 123:Core/Src/ADS1115.cpp **** 
 124:Core/Src/ADS1115.cpp ****             return get_conversion();
 125:Core/Src/ADS1115.cpp ****         break;
 126:Core/Src/ADS1115.cpp **** 
 127:Core/Src/ADS1115.cpp ****         default:
 128:Core/Src/ADS1115.cpp ****             return -1;
 129:Core/Src/ADS1115.cpp ****     }     
 130:Core/Src/ADS1115.cpp **** }
 131:Core/Src/ADS1115.cpp **** 
 132:Core/Src/ADS1115.cpp **** int16_t ks::ADS1115::read_diff_0_1()
 133:Core/Src/ADS1115.cpp **** {   
 134:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x01;
 135:Core/Src/ADS1115.cpp ****     m_ADS_write[1] |= (1 << 7);
 136:Core/Src/ADS1115.cpp ****     set_mux(A0_A1);
 137:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 138:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 139:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 140:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 141:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 142:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 143:Core/Src/ADS1115.cpp ****             
 144:Core/Src/ADS1115.cpp ****     if(m_reading < 0)
 145:Core/Src/ADS1115.cpp ****     {
 146:Core/Src/ADS1115.cpp ****         m_reading = 0;
 147:Core/Src/ADS1115.cpp ****     }
 148:Core/Src/ADS1115.cpp **** 
 149:Core/Src/ADS1115.cpp ****     return m_reading;
 150:Core/Src/ADS1115.cpp **** }
 151:Core/Src/ADS1115.cpp **** 
 152:Core/Src/ADS1115.cpp **** int16_t ks::ADS1115::read_diff_0_3()
 153:Core/Src/ADS1115.cpp **** {
 154:Core/Src/ADS1115.cpp ****     set_mux(A0_A3);
 155:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 156:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 157:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 158:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 159:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 160:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 161:Core/Src/ADS1115.cpp ****             
ARM GAS  /tmp/ccnMXNHy.s 			page 5


 162:Core/Src/ADS1115.cpp ****     if(m_reading < 0)
 163:Core/Src/ADS1115.cpp ****     {
 164:Core/Src/ADS1115.cpp ****         m_reading = 0;
 165:Core/Src/ADS1115.cpp ****     }
 166:Core/Src/ADS1115.cpp **** 
 167:Core/Src/ADS1115.cpp ****     return m_reading;
 168:Core/Src/ADS1115.cpp **** }
 169:Core/Src/ADS1115.cpp **** 
 170:Core/Src/ADS1115.cpp **** int16_t ks::ADS1115::read_diff_1_3()
 171:Core/Src/ADS1115.cpp **** {
 172:Core/Src/ADS1115.cpp ****     set_mux(A1_A3);
 173:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 174:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 175:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 176:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 177:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 178:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 179:Core/Src/ADS1115.cpp ****             
 180:Core/Src/ADS1115.cpp ****     if(m_reading < 0)
 181:Core/Src/ADS1115.cpp ****     {
 182:Core/Src/ADS1115.cpp ****         m_reading = 0;
 183:Core/Src/ADS1115.cpp ****     }
 184:Core/Src/ADS1115.cpp **** 
 185:Core/Src/ADS1115.cpp ****     return m_reading;    
 186:Core/Src/ADS1115.cpp **** }
 187:Core/Src/ADS1115.cpp **** 
 188:Core/Src/ADS1115.cpp **** int16_t ks::ADS1115::read_diff_2_3()
 189:Core/Src/ADS1115.cpp **** {
 190:Core/Src/ADS1115.cpp ****     set_mux(A2_A3);
 191:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 192:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 193:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 194:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 195:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 196:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 197:Core/Src/ADS1115.cpp ****             
 198:Core/Src/ADS1115.cpp ****     if(m_reading < 0)
 199:Core/Src/ADS1115.cpp ****     {
 200:Core/Src/ADS1115.cpp ****         m_reading = 0;
 201:Core/Src/ADS1115.cpp ****     }
 202:Core/Src/ADS1115.cpp **** 
 203:Core/Src/ADS1115.cpp ****     return m_reading;    
 204:Core/Src/ADS1115.cpp **** }
 205:Core/Src/ADS1115.cpp **** 
 206:Core/Src/ADS1115.cpp **** void ks::ADS1115::set_os(OS os)
 207:Core/Src/ADS1115.cpp **** {
  71              		.loc 1 207 1 is_stmt 1 view -0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75              		@ link register save eliminated.
 208:Core/Src/ADS1115.cpp ****     if(os == START_CONV)
  76              		.loc 1 208 5 view .LVU7
  77 001e 21B9     		cbnz	r1, .L4
 209:Core/Src/ADS1115.cpp ****     {
 210:Core/Src/ADS1115.cpp ****         m_ADS_write[1] |= (1 << 7);
  78              		.loc 1 210 9 view .LVU8
ARM GAS  /tmp/ccnMXNHy.s 			page 6


  79              		.loc 1 210 22 is_stmt 0 view .LVU9
  80 0020 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
  81              		.loc 1 210 24 view .LVU10
  82 0022 63F07F03 		orn	r3, r3, #127
  83 0026 4370     		strb	r3, [r0, #1]
  84 0028 7047     		bx	lr
  85              	.L4:
 211:Core/Src/ADS1115.cpp ****     }
 212:Core/Src/ADS1115.cpp **** 
 213:Core/Src/ADS1115.cpp ****     else
 214:Core/Src/ADS1115.cpp ****     {
 215:Core/Src/ADS1115.cpp ****         m_ADS_write[1] &= ~(1 << 7);
  86              		.loc 1 215 9 is_stmt 1 view .LVU11
  87              		.loc 1 215 22 is_stmt 0 view .LVU12
  88 002a 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
  89              		.loc 1 215 24 view .LVU13
  90 002c 03F07F03 		and	r3, r3, #127
  91 0030 4370     		strb	r3, [r0, #1]
 216:Core/Src/ADS1115.cpp ****     }
 217:Core/Src/ADS1115.cpp ****     
 218:Core/Src/ADS1115.cpp **** }
  92              		.loc 1 218 1 view .LVU14
  93 0032 7047     		bx	lr
  94              		.cfi_endproc
  95              	.LFE143:
  97              		.align	1
  98              		.global	_ZN2ks7ADS11157set_muxENS_3MUXE
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	_ZN2ks7ADS11157set_muxENS_3MUXE:
 104              	.LVL4:
 105              	.LFB144:
 219:Core/Src/ADS1115.cpp **** 
 220:Core/Src/ADS1115.cpp **** void ks::ADS1115::set_mux(MUX mux)
 221:Core/Src/ADS1115.cpp **** {
 106              		.loc 1 221 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
 222:Core/Src/ADS1115.cpp ****     m_mux = mux;
 111              		.loc 1 222 5 view .LVU16
 112              		.loc 1 222 11 is_stmt 0 view .LVU17
 113 0034 80F85F10 		strb	r1, [r0, #95]
 223:Core/Src/ADS1115.cpp **** 
 224:Core/Src/ADS1115.cpp ****     switch(mux)
 114              		.loc 1 224 5 is_stmt 1 view .LVU18
 115 0038 0729     		cmp	r1, #7
 116 003a 66D8     		bhi	.L6
 117 003c DFE801F0 		tbb	[pc, r1]
 118              	.L9:
 119 0040 04       		.byte	(.L16-.L9)/2
 120 0041 0F       		.byte	(.L15-.L9)/2
 121 0042 1A       		.byte	(.L14-.L9)/2
 122 0043 27       		.byte	(.L13-.L9)/2
 123 0044 32       		.byte	(.L12-.L9)/2
ARM GAS  /tmp/ccnMXNHy.s 			page 7


 124 0045 41       		.byte	(.L11-.L9)/2
 125 0046 4E       		.byte	(.L10-.L9)/2
 126 0047 5B       		.byte	(.L8-.L9)/2
 127              		.p2align 1
 128              	.L16:
 225:Core/Src/ADS1115.cpp ****     {
 226:Core/Src/ADS1115.cpp ****         case(A0_A1):
 129              		.loc 1 226 9 view .LVU19
 227:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 6);
 130              		.loc 1 227 13 view .LVU20
 131              		.loc 1 227 26 is_stmt 0 view .LVU21
 132 0048 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 133              		.loc 1 227 28 view .LVU22
 134 004a 23F04002 		bic	r2, r3, #64
 135 004e 4270     		strb	r2, [r0, #1]
 228:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 5);
 136              		.loc 1 228 13 is_stmt 1 view .LVU23
 137              		.loc 1 228 28 is_stmt 0 view .LVU24
 138 0050 23F06002 		bic	r2, r3, #96
 139 0054 4270     		strb	r2, [r0, #1]
 229:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 4);
 140              		.loc 1 229 13 is_stmt 1 view .LVU25
 141              		.loc 1 229 28 is_stmt 0 view .LVU26
 142 0056 23F07003 		bic	r3, r3, #112
 143 005a 4370     		strb	r3, [r0, #1]
 230:Core/Src/ADS1115.cpp ****         break;
 144              		.loc 1 230 9 is_stmt 1 view .LVU27
 145 005c 7047     		bx	lr
 146              	.L15:
 231:Core/Src/ADS1115.cpp **** 
 232:Core/Src/ADS1115.cpp ****         case(A0_A3):
 147              		.loc 1 232 9 view .LVU28
 233:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 6);
 148              		.loc 1 233 13 view .LVU29
 149              		.loc 1 233 26 is_stmt 0 view .LVU30
 150 005e 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 151              		.loc 1 233 28 view .LVU31
 152 0060 23F04002 		bic	r2, r3, #64
 153 0064 4270     		strb	r2, [r0, #1]
 234:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 5);
 154              		.loc 1 234 13 is_stmt 1 view .LVU32
 155              		.loc 1 234 28 is_stmt 0 view .LVU33
 156 0066 03F09F03 		and	r3, r3, #159
 157 006a 4370     		strb	r3, [r0, #1]
 235:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 4);
 158              		.loc 1 235 13 is_stmt 1 view .LVU34
 159              		.loc 1 235 28 is_stmt 0 view .LVU35
 160 006c 43F01003 		orr	r3, r3, #16
 161 0070 4370     		strb	r3, [r0, #1]
 236:Core/Src/ADS1115.cpp ****         break;
 162              		.loc 1 236 9 is_stmt 1 view .LVU36
 163 0072 7047     		bx	lr
 164              	.L14:
 237:Core/Src/ADS1115.cpp **** 
 238:Core/Src/ADS1115.cpp ****         case(A1_A3):
 165              		.loc 1 238 9 view .LVU37
 239:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 6);
ARM GAS  /tmp/ccnMXNHy.s 			page 8


 166              		.loc 1 239 13 view .LVU38
 167              		.loc 1 239 26 is_stmt 0 view .LVU39
 168 0074 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 169              		.loc 1 239 28 view .LVU40
 170 0076 03F0BF02 		and	r2, r3, #191
 171 007a 4270     		strb	r2, [r0, #1]
 240:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 5);
 172              		.loc 1 240 13 is_stmt 1 view .LVU41
 173              		.loc 1 240 28 is_stmt 0 view .LVU42
 174 007c 42F02002 		orr	r2, r2, #32
 175 0080 4270     		strb	r2, [r0, #1]
 241:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 4);
 176              		.loc 1 241 13 is_stmt 1 view .LVU43
 177              		.loc 1 241 28 is_stmt 0 view .LVU44
 178 0082 23F05003 		bic	r3, r3, #80
 179 0086 43F02003 		orr	r3, r3, #32
 180 008a 4370     		strb	r3, [r0, #1]
 242:Core/Src/ADS1115.cpp ****         break;
 181              		.loc 1 242 9 is_stmt 1 view .LVU45
 182 008c 7047     		bx	lr
 183              	.L13:
 243:Core/Src/ADS1115.cpp **** 
 244:Core/Src/ADS1115.cpp ****         case(A2_A3):
 184              		.loc 1 244 9 view .LVU46
 245:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 6);
 185              		.loc 1 245 13 view .LVU47
 186              		.loc 1 245 26 is_stmt 0 view .LVU48
 187 008e 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 188              		.loc 1 245 28 view .LVU49
 189 0090 03F0BF03 		and	r3, r3, #191
 190 0094 4370     		strb	r3, [r0, #1]
 246:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 5);
 191              		.loc 1 246 13 is_stmt 1 view .LVU50
 192              		.loc 1 246 28 is_stmt 0 view .LVU51
 193 0096 43F02002 		orr	r2, r3, #32
 194 009a 4270     		strb	r2, [r0, #1]
 247:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 4);
 195              		.loc 1 247 13 is_stmt 1 view .LVU52
 196              		.loc 1 247 28 is_stmt 0 view .LVU53
 197 009c 43F03003 		orr	r3, r3, #48
 198 00a0 4370     		strb	r3, [r0, #1]
 248:Core/Src/ADS1115.cpp ****         break;
 199              		.loc 1 248 9 is_stmt 1 view .LVU54
 200 00a2 7047     		bx	lr
 201              	.L12:
 249:Core/Src/ADS1115.cpp **** 
 250:Core/Src/ADS1115.cpp ****         case(A0_GND):
 202              		.loc 1 250 9 view .LVU55
 251:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 6);
 203              		.loc 1 251 13 view .LVU56
 204              		.loc 1 251 26 is_stmt 0 view .LVU57
 205 00a4 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 206              		.loc 1 251 28 view .LVU58
 207 00a6 43F04002 		orr	r2, r3, #64
 208 00aa 4270     		strb	r2, [r0, #1]
 252:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 5);
 209              		.loc 1 252 13 is_stmt 1 view .LVU59
ARM GAS  /tmp/ccnMXNHy.s 			page 9


 210              		.loc 1 252 28 is_stmt 0 view .LVU60
 211 00ac 23F02002 		bic	r2, r3, #32
 212 00b0 42F04002 		orr	r2, r2, #64
 213 00b4 4270     		strb	r2, [r0, #1]
 253:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 4);
 214              		.loc 1 253 13 is_stmt 1 view .LVU61
 215              		.loc 1 253 28 is_stmt 0 view .LVU62
 216 00b6 23F03003 		bic	r3, r3, #48
 217 00ba 43F04003 		orr	r3, r3, #64
 218 00be 4370     		strb	r3, [r0, #1]
 254:Core/Src/ADS1115.cpp ****         break;
 219              		.loc 1 254 9 is_stmt 1 view .LVU63
 220 00c0 7047     		bx	lr
 221              	.L11:
 255:Core/Src/ADS1115.cpp **** 
 256:Core/Src/ADS1115.cpp ****         case(A1_GND):
 222              		.loc 1 256 9 view .LVU64
 257:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 6);
 223              		.loc 1 257 13 view .LVU65
 224              		.loc 1 257 26 is_stmt 0 view .LVU66
 225 00c2 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 226              		.loc 1 257 28 view .LVU67
 227 00c4 43F04002 		orr	r2, r3, #64
 228 00c8 4270     		strb	r2, [r0, #1]
 258:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 5);
 229              		.loc 1 258 13 is_stmt 1 view .LVU68
 230 00ca 03F0DF03 		and	r3, r3, #223
 231              		.loc 1 258 28 is_stmt 0 view .LVU69
 232 00ce 43F04002 		orr	r2, r3, #64
 233 00d2 4270     		strb	r2, [r0, #1]
 259:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 4);
 234              		.loc 1 259 13 is_stmt 1 view .LVU70
 235              		.loc 1 259 28 is_stmt 0 view .LVU71
 236 00d4 43F05003 		orr	r3, r3, #80
 237 00d8 4370     		strb	r3, [r0, #1]
 260:Core/Src/ADS1115.cpp ****         break;
 238              		.loc 1 260 9 is_stmt 1 view .LVU72
 239 00da 7047     		bx	lr
 240              	.L10:
 261:Core/Src/ADS1115.cpp **** 
 262:Core/Src/ADS1115.cpp ****         case(A2_GND):
 241              		.loc 1 262 9 view .LVU73
 263:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 6);
 242              		.loc 1 263 13 view .LVU74
 243              		.loc 1 263 26 is_stmt 0 view .LVU75
 244 00dc 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 245              		.loc 1 263 28 view .LVU76
 246 00de 43F04002 		orr	r2, r3, #64
 247 00e2 4270     		strb	r2, [r0, #1]
 264:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 5);
 248              		.loc 1 264 13 is_stmt 1 view .LVU77
 249              		.loc 1 264 28 is_stmt 0 view .LVU78
 250 00e4 43F06002 		orr	r2, r3, #96
 251 00e8 4270     		strb	r2, [r0, #1]
 265:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 4);
 252              		.loc 1 265 13 is_stmt 1 view .LVU79
 253              		.loc 1 265 28 is_stmt 0 view .LVU80
ARM GAS  /tmp/ccnMXNHy.s 			page 10


 254 00ea 23F01003 		bic	r3, r3, #16
 255 00ee 43F06003 		orr	r3, r3, #96
 256 00f2 4370     		strb	r3, [r0, #1]
 266:Core/Src/ADS1115.cpp ****         break;
 257              		.loc 1 266 9 is_stmt 1 view .LVU81
 258 00f4 7047     		bx	lr
 259              	.L8:
 267:Core/Src/ADS1115.cpp **** 
 268:Core/Src/ADS1115.cpp ****         case(A3_GND):
 260              		.loc 1 268 9 view .LVU82
 269:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 6);
 261              		.loc 1 269 13 view .LVU83
 262              		.loc 1 269 26 is_stmt 0 view .LVU84
 263 00f6 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 264              		.loc 1 269 28 view .LVU85
 265 00f8 43F04002 		orr	r2, r3, #64
 266 00fc 4270     		strb	r2, [r0, #1]
 270:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 5);
 267              		.loc 1 270 13 is_stmt 1 view .LVU86
 268              		.loc 1 270 28 is_stmt 0 view .LVU87
 269 00fe 43F06002 		orr	r2, r3, #96
 270 0102 4270     		strb	r2, [r0, #1]
 271:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 4);
 271              		.loc 1 271 13 is_stmt 1 view .LVU88
 272              		.loc 1 271 28 is_stmt 0 view .LVU89
 273 0104 43F07003 		orr	r3, r3, #112
 274 0108 4370     		strb	r3, [r0, #1]
 272:Core/Src/ADS1115.cpp ****         break;
 275              		.loc 1 272 9 is_stmt 1 view .LVU90
 276              	.L6:
 273:Core/Src/ADS1115.cpp ****     }
 274:Core/Src/ADS1115.cpp **** }
 277              		.loc 1 274 1 is_stmt 0 view .LVU91
 278 010a 7047     		bx	lr
 279              		.cfi_endproc
 280              	.LFE144:
 282              		.align	1
 283              		.global	_ZN2ks7ADS111513read_diff_0_1Ev
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 288              	_ZN2ks7ADS111513read_diff_0_1Ev:
 289              	.LVL5:
 290              	.LFB139:
 133:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x01;
 291              		.loc 1 133 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 133:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x01;
 295              		.loc 1 133 1 is_stmt 0 view .LVU93
 296 010c F0B5     		push	{r4, r5, r6, r7, lr}
 297              		.cfi_def_cfa_offset 20
 298              		.cfi_offset 4, -20
 299              		.cfi_offset 5, -16
 300              		.cfi_offset 6, -12
 301              		.cfi_offset 7, -8
ARM GAS  /tmp/ccnMXNHy.s 			page 11


 302              		.cfi_offset 14, -4
 303 010e 83B0     		sub	sp, sp, #12
 304              		.cfi_def_cfa_offset 32
 305 0110 0446     		mov	r4, r0
 134:Core/Src/ADS1115.cpp ****     m_ADS_write[1] |= (1 << 7);
 306              		.loc 1 134 5 is_stmt 1 view .LVU94
 134:Core/Src/ADS1115.cpp ****     m_ADS_write[1] |= (1 << 7);
 307              		.loc 1 134 20 is_stmt 0 view .LVU95
 308 0112 0127     		movs	r7, #1
 309 0114 0770     		strb	r7, [r0]
 135:Core/Src/ADS1115.cpp ****     set_mux(A0_A1);
 310              		.loc 1 135 5 is_stmt 1 view .LVU96
 135:Core/Src/ADS1115.cpp ****     set_mux(A0_A1);
 311              		.loc 1 135 18 is_stmt 0 view .LVU97
 312 0116 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 135:Core/Src/ADS1115.cpp ****     set_mux(A0_A1);
 313              		.loc 1 135 20 view .LVU98
 314 0118 63F07F03 		orn	r3, r3, #127
 315 011c 4370     		strb	r3, [r0, #1]
 136:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 316              		.loc 1 136 5 is_stmt 1 view .LVU99
 136:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 317              		.loc 1 136 12 is_stmt 0 view .LVU100
 318 011e 0021     		movs	r1, #0
 319 0120 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 320              	.LVL6:
 137:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 321              		.loc 1 137 5 is_stmt 1 view .LVU101
 137:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 322              		.loc 1 137 28 is_stmt 0 view .LVU102
 323 0124 04F10805 		add	r5, r4, #8
 137:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 324              		.loc 1 137 44 view .LVU103
 325 0128 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 137:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 326              		.loc 1 137 28 view .LVU104
 327 012c 6426     		movs	r6, #100
 328 012e 0096     		str	r6, [sp]
 329 0130 0323     		movs	r3, #3
 330 0132 2246     		mov	r2, r4
 331 0134 B940     		lsls	r1, r1, r7
 332 0136 2846     		mov	r0, r5
 333 0138 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 334              	.LVL7:
 138:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 335              		.loc 1 138 5 is_stmt 1 view .LVU105
 138:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 336              		.loc 1 138 20 is_stmt 0 view .LVU106
 337 013c 0023     		movs	r3, #0
 338 013e 2370     		strb	r3, [r4]
 139:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 339              		.loc 1 139 5 is_stmt 1 view .LVU107
 139:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 340              		.loc 1 139 44 is_stmt 0 view .LVU108
 341 0140 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 139:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 342              		.loc 1 139 28 view .LVU109
ARM GAS  /tmp/ccnMXNHy.s 			page 12


 343 0144 0096     		str	r6, [sp]
 344 0146 3B46     		mov	r3, r7
 345 0148 2246     		mov	r2, r4
 346 014a B940     		lsls	r1, r1, r7
 347 014c 2846     		mov	r0, r5
 348 014e FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 349              	.LVL8:
 140:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 350              		.loc 1 140 5 is_stmt 1 view .LVU110
 140:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 351              		.loc 1 140 14 is_stmt 0 view .LVU111
 352 0152 1420     		movs	r0, #20
 353 0154 FFF7FEFF 		bl	HAL_Delay
 354              	.LVL9:
 141:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 355              		.loc 1 141 5 is_stmt 1 view .LVU112
 141:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 356              		.loc 1 141 43 is_stmt 0 view .LVU113
 357 0158 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 141:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 358              		.loc 1 141 27 view .LVU114
 359 015c 0096     		str	r6, [sp]
 360 015e 0223     		movs	r3, #2
 361 0160 E21C     		adds	r2, r4, #3
 362 0162 B940     		lsls	r1, r1, r7
 363 0164 2846     		mov	r0, r5
 364 0166 FFF7FEFF 		bl	HAL_I2C_Master_Receive
 365              	.LVL10:
 142:Core/Src/ADS1115.cpp ****             
 366              		.loc 1 142 5 is_stmt 1 view .LVU115
 142:Core/Src/ADS1115.cpp ****             
 367              		.loc 1 142 29 is_stmt 0 view .LVU116
 368 016a E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 142:Core/Src/ADS1115.cpp ****             
 369              		.loc 1 142 50 view .LVU117
 370 016c 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 142:Core/Src/ADS1115.cpp ****             
 371              		.loc 1 142 36 view .LVU118
 372 016e 43EA0223 		orr	r3, r3, r2, lsl #8
 373 0172 1BB2     		sxth	r3, r3
 142:Core/Src/ADS1115.cpp ****             
 374              		.loc 1 142 15 view .LVU119
 375 0174 A4F85C30 		strh	r3, [r4, #92]	@ movhi
 144:Core/Src/ADS1115.cpp ****     {
 376              		.loc 1 144 5 is_stmt 1 view .LVU120
 377 0178 002B     		cmp	r3, #0
 378 017a 03DB     		blt	.L21
 379              	.L19:
 149:Core/Src/ADS1115.cpp **** }
 380              		.loc 1 149 5 view .LVU121
 150:Core/Src/ADS1115.cpp **** 
 381              		.loc 1 150 1 is_stmt 0 view .LVU122
 382 017c B4F95C00 		ldrsh	r0, [r4, #92]
 383 0180 03B0     		add	sp, sp, #12
 384              		.cfi_remember_state
 385              		.cfi_def_cfa_offset 20
 386              		@ sp needed
ARM GAS  /tmp/ccnMXNHy.s 			page 13


 387 0182 F0BD     		pop	{r4, r5, r6, r7, pc}
 388              	.LVL11:
 389              	.L21:
 390              		.cfi_restore_state
 146:Core/Src/ADS1115.cpp ****     }
 391              		.loc 1 146 9 is_stmt 1 view .LVU123
 146:Core/Src/ADS1115.cpp ****     }
 392              		.loc 1 146 19 is_stmt 0 view .LVU124
 393 0184 0023     		movs	r3, #0
 394 0186 A4F85C30 		strh	r3, [r4, #92]	@ movhi
 395 018a F7E7     		b	.L19
 396              		.cfi_endproc
 397              	.LFE139:
 399              		.align	1
 400              		.global	_ZN2ks7ADS111513read_diff_0_3Ev
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 405              	_ZN2ks7ADS111513read_diff_0_3Ev:
 406              	.LVL12:
 407              	.LFB140:
 153:Core/Src/ADS1115.cpp ****     set_mux(A0_A3);
 408              		.loc 1 153 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 153:Core/Src/ADS1115.cpp ****     set_mux(A0_A3);
 412              		.loc 1 153 1 is_stmt 0 view .LVU126
 413 018c 70B5     		push	{r4, r5, r6, lr}
 414              		.cfi_def_cfa_offset 16
 415              		.cfi_offset 4, -16
 416              		.cfi_offset 5, -12
 417              		.cfi_offset 6, -8
 418              		.cfi_offset 14, -4
 419 018e 82B0     		sub	sp, sp, #8
 420              		.cfi_def_cfa_offset 24
 421 0190 0446     		mov	r4, r0
 154:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 422              		.loc 1 154 5 is_stmt 1 view .LVU127
 154:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 423              		.loc 1 154 12 is_stmt 0 view .LVU128
 424 0192 0121     		movs	r1, #1
 425 0194 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 426              	.LVL13:
 155:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 427              		.loc 1 155 5 is_stmt 1 view .LVU129
 155:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 428              		.loc 1 155 28 is_stmt 0 view .LVU130
 429 0198 04F10805 		add	r5, r4, #8
 155:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 430              		.loc 1 155 44 view .LVU131
 431 019c 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 155:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 432              		.loc 1 155 28 view .LVU132
 433 01a0 6426     		movs	r6, #100
 434 01a2 0096     		str	r6, [sp]
 435 01a4 0323     		movs	r3, #3
ARM GAS  /tmp/ccnMXNHy.s 			page 14


 436 01a6 2246     		mov	r2, r4
 437 01a8 4900     		lsls	r1, r1, #1
 438 01aa 2846     		mov	r0, r5
 439 01ac FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 440              	.LVL14:
 156:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 441              		.loc 1 156 5 is_stmt 1 view .LVU133
 156:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 442              		.loc 1 156 20 is_stmt 0 view .LVU134
 443 01b0 0023     		movs	r3, #0
 444 01b2 2370     		strb	r3, [r4]
 157:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 445              		.loc 1 157 5 is_stmt 1 view .LVU135
 157:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 446              		.loc 1 157 44 is_stmt 0 view .LVU136
 447 01b4 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 157:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 448              		.loc 1 157 28 view .LVU137
 449 01b8 0096     		str	r6, [sp]
 450 01ba 0123     		movs	r3, #1
 451 01bc 2246     		mov	r2, r4
 452 01be 9940     		lsls	r1, r1, r3
 453 01c0 2846     		mov	r0, r5
 454 01c2 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 455              	.LVL15:
 158:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 456              		.loc 1 158 5 is_stmt 1 view .LVU138
 158:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 457              		.loc 1 158 14 is_stmt 0 view .LVU139
 458 01c6 1420     		movs	r0, #20
 459 01c8 FFF7FEFF 		bl	HAL_Delay
 460              	.LVL16:
 159:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 461              		.loc 1 159 5 is_stmt 1 view .LVU140
 159:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 462              		.loc 1 159 43 is_stmt 0 view .LVU141
 463 01cc 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 159:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 464              		.loc 1 159 27 view .LVU142
 465 01d0 0096     		str	r6, [sp]
 466 01d2 0223     		movs	r3, #2
 467 01d4 E21C     		adds	r2, r4, #3
 468 01d6 4900     		lsls	r1, r1, #1
 469 01d8 2846     		mov	r0, r5
 470 01da FFF7FEFF 		bl	HAL_I2C_Master_Receive
 471              	.LVL17:
 160:Core/Src/ADS1115.cpp ****             
 472              		.loc 1 160 5 is_stmt 1 view .LVU143
 160:Core/Src/ADS1115.cpp ****             
 473              		.loc 1 160 29 is_stmt 0 view .LVU144
 474 01de E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 160:Core/Src/ADS1115.cpp ****             
 475              		.loc 1 160 50 view .LVU145
 476 01e0 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 160:Core/Src/ADS1115.cpp ****             
 477              		.loc 1 160 36 view .LVU146
 478 01e2 43EA0223 		orr	r3, r3, r2, lsl #8
ARM GAS  /tmp/ccnMXNHy.s 			page 15


 479 01e6 1BB2     		sxth	r3, r3
 160:Core/Src/ADS1115.cpp ****             
 480              		.loc 1 160 15 view .LVU147
 481 01e8 A4F85C30 		strh	r3, [r4, #92]	@ movhi
 162:Core/Src/ADS1115.cpp ****     {
 482              		.loc 1 162 5 is_stmt 1 view .LVU148
 483 01ec 002B     		cmp	r3, #0
 484 01ee 03DB     		blt	.L25
 485              	.L23:
 167:Core/Src/ADS1115.cpp **** }
 486              		.loc 1 167 5 view .LVU149
 168:Core/Src/ADS1115.cpp **** 
 487              		.loc 1 168 1 is_stmt 0 view .LVU150
 488 01f0 B4F95C00 		ldrsh	r0, [r4, #92]
 489 01f4 02B0     		add	sp, sp, #8
 490              		.cfi_remember_state
 491              		.cfi_def_cfa_offset 16
 492              		@ sp needed
 493 01f6 70BD     		pop	{r4, r5, r6, pc}
 494              	.LVL18:
 495              	.L25:
 496              		.cfi_restore_state
 164:Core/Src/ADS1115.cpp ****     }
 497              		.loc 1 164 9 is_stmt 1 view .LVU151
 164:Core/Src/ADS1115.cpp ****     }
 498              		.loc 1 164 19 is_stmt 0 view .LVU152
 499 01f8 0023     		movs	r3, #0
 500 01fa A4F85C30 		strh	r3, [r4, #92]	@ movhi
 501 01fe F7E7     		b	.L23
 502              		.cfi_endproc
 503              	.LFE140:
 505              		.align	1
 506              		.global	_ZN2ks7ADS111513read_diff_1_3Ev
 507              		.syntax unified
 508              		.thumb
 509              		.thumb_func
 511              	_ZN2ks7ADS111513read_diff_1_3Ev:
 512              	.LVL19:
 513              	.LFB141:
 171:Core/Src/ADS1115.cpp ****     set_mux(A1_A3);
 514              		.loc 1 171 1 is_stmt 1 view -0
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 0
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 171:Core/Src/ADS1115.cpp ****     set_mux(A1_A3);
 518              		.loc 1 171 1 is_stmt 0 view .LVU154
 519 0200 70B5     		push	{r4, r5, r6, lr}
 520              		.cfi_def_cfa_offset 16
 521              		.cfi_offset 4, -16
 522              		.cfi_offset 5, -12
 523              		.cfi_offset 6, -8
 524              		.cfi_offset 14, -4
 525 0202 82B0     		sub	sp, sp, #8
 526              		.cfi_def_cfa_offset 24
 527 0204 0446     		mov	r4, r0
 172:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 528              		.loc 1 172 5 is_stmt 1 view .LVU155
ARM GAS  /tmp/ccnMXNHy.s 			page 16


 172:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 529              		.loc 1 172 12 is_stmt 0 view .LVU156
 530 0206 0221     		movs	r1, #2
 531 0208 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 532              	.LVL20:
 173:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 533              		.loc 1 173 5 is_stmt 1 view .LVU157
 173:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 534              		.loc 1 173 28 is_stmt 0 view .LVU158
 535 020c 04F10805 		add	r5, r4, #8
 173:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 536              		.loc 1 173 44 view .LVU159
 537 0210 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 173:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 538              		.loc 1 173 28 view .LVU160
 539 0214 6426     		movs	r6, #100
 540 0216 0096     		str	r6, [sp]
 541 0218 0323     		movs	r3, #3
 542 021a 2246     		mov	r2, r4
 543 021c 4900     		lsls	r1, r1, #1
 544 021e 2846     		mov	r0, r5
 545 0220 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 546              	.LVL21:
 174:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 547              		.loc 1 174 5 is_stmt 1 view .LVU161
 174:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 548              		.loc 1 174 20 is_stmt 0 view .LVU162
 549 0224 0023     		movs	r3, #0
 550 0226 2370     		strb	r3, [r4]
 175:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 551              		.loc 1 175 5 is_stmt 1 view .LVU163
 175:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 552              		.loc 1 175 44 is_stmt 0 view .LVU164
 553 0228 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 175:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 554              		.loc 1 175 28 view .LVU165
 555 022c 0096     		str	r6, [sp]
 556 022e 0123     		movs	r3, #1
 557 0230 2246     		mov	r2, r4
 558 0232 9940     		lsls	r1, r1, r3
 559 0234 2846     		mov	r0, r5
 560 0236 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 561              	.LVL22:
 176:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 562              		.loc 1 176 5 is_stmt 1 view .LVU166
 176:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 563              		.loc 1 176 14 is_stmt 0 view .LVU167
 564 023a 1420     		movs	r0, #20
 565 023c FFF7FEFF 		bl	HAL_Delay
 566              	.LVL23:
 177:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 567              		.loc 1 177 5 is_stmt 1 view .LVU168
 177:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 568              		.loc 1 177 43 is_stmt 0 view .LVU169
 569 0240 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 177:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 570              		.loc 1 177 27 view .LVU170
ARM GAS  /tmp/ccnMXNHy.s 			page 17


 571 0244 0096     		str	r6, [sp]
 572 0246 0223     		movs	r3, #2
 573 0248 E21C     		adds	r2, r4, #3
 574 024a 4900     		lsls	r1, r1, #1
 575 024c 2846     		mov	r0, r5
 576 024e FFF7FEFF 		bl	HAL_I2C_Master_Receive
 577              	.LVL24:
 178:Core/Src/ADS1115.cpp ****             
 578              		.loc 1 178 5 is_stmt 1 view .LVU171
 178:Core/Src/ADS1115.cpp ****             
 579              		.loc 1 178 29 is_stmt 0 view .LVU172
 580 0252 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 178:Core/Src/ADS1115.cpp ****             
 581              		.loc 1 178 50 view .LVU173
 582 0254 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 178:Core/Src/ADS1115.cpp ****             
 583              		.loc 1 178 36 view .LVU174
 584 0256 43EA0223 		orr	r3, r3, r2, lsl #8
 585 025a 1BB2     		sxth	r3, r3
 178:Core/Src/ADS1115.cpp ****             
 586              		.loc 1 178 15 view .LVU175
 587 025c A4F85C30 		strh	r3, [r4, #92]	@ movhi
 180:Core/Src/ADS1115.cpp ****     {
 588              		.loc 1 180 5 is_stmt 1 view .LVU176
 589 0260 002B     		cmp	r3, #0
 590 0262 03DB     		blt	.L29
 591              	.L27:
 185:Core/Src/ADS1115.cpp **** }
 592              		.loc 1 185 5 view .LVU177
 186:Core/Src/ADS1115.cpp **** 
 593              		.loc 1 186 1 is_stmt 0 view .LVU178
 594 0264 B4F95C00 		ldrsh	r0, [r4, #92]
 595 0268 02B0     		add	sp, sp, #8
 596              		.cfi_remember_state
 597              		.cfi_def_cfa_offset 16
 598              		@ sp needed
 599 026a 70BD     		pop	{r4, r5, r6, pc}
 600              	.LVL25:
 601              	.L29:
 602              		.cfi_restore_state
 182:Core/Src/ADS1115.cpp ****     }
 603              		.loc 1 182 9 is_stmt 1 view .LVU179
 182:Core/Src/ADS1115.cpp ****     }
 604              		.loc 1 182 19 is_stmt 0 view .LVU180
 605 026c 0023     		movs	r3, #0
 606 026e A4F85C30 		strh	r3, [r4, #92]	@ movhi
 607 0272 F7E7     		b	.L27
 608              		.cfi_endproc
 609              	.LFE141:
 611              		.align	1
 612              		.global	_ZN2ks7ADS111513read_diff_2_3Ev
 613              		.syntax unified
 614              		.thumb
 615              		.thumb_func
 617              	_ZN2ks7ADS111513read_diff_2_3Ev:
 618              	.LVL26:
 619              	.LFB142:
ARM GAS  /tmp/ccnMXNHy.s 			page 18


 189:Core/Src/ADS1115.cpp ****     set_mux(A2_A3);
 620              		.loc 1 189 1 is_stmt 1 view -0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 0
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 189:Core/Src/ADS1115.cpp ****     set_mux(A2_A3);
 624              		.loc 1 189 1 is_stmt 0 view .LVU182
 625 0274 70B5     		push	{r4, r5, r6, lr}
 626              		.cfi_def_cfa_offset 16
 627              		.cfi_offset 4, -16
 628              		.cfi_offset 5, -12
 629              		.cfi_offset 6, -8
 630              		.cfi_offset 14, -4
 631 0276 82B0     		sub	sp, sp, #8
 632              		.cfi_def_cfa_offset 24
 633 0278 0446     		mov	r4, r0
 190:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 634              		.loc 1 190 5 is_stmt 1 view .LVU183
 190:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 635              		.loc 1 190 12 is_stmt 0 view .LVU184
 636 027a 0321     		movs	r1, #3
 637 027c FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 638              	.LVL27:
 191:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 639              		.loc 1 191 5 is_stmt 1 view .LVU185
 191:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 640              		.loc 1 191 28 is_stmt 0 view .LVU186
 641 0280 04F10805 		add	r5, r4, #8
 191:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 642              		.loc 1 191 44 view .LVU187
 643 0284 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 191:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 644              		.loc 1 191 28 view .LVU188
 645 0288 6426     		movs	r6, #100
 646 028a 0096     		str	r6, [sp]
 647 028c 0323     		movs	r3, #3
 648 028e 2246     		mov	r2, r4
 649 0290 4900     		lsls	r1, r1, #1
 650 0292 2846     		mov	r0, r5
 651 0294 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 652              	.LVL28:
 192:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 653              		.loc 1 192 5 is_stmt 1 view .LVU189
 192:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 654              		.loc 1 192 20 is_stmt 0 view .LVU190
 655 0298 0023     		movs	r3, #0
 656 029a 2370     		strb	r3, [r4]
 193:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 657              		.loc 1 193 5 is_stmt 1 view .LVU191
 193:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 658              		.loc 1 193 44 is_stmt 0 view .LVU192
 659 029c 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 193:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 660              		.loc 1 193 28 view .LVU193
 661 02a0 0096     		str	r6, [sp]
 662 02a2 0123     		movs	r3, #1
 663 02a4 2246     		mov	r2, r4
ARM GAS  /tmp/ccnMXNHy.s 			page 19


 664 02a6 9940     		lsls	r1, r1, r3
 665 02a8 2846     		mov	r0, r5
 666 02aa FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 667              	.LVL29:
 194:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 668              		.loc 1 194 5 is_stmt 1 view .LVU194
 194:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&m_i2c_handle, m_address<<1, m_ADS_read, 2, 100);
 669              		.loc 1 194 14 is_stmt 0 view .LVU195
 670 02ae 1420     		movs	r0, #20
 671 02b0 FFF7FEFF 		bl	HAL_Delay
 672              	.LVL30:
 195:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 673              		.loc 1 195 5 is_stmt 1 view .LVU196
 195:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 674              		.loc 1 195 43 is_stmt 0 view .LVU197
 675 02b4 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 195:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 676              		.loc 1 195 27 view .LVU198
 677 02b8 0096     		str	r6, [sp]
 678 02ba 0223     		movs	r3, #2
 679 02bc E21C     		adds	r2, r4, #3
 680 02be 4900     		lsls	r1, r1, #1
 681 02c0 2846     		mov	r0, r5
 682 02c2 FFF7FEFF 		bl	HAL_I2C_Master_Receive
 683              	.LVL31:
 196:Core/Src/ADS1115.cpp ****             
 684              		.loc 1 196 5 is_stmt 1 view .LVU199
 196:Core/Src/ADS1115.cpp ****             
 685              		.loc 1 196 29 is_stmt 0 view .LVU200
 686 02c6 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 196:Core/Src/ADS1115.cpp ****             
 687              		.loc 1 196 50 view .LVU201
 688 02c8 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 196:Core/Src/ADS1115.cpp ****             
 689              		.loc 1 196 36 view .LVU202
 690 02ca 43EA0223 		orr	r3, r3, r2, lsl #8
 691 02ce 1BB2     		sxth	r3, r3
 196:Core/Src/ADS1115.cpp ****             
 692              		.loc 1 196 15 view .LVU203
 693 02d0 A4F85C30 		strh	r3, [r4, #92]	@ movhi
 198:Core/Src/ADS1115.cpp ****     {
 694              		.loc 1 198 5 is_stmt 1 view .LVU204
 695 02d4 002B     		cmp	r3, #0
 696 02d6 03DB     		blt	.L33
 697              	.L31:
 203:Core/Src/ADS1115.cpp **** }
 698              		.loc 1 203 5 view .LVU205
 204:Core/Src/ADS1115.cpp **** 
 699              		.loc 1 204 1 is_stmt 0 view .LVU206
 700 02d8 B4F95C00 		ldrsh	r0, [r4, #92]
 701 02dc 02B0     		add	sp, sp, #8
 702              		.cfi_remember_state
 703              		.cfi_def_cfa_offset 16
 704              		@ sp needed
 705 02de 70BD     		pop	{r4, r5, r6, pc}
 706              	.LVL32:
 707              	.L33:
ARM GAS  /tmp/ccnMXNHy.s 			page 20


 708              		.cfi_restore_state
 200:Core/Src/ADS1115.cpp ****     }
 709              		.loc 1 200 9 is_stmt 1 view .LVU207
 200:Core/Src/ADS1115.cpp ****     }
 710              		.loc 1 200 19 is_stmt 0 view .LVU208
 711 02e0 0023     		movs	r3, #0
 712 02e2 A4F85C30 		strh	r3, [r4, #92]	@ movhi
 713 02e6 F7E7     		b	.L31
 714              		.cfi_endproc
 715              	.LFE142:
 717              		.align	1
 718              		.global	_ZN2ks7ADS11158set_gainENS_4GAINE
 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 723              	_ZN2ks7ADS11158set_gainENS_4GAINE:
 724              	.LVL33:
 725              	.LFB145:
 275:Core/Src/ADS1115.cpp **** 
 276:Core/Src/ADS1115.cpp **** void ks::ADS1115::set_gain(GAIN gain)
 277:Core/Src/ADS1115.cpp **** {
 726              		.loc 1 277 1 is_stmt 1 view -0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 278:Core/Src/ADS1115.cpp ****     switch(gain)
 731              		.loc 1 278 5 view .LVU210
 732 02e8 0529     		cmp	r1, #5
 733 02ea 5FD8     		bhi	.L34
 734 02ec DFE801F0 		tbb	[pc, r1]
 735              	.L37:
 736 02f0 03       		.byte	(.L42-.L37)/2
 737 02f1 11       		.byte	(.L41-.L37)/2
 738 02f2 1F       		.byte	(.L40-.L37)/2
 739 02f3 2F       		.byte	(.L39-.L37)/2
 740 02f4 3D       		.byte	(.L38-.L37)/2
 741 02f5 4F       		.byte	(.L36-.L37)/2
 742              		.p2align 1
 743              	.L42:
 279:Core/Src/ADS1115.cpp ****     {
 280:Core/Src/ADS1115.cpp ****         case(PGA_6_144):
 744              		.loc 1 280 9 view .LVU211
 281:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 3);
 745              		.loc 1 281 13 view .LVU212
 746              		.loc 1 281 26 is_stmt 0 view .LVU213
 747 02f6 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 748              		.loc 1 281 28 view .LVU214
 749 02f8 23F00802 		bic	r2, r3, #8
 750 02fc 4270     		strb	r2, [r0, #1]
 282:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 2);
 751              		.loc 1 282 13 is_stmt 1 view .LVU215
 752              		.loc 1 282 28 is_stmt 0 view .LVU216
 753 02fe 23F00C02 		bic	r2, r3, #12
 754 0302 4270     		strb	r2, [r0, #1]
 283:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 1);
 755              		.loc 1 283 13 is_stmt 1 view .LVU217
ARM GAS  /tmp/ccnMXNHy.s 			page 21


 756              		.loc 1 283 28 is_stmt 0 view .LVU218
 757 0304 23F00E03 		bic	r3, r3, #14
 758 0308 4370     		strb	r3, [r0, #1]
 284:Core/Src/ADS1115.cpp **** 
 285:Core/Src/ADS1115.cpp ****             m_gain = 6.144;
 759              		.loc 1 285 13 is_stmt 1 view .LVU219
 760              		.loc 1 285 20 is_stmt 0 view .LVU220
 761 030a 0623     		movs	r3, #6
 762 030c 80F86030 		strb	r3, [r0, #96]
 286:Core/Src/ADS1115.cpp ****         break;
 763              		.loc 1 286 9 is_stmt 1 view .LVU221
 764 0310 7047     		bx	lr
 765              	.L41:
 287:Core/Src/ADS1115.cpp **** 
 288:Core/Src/ADS1115.cpp ****         case(PGA_4_096):
 766              		.loc 1 288 9 view .LVU222
 289:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 3);
 767              		.loc 1 289 13 view .LVU223
 768              		.loc 1 289 26 is_stmt 0 view .LVU224
 769 0312 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 770              		.loc 1 289 28 view .LVU225
 771 0314 23F00802 		bic	r2, r3, #8
 772 0318 4270     		strb	r2, [r0, #1]
 290:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 2);
 773              		.loc 1 290 13 is_stmt 1 view .LVU226
 774              		.loc 1 290 28 is_stmt 0 view .LVU227
 775 031a 03F0F303 		and	r3, r3, #243
 776 031e 4370     		strb	r3, [r0, #1]
 291:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 1);
 777              		.loc 1 291 13 is_stmt 1 view .LVU228
 778              		.loc 1 291 28 is_stmt 0 view .LVU229
 779 0320 43F00203 		orr	r3, r3, #2
 780 0324 4370     		strb	r3, [r0, #1]
 292:Core/Src/ADS1115.cpp **** 
 293:Core/Src/ADS1115.cpp ****             m_gain = 4.096;
 781              		.loc 1 293 13 is_stmt 1 view .LVU230
 782              		.loc 1 293 20 is_stmt 0 view .LVU231
 783 0326 0423     		movs	r3, #4
 784 0328 80F86030 		strb	r3, [r0, #96]
 294:Core/Src/ADS1115.cpp ****         break;
 785              		.loc 1 294 9 is_stmt 1 view .LVU232
 786 032c 7047     		bx	lr
 787              	.L40:
 295:Core/Src/ADS1115.cpp **** 
 296:Core/Src/ADS1115.cpp ****         case(PGA_2_048):
 788              		.loc 1 296 9 view .LVU233
 297:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 3);
 789              		.loc 1 297 13 view .LVU234
 790              		.loc 1 297 26 is_stmt 0 view .LVU235
 791 032e 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 792              		.loc 1 297 28 view .LVU236
 793 0330 03F0F702 		and	r2, r3, #247
 794 0334 4270     		strb	r2, [r0, #1]
 298:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 2);
 795              		.loc 1 298 13 is_stmt 1 view .LVU237
 796              		.loc 1 298 28 is_stmt 0 view .LVU238
 797 0336 42F00402 		orr	r2, r2, #4
ARM GAS  /tmp/ccnMXNHy.s 			page 22


 798 033a 4270     		strb	r2, [r0, #1]
 299:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 1);
 799              		.loc 1 299 13 is_stmt 1 view .LVU239
 800              		.loc 1 299 28 is_stmt 0 view .LVU240
 801 033c 23F00A03 		bic	r3, r3, #10
 802 0340 43F00403 		orr	r3, r3, #4
 803 0344 4370     		strb	r3, [r0, #1]
 300:Core/Src/ADS1115.cpp **** 
 301:Core/Src/ADS1115.cpp ****             m_gain = 2.048;
 804              		.loc 1 301 13 is_stmt 1 view .LVU241
 805              		.loc 1 301 20 is_stmt 0 view .LVU242
 806 0346 0223     		movs	r3, #2
 807 0348 80F86030 		strb	r3, [r0, #96]
 302:Core/Src/ADS1115.cpp ****         break;
 808              		.loc 1 302 9 is_stmt 1 view .LVU243
 809 034c 7047     		bx	lr
 810              	.L39:
 303:Core/Src/ADS1115.cpp **** 
 304:Core/Src/ADS1115.cpp ****         case(PGA_1_024):
 811              		.loc 1 304 9 view .LVU244
 305:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 3);
 812              		.loc 1 305 13 view .LVU245
 813              		.loc 1 305 26 is_stmt 0 view .LVU246
 814 034e 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 815              		.loc 1 305 28 view .LVU247
 816 0350 03F0F703 		and	r3, r3, #247
 817 0354 4370     		strb	r3, [r0, #1]
 306:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 2);
 818              		.loc 1 306 13 is_stmt 1 view .LVU248
 819              		.loc 1 306 28 is_stmt 0 view .LVU249
 820 0356 43F00402 		orr	r2, r3, #4
 821 035a 4270     		strb	r2, [r0, #1]
 307:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 1);
 822              		.loc 1 307 13 is_stmt 1 view .LVU250
 823              		.loc 1 307 28 is_stmt 0 view .LVU251
 824 035c 43F00603 		orr	r3, r3, #6
 825 0360 4370     		strb	r3, [r0, #1]
 308:Core/Src/ADS1115.cpp **** 
 309:Core/Src/ADS1115.cpp ****             m_gain = 1.024;
 826              		.loc 1 309 13 is_stmt 1 view .LVU252
 827              		.loc 1 309 20 is_stmt 0 view .LVU253
 828 0362 0123     		movs	r3, #1
 829 0364 80F86030 		strb	r3, [r0, #96]
 310:Core/Src/ADS1115.cpp ****         break;
 830              		.loc 1 310 9 is_stmt 1 view .LVU254
 831 0368 7047     		bx	lr
 832              	.L38:
 311:Core/Src/ADS1115.cpp **** 
 312:Core/Src/ADS1115.cpp ****         case(PGA_0_512):
 833              		.loc 1 312 9 view .LVU255
 313:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 3);
 834              		.loc 1 313 13 view .LVU256
 835              		.loc 1 313 26 is_stmt 0 view .LVU257
 836 036a 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 837              		.loc 1 313 28 view .LVU258
 838 036c 43F00802 		orr	r2, r3, #8
 839 0370 4270     		strb	r2, [r0, #1]
ARM GAS  /tmp/ccnMXNHy.s 			page 23


 314:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 2);
 840              		.loc 1 314 13 is_stmt 1 view .LVU259
 841              		.loc 1 314 28 is_stmt 0 view .LVU260
 842 0372 23F00402 		bic	r2, r3, #4
 843 0376 42F00802 		orr	r2, r2, #8
 844 037a 4270     		strb	r2, [r0, #1]
 315:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 1);
 845              		.loc 1 315 13 is_stmt 1 view .LVU261
 846              		.loc 1 315 28 is_stmt 0 view .LVU262
 847 037c 23F00603 		bic	r3, r3, #6
 848 0380 43F00803 		orr	r3, r3, #8
 849 0384 4370     		strb	r3, [r0, #1]
 316:Core/Src/ADS1115.cpp **** 
 317:Core/Src/ADS1115.cpp ****             m_gain = 0.512;
 850              		.loc 1 317 13 is_stmt 1 view .LVU263
 851              		.loc 1 317 20 is_stmt 0 view .LVU264
 852 0386 0023     		movs	r3, #0
 853 0388 80F86030 		strb	r3, [r0, #96]
 318:Core/Src/ADS1115.cpp ****         break;
 854              		.loc 1 318 9 is_stmt 1 view .LVU265
 855 038c 7047     		bx	lr
 856              	.L36:
 319:Core/Src/ADS1115.cpp **** 
 320:Core/Src/ADS1115.cpp ****         case(PGA_0_256):
 857              		.loc 1 320 9 view .LVU266
 321:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 3);
 858              		.loc 1 321 13 view .LVU267
 859              		.loc 1 321 26 is_stmt 0 view .LVU268
 860 038e 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 861              		.loc 1 321 28 view .LVU269
 862 0390 43F00802 		orr	r2, r3, #8
 863 0394 4270     		strb	r2, [r0, #1]
 322:Core/Src/ADS1115.cpp ****             m_ADS_write[1] &= ~(1 << 2);
 864              		.loc 1 322 13 is_stmt 1 view .LVU270
 865 0396 03F0FB03 		and	r3, r3, #251
 866              		.loc 1 322 28 is_stmt 0 view .LVU271
 867 039a 43F00802 		orr	r2, r3, #8
 868 039e 4270     		strb	r2, [r0, #1]
 323:Core/Src/ADS1115.cpp ****             m_ADS_write[1] |= (1 << 1);
 869              		.loc 1 323 13 is_stmt 1 view .LVU272
 870              		.loc 1 323 28 is_stmt 0 view .LVU273
 871 03a0 43F00A03 		orr	r3, r3, #10
 872 03a4 4370     		strb	r3, [r0, #1]
 324:Core/Src/ADS1115.cpp **** 
 325:Core/Src/ADS1115.cpp ****             m_gain = 0.256;
 873              		.loc 1 325 13 is_stmt 1 view .LVU274
 874              		.loc 1 325 20 is_stmt 0 view .LVU275
 875 03a6 0023     		movs	r3, #0
 876 03a8 80F86030 		strb	r3, [r0, #96]
 326:Core/Src/ADS1115.cpp ****         break;
 877              		.loc 1 326 9 is_stmt 1 view .LVU276
 878              	.L34:
 327:Core/Src/ADS1115.cpp ****     } 
 328:Core/Src/ADS1115.cpp **** }
 879              		.loc 1 328 1 is_stmt 0 view .LVU277
 880 03ac 7047     		bx	lr
 881              		.cfi_endproc
ARM GAS  /tmp/ccnMXNHy.s 			page 24


 882              	.LFE145:
 884              		.align	1
 885              		.global	_ZN2ks7ADS111512set_ADS_modeENS_8ADS_MODEE
 886              		.syntax unified
 887              		.thumb
 888              		.thumb_func
 890              	_ZN2ks7ADS111512set_ADS_modeENS_8ADS_MODEE:
 891              	.LVL34:
 892              	.LFB146:
 329:Core/Src/ADS1115.cpp **** 
 330:Core/Src/ADS1115.cpp **** void ks::ADS1115::set_ADS_mode(ADS_MODE ADS_mode)
 331:Core/Src/ADS1115.cpp **** {
 893              		.loc 1 331 1 is_stmt 1 view -0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897              		@ link register save eliminated.
 332:Core/Src/ADS1115.cpp ****     m_ADS_mode = ADS_mode;
 898              		.loc 1 332 5 view .LVU279
 899              		.loc 1 332 16 is_stmt 0 view .LVU280
 900 03ae 80F86110 		strb	r1, [r0, #97]
 333:Core/Src/ADS1115.cpp **** 
 334:Core/Src/ADS1115.cpp ****     if(ADS_mode == SINGLE_SHOT)
 901              		.loc 1 334 5 is_stmt 1 view .LVU281
 902 03b2 0129     		cmp	r1, #1
 903 03b4 05D0     		beq	.L47
 335:Core/Src/ADS1115.cpp ****     {
 336:Core/Src/ADS1115.cpp ****         m_ADS_write[1] |= (1 << 0);
 337:Core/Src/ADS1115.cpp ****     }
 338:Core/Src/ADS1115.cpp **** 
 339:Core/Src/ADS1115.cpp ****     else if(ADS_mode == CONTINUOUS)
 904              		.loc 1 339 10 view .LVU282
 905 03b6 19B9     		cbnz	r1, .L44
 340:Core/Src/ADS1115.cpp ****     {
 341:Core/Src/ADS1115.cpp ****         m_ADS_write[1] &= ~(1 << 0);
 906              		.loc 1 341 9 view .LVU283
 907              		.loc 1 341 22 is_stmt 0 view .LVU284
 908 03b8 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 909              		.loc 1 341 24 view .LVU285
 910 03ba 23F00103 		bic	r3, r3, #1
 911 03be 4370     		strb	r3, [r0, #1]
 912              	.L44:
 342:Core/Src/ADS1115.cpp ****     }
 343:Core/Src/ADS1115.cpp **** }
 913              		.loc 1 343 1 view .LVU286
 914 03c0 7047     		bx	lr
 915              	.L47:
 336:Core/Src/ADS1115.cpp ****     }
 916              		.loc 1 336 9 is_stmt 1 view .LVU287
 336:Core/Src/ADS1115.cpp ****     }
 917              		.loc 1 336 22 is_stmt 0 view .LVU288
 918 03c2 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 336:Core/Src/ADS1115.cpp ****     }
 919              		.loc 1 336 24 view .LVU289
 920 03c4 43F00103 		orr	r3, r3, #1
 921 03c8 4370     		strb	r3, [r0, #1]
 922 03ca 7047     		bx	lr
ARM GAS  /tmp/ccnMXNHy.s 			page 25


 923              		.cfi_endproc
 924              	.LFE146:
 926              		.align	1
 927              		.global	_ZN2ks7ADS111513set_data_rateENS_9DATA_RATEE
 928              		.syntax unified
 929              		.thumb
 930              		.thumb_func
 932              	_ZN2ks7ADS111513set_data_rateENS_9DATA_RATEE:
 933              	.LVL35:
 934              	.LFB147:
 344:Core/Src/ADS1115.cpp **** 
 345:Core/Src/ADS1115.cpp **** void ks::ADS1115::set_data_rate(DATA_RATE data_rate)
 346:Core/Src/ADS1115.cpp **** {
 935              		.loc 1 346 1 is_stmt 1 view -0
 936              		.cfi_startproc
 937              		@ args = 0, pretend = 0, frame = 0
 938              		@ frame_needed = 0, uses_anonymous_args = 0
 939              		@ link register save eliminated.
 347:Core/Src/ADS1115.cpp ****     switch(data_rate)
 940              		.loc 1 347 5 view .LVU291
 941 03cc 0729     		cmp	r1, #7
 942 03ce 66D8     		bhi	.L48
 943 03d0 DFE801F0 		tbb	[pc, r1]
 944              	.L51:
 945 03d4 04       		.byte	(.L58-.L51)/2
 946 03d5 0F       		.byte	(.L57-.L51)/2
 947 03d6 1A       		.byte	(.L56-.L51)/2
 948 03d7 27       		.byte	(.L55-.L51)/2
 949 03d8 32       		.byte	(.L54-.L51)/2
 950 03d9 41       		.byte	(.L53-.L51)/2
 951 03da 4E       		.byte	(.L52-.L51)/2
 952 03db 5B       		.byte	(.L50-.L51)/2
 953              		.p2align 1
 954              	.L58:
 348:Core/Src/ADS1115.cpp ****     {
 349:Core/Src/ADS1115.cpp ****         case(DR_8):
 955              		.loc 1 349 9 view .LVU292
 350:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 7);
 956              		.loc 1 350 13 view .LVU293
 957              		.loc 1 350 26 is_stmt 0 view .LVU294
 958 03dc 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 959              		.loc 1 350 28 view .LVU295
 960 03de 03F07F02 		and	r2, r3, #127
 961 03e2 8270     		strb	r2, [r0, #2]
 351:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 6);
 962              		.loc 1 351 13 is_stmt 1 view .LVU296
 963              		.loc 1 351 28 is_stmt 0 view .LVU297
 964 03e4 03F03F02 		and	r2, r3, #63
 965 03e8 8270     		strb	r2, [r0, #2]
 352:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 5);
 966              		.loc 1 352 13 is_stmt 1 view .LVU298
 967              		.loc 1 352 28 is_stmt 0 view .LVU299
 968 03ea 03F01F03 		and	r3, r3, #31
 969 03ee 8370     		strb	r3, [r0, #2]
 353:Core/Src/ADS1115.cpp ****         break;
 970              		.loc 1 353 9 is_stmt 1 view .LVU300
 971 03f0 7047     		bx	lr
ARM GAS  /tmp/ccnMXNHy.s 			page 26


 972              	.L57:
 354:Core/Src/ADS1115.cpp **** 
 355:Core/Src/ADS1115.cpp ****         case(DR_16):
 973              		.loc 1 355 9 view .LVU301
 356:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 7);
 974              		.loc 1 356 13 view .LVU302
 975              		.loc 1 356 26 is_stmt 0 view .LVU303
 976 03f2 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 977              		.loc 1 356 28 view .LVU304
 978 03f4 03F07F02 		and	r2, r3, #127
 979 03f8 8270     		strb	r2, [r0, #2]
 357:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 6);
 980              		.loc 1 357 13 is_stmt 1 view .LVU305
 981              		.loc 1 357 28 is_stmt 0 view .LVU306
 982 03fa 03F03F03 		and	r3, r3, #63
 983 03fe 8370     		strb	r3, [r0, #2]
 358:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 5);
 984              		.loc 1 358 13 is_stmt 1 view .LVU307
 985              		.loc 1 358 28 is_stmt 0 view .LVU308
 986 0400 43F02003 		orr	r3, r3, #32
 987 0404 8370     		strb	r3, [r0, #2]
 359:Core/Src/ADS1115.cpp ****         break;
 988              		.loc 1 359 9 is_stmt 1 view .LVU309
 989 0406 7047     		bx	lr
 990              	.L56:
 360:Core/Src/ADS1115.cpp **** 
 361:Core/Src/ADS1115.cpp ****         case(DR_32):
 991              		.loc 1 361 9 view .LVU310
 362:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 7);
 992              		.loc 1 362 13 view .LVU311
 993              		.loc 1 362 26 is_stmt 0 view .LVU312
 994 0408 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 995              		.loc 1 362 28 view .LVU313
 996 040a 03F07F02 		and	r2, r3, #127
 997 040e 8270     		strb	r2, [r0, #2]
 363:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 6);
 998              		.loc 1 363 13 is_stmt 1 view .LVU314
 999              		.loc 1 363 28 is_stmt 0 view .LVU315
 1000 0410 42F04002 		orr	r2, r2, #64
 1001 0414 8270     		strb	r2, [r0, #2]
 364:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 5);
 1002              		.loc 1 364 13 is_stmt 1 view .LVU316
 1003              		.loc 1 364 28 is_stmt 0 view .LVU317
 1004 0416 03F05F03 		and	r3, r3, #95
 1005 041a 43F04003 		orr	r3, r3, #64
 1006 041e 8370     		strb	r3, [r0, #2]
 365:Core/Src/ADS1115.cpp ****         break;
 1007              		.loc 1 365 9 is_stmt 1 view .LVU318
 1008 0420 7047     		bx	lr
 1009              	.L55:
 366:Core/Src/ADS1115.cpp **** 
 367:Core/Src/ADS1115.cpp ****         case(DR_64):
 1010              		.loc 1 367 9 view .LVU319
 368:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 7);
 1011              		.loc 1 368 13 view .LVU320
 1012              		.loc 1 368 26 is_stmt 0 view .LVU321
 1013 0422 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
ARM GAS  /tmp/ccnMXNHy.s 			page 27


 1014              		.loc 1 368 28 view .LVU322
 1015 0424 03F07F03 		and	r3, r3, #127
 1016 0428 8370     		strb	r3, [r0, #2]
 369:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 6);
 1017              		.loc 1 369 13 is_stmt 1 view .LVU323
 1018              		.loc 1 369 28 is_stmt 0 view .LVU324
 1019 042a 43F04002 		orr	r2, r3, #64
 1020 042e 8270     		strb	r2, [r0, #2]
 370:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 5);
 1021              		.loc 1 370 13 is_stmt 1 view .LVU325
 1022              		.loc 1 370 28 is_stmt 0 view .LVU326
 1023 0430 43F06003 		orr	r3, r3, #96
 1024 0434 8370     		strb	r3, [r0, #2]
 371:Core/Src/ADS1115.cpp ****         break;
 1025              		.loc 1 371 9 is_stmt 1 view .LVU327
 1026 0436 7047     		bx	lr
 1027              	.L54:
 372:Core/Src/ADS1115.cpp **** 
 373:Core/Src/ADS1115.cpp ****         case(DR_128):
 1028              		.loc 1 373 9 view .LVU328
 374:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 7);
 1029              		.loc 1 374 13 view .LVU329
 1030              		.loc 1 374 26 is_stmt 0 view .LVU330
 1031 0438 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1032              		.loc 1 374 28 view .LVU331
 1033 043a 63F07F02 		orn	r2, r3, #127
 1034 043e 8270     		strb	r2, [r0, #2]
 375:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 6);
 1035              		.loc 1 375 13 is_stmt 1 view .LVU332
 1036              		.loc 1 375 28 is_stmt 0 view .LVU333
 1037 0440 23F04002 		bic	r2, r3, #64
 1038 0444 62F07F02 		orn	r2, r2, #127
 1039 0448 8270     		strb	r2, [r0, #2]
 376:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 5);
 1040              		.loc 1 376 13 is_stmt 1 view .LVU334
 1041              		.loc 1 376 28 is_stmt 0 view .LVU335
 1042 044a 23F06003 		bic	r3, r3, #96
 1043 044e 63F07F03 		orn	r3, r3, #127
 1044 0452 8370     		strb	r3, [r0, #2]
 377:Core/Src/ADS1115.cpp ****         break;
 1045              		.loc 1 377 9 is_stmt 1 view .LVU336
 1046 0454 7047     		bx	lr
 1047              	.L53:
 378:Core/Src/ADS1115.cpp **** 
 379:Core/Src/ADS1115.cpp ****         case(DR_250):
 1048              		.loc 1 379 9 view .LVU337
 380:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 7);
 1049              		.loc 1 380 13 view .LVU338
 1050              		.loc 1 380 26 is_stmt 0 view .LVU339
 1051 0456 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1052              		.loc 1 380 28 view .LVU340
 1053 0458 63F07F02 		orn	r2, r3, #127
 1054 045c 8270     		strb	r2, [r0, #2]
 381:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 6);
 1055              		.loc 1 381 13 is_stmt 1 view .LVU341
 1056 045e 03F0BF03 		and	r3, r3, #191
 1057              		.loc 1 381 28 is_stmt 0 view .LVU342
ARM GAS  /tmp/ccnMXNHy.s 			page 28


 1058 0462 63F07F02 		orn	r2, r3, #127
 1059 0466 8270     		strb	r2, [r0, #2]
 382:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 5);
 1060              		.loc 1 382 13 is_stmt 1 view .LVU343
 1061              		.loc 1 382 28 is_stmt 0 view .LVU344
 1062 0468 63F05F03 		orn	r3, r3, #95
 1063 046c 8370     		strb	r3, [r0, #2]
 383:Core/Src/ADS1115.cpp ****         break;
 1064              		.loc 1 383 9 is_stmt 1 view .LVU345
 1065 046e 7047     		bx	lr
 1066              	.L52:
 384:Core/Src/ADS1115.cpp **** 
 385:Core/Src/ADS1115.cpp ****         case(DR_475):
 1067              		.loc 1 385 9 view .LVU346
 386:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 7);
 1068              		.loc 1 386 13 view .LVU347
 1069              		.loc 1 386 26 is_stmt 0 view .LVU348
 1070 0470 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1071              		.loc 1 386 28 view .LVU349
 1072 0472 63F07F02 		orn	r2, r3, #127
 1073 0476 8270     		strb	r2, [r0, #2]
 387:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 6);
 1074              		.loc 1 387 13 is_stmt 1 view .LVU350
 1075              		.loc 1 387 28 is_stmt 0 view .LVU351
 1076 0478 63F03F02 		orn	r2, r3, #63
 1077 047c 8270     		strb	r2, [r0, #2]
 388:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 5);
 1078              		.loc 1 388 13 is_stmt 1 view .LVU352
 1079              		.loc 1 388 28 is_stmt 0 view .LVU353
 1080 047e 23F02003 		bic	r3, r3, #32
 1081 0482 63F03F03 		orn	r3, r3, #63
 1082 0486 8370     		strb	r3, [r0, #2]
 389:Core/Src/ADS1115.cpp ****         break;
 1083              		.loc 1 389 9 is_stmt 1 view .LVU354
 1084 0488 7047     		bx	lr
 1085              	.L50:
 390:Core/Src/ADS1115.cpp **** 
 391:Core/Src/ADS1115.cpp ****         case(DR_860):
 1086              		.loc 1 391 9 view .LVU355
 392:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 7);
 1087              		.loc 1 392 13 view .LVU356
 1088              		.loc 1 392 26 is_stmt 0 view .LVU357
 1089 048a 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1090              		.loc 1 392 28 view .LVU358
 1091 048c 63F07F02 		orn	r2, r3, #127
 1092 0490 8270     		strb	r2, [r0, #2]
 393:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 6);
 1093              		.loc 1 393 13 is_stmt 1 view .LVU359
 1094              		.loc 1 393 28 is_stmt 0 view .LVU360
 1095 0492 63F03F02 		orn	r2, r3, #63
 1096 0496 8270     		strb	r2, [r0, #2]
 394:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 5);
 1097              		.loc 1 394 13 is_stmt 1 view .LVU361
 1098              		.loc 1 394 28 is_stmt 0 view .LVU362
 1099 0498 63F01F03 		orn	r3, r3, #31
 1100 049c 8370     		strb	r3, [r0, #2]
 395:Core/Src/ADS1115.cpp ****         break;
ARM GAS  /tmp/ccnMXNHy.s 			page 29


 1101              		.loc 1 395 9 is_stmt 1 view .LVU363
 1102              	.L48:
 396:Core/Src/ADS1115.cpp ****     }
 397:Core/Src/ADS1115.cpp **** }
 1103              		.loc 1 397 1 is_stmt 0 view .LVU364
 1104 049e 7047     		bx	lr
 1105              		.cfi_endproc
 1106              	.LFE147:
 1108              		.align	1
 1109              		.global	_ZN2ks7ADS111513set_comp_modeENS_9COMP_MODEE
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1114              	_ZN2ks7ADS111513set_comp_modeENS_9COMP_MODEE:
 1115              	.LVL36:
 1116              	.LFB148:
 398:Core/Src/ADS1115.cpp **** 
 399:Core/Src/ADS1115.cpp **** void ks::ADS1115::set_comp_mode(COMP_MODE comp_mode)
 400:Core/Src/ADS1115.cpp **** {
 1117              		.loc 1 400 1 is_stmt 1 view -0
 1118              		.cfi_startproc
 1119              		@ args = 0, pretend = 0, frame = 0
 1120              		@ frame_needed = 0, uses_anonymous_args = 0
 1121              		@ link register save eliminated.
 401:Core/Src/ADS1115.cpp ****     if(comp_mode == DEFAULT)
 1122              		.loc 1 401 5 view .LVU366
 1123 04a0 21B9     		cbnz	r1, .L61
 402:Core/Src/ADS1115.cpp ****     {
 403:Core/Src/ADS1115.cpp ****         m_ADS_write[2] &= ~(1 << 4);
 1124              		.loc 1 403 9 view .LVU367
 1125              		.loc 1 403 22 is_stmt 0 view .LVU368
 1126 04a2 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1127              		.loc 1 403 24 view .LVU369
 1128 04a4 23F01003 		bic	r3, r3, #16
 1129 04a8 8370     		strb	r3, [r0, #2]
 1130 04aa 7047     		bx	lr
 1131              	.L61:
 404:Core/Src/ADS1115.cpp ****     }
 405:Core/Src/ADS1115.cpp **** 
 406:Core/Src/ADS1115.cpp ****     else if(comp_mode == WINDOW)
 1132              		.loc 1 406 10 is_stmt 1 view .LVU370
 1133 04ac 0129     		cmp	r1, #1
 1134 04ae 00D0     		beq	.L63
 1135              	.L60:
 407:Core/Src/ADS1115.cpp ****     {
 408:Core/Src/ADS1115.cpp ****         m_ADS_write[2] |= (1 << 4);
 409:Core/Src/ADS1115.cpp ****     }
 410:Core/Src/ADS1115.cpp **** }
 1136              		.loc 1 410 1 is_stmt 0 view .LVU371
 1137 04b0 7047     		bx	lr
 1138              	.L63:
 408:Core/Src/ADS1115.cpp ****     }
 1139              		.loc 1 408 9 is_stmt 1 view .LVU372
 408:Core/Src/ADS1115.cpp ****     }
 1140              		.loc 1 408 22 is_stmt 0 view .LVU373
 1141 04b2 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 408:Core/Src/ADS1115.cpp ****     }
ARM GAS  /tmp/ccnMXNHy.s 			page 30


 1142              		.loc 1 408 24 view .LVU374
 1143 04b4 43F01003 		orr	r3, r3, #16
 1144 04b8 8370     		strb	r3, [r0, #2]
 1145              		.loc 1 410 1 view .LVU375
 1146 04ba F9E7     		b	.L60
 1147              		.cfi_endproc
 1148              	.LFE148:
 1150              		.align	1
 1151              		.global	_ZN2ks7ADS111517set_comp_polarityENS_13COMP_POLARITYE
 1152              		.syntax unified
 1153              		.thumb
 1154              		.thumb_func
 1156              	_ZN2ks7ADS111517set_comp_polarityENS_13COMP_POLARITYE:
 1157              	.LVL37:
 1158              	.LFB149:
 411:Core/Src/ADS1115.cpp **** 
 412:Core/Src/ADS1115.cpp **** void ks::ADS1115::set_comp_polarity(COMP_POLARITY comp_polarity)
 413:Core/Src/ADS1115.cpp **** {
 1159              		.loc 1 413 1 is_stmt 1 view -0
 1160              		.cfi_startproc
 1161              		@ args = 0, pretend = 0, frame = 0
 1162              		@ frame_needed = 0, uses_anonymous_args = 0
 1163              		@ link register save eliminated.
 414:Core/Src/ADS1115.cpp ****     if( comp_polarity== ACTIVE_LOW)
 1164              		.loc 1 414 5 view .LVU377
 1165 04bc 21B9     		cbnz	r1, .L65
 415:Core/Src/ADS1115.cpp ****     {
 416:Core/Src/ADS1115.cpp ****         m_ADS_write[2] &= ~(1 << 3);
 1166              		.loc 1 416 9 view .LVU378
 1167              		.loc 1 416 22 is_stmt 0 view .LVU379
 1168 04be 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1169              		.loc 1 416 24 view .LVU380
 1170 04c0 23F00803 		bic	r3, r3, #8
 1171 04c4 8370     		strb	r3, [r0, #2]
 1172 04c6 7047     		bx	lr
 1173              	.L65:
 417:Core/Src/ADS1115.cpp ****     }
 418:Core/Src/ADS1115.cpp **** 
 419:Core/Src/ADS1115.cpp ****     else if(comp_polarity == ACTIVE_HIGH)
 1174              		.loc 1 419 10 is_stmt 1 view .LVU381
 1175 04c8 0129     		cmp	r1, #1
 1176 04ca 00D0     		beq	.L67
 1177              	.L64:
 420:Core/Src/ADS1115.cpp ****     {
 421:Core/Src/ADS1115.cpp ****         m_ADS_write[2] |= (1 << 3);
 422:Core/Src/ADS1115.cpp ****     }
 423:Core/Src/ADS1115.cpp **** }
 1178              		.loc 1 423 1 is_stmt 0 view .LVU382
 1179 04cc 7047     		bx	lr
 1180              	.L67:
 421:Core/Src/ADS1115.cpp ****     }
 1181              		.loc 1 421 9 is_stmt 1 view .LVU383
 421:Core/Src/ADS1115.cpp ****     }
 1182              		.loc 1 421 22 is_stmt 0 view .LVU384
 1183 04ce 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 421:Core/Src/ADS1115.cpp ****     }
 1184              		.loc 1 421 24 view .LVU385
ARM GAS  /tmp/ccnMXNHy.s 			page 31


 1185 04d0 43F00803 		orr	r3, r3, #8
 1186 04d4 8370     		strb	r3, [r0, #2]
 1187              		.loc 1 423 1 view .LVU386
 1188 04d6 F9E7     		b	.L64
 1189              		.cfi_endproc
 1190              	.LFE149:
 1192              		.align	1
 1193              		.global	_ZN2ks7ADS111514set_comp_latchENS_10COMP_LATCHE
 1194              		.syntax unified
 1195              		.thumb
 1196              		.thumb_func
 1198              	_ZN2ks7ADS111514set_comp_latchENS_10COMP_LATCHE:
 1199              	.LVL38:
 1200              	.LFB150:
 424:Core/Src/ADS1115.cpp **** 
 425:Core/Src/ADS1115.cpp **** void ks::ADS1115::set_comp_latch(COMP_LATCH comp_latch)
 426:Core/Src/ADS1115.cpp **** {
 1201              		.loc 1 426 1 is_stmt 1 view -0
 1202              		.cfi_startproc
 1203              		@ args = 0, pretend = 0, frame = 0
 1204              		@ frame_needed = 0, uses_anonymous_args = 0
 1205              		@ link register save eliminated.
 427:Core/Src/ADS1115.cpp ****     if( comp_latch == NON_LATCHING)
 1206              		.loc 1 427 5 view .LVU388
 1207 04d8 21B9     		cbnz	r1, .L69
 428:Core/Src/ADS1115.cpp ****     {
 429:Core/Src/ADS1115.cpp ****         m_ADS_write[2] &= ~(1 << 2);
 1208              		.loc 1 429 9 view .LVU389
 1209              		.loc 1 429 22 is_stmt 0 view .LVU390
 1210 04da 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1211              		.loc 1 429 24 view .LVU391
 1212 04dc 23F00403 		bic	r3, r3, #4
 1213 04e0 8370     		strb	r3, [r0, #2]
 1214 04e2 7047     		bx	lr
 1215              	.L69:
 430:Core/Src/ADS1115.cpp ****     }
 431:Core/Src/ADS1115.cpp **** 
 432:Core/Src/ADS1115.cpp ****     else if(comp_latch == LATCHING)
 1216              		.loc 1 432 10 is_stmt 1 view .LVU392
 1217 04e4 0129     		cmp	r1, #1
 1218 04e6 00D0     		beq	.L71
 1219              	.L68:
 433:Core/Src/ADS1115.cpp ****     {
 434:Core/Src/ADS1115.cpp ****         m_ADS_write[2] |= (1 << 2);
 435:Core/Src/ADS1115.cpp ****     }
 436:Core/Src/ADS1115.cpp **** }
 1220              		.loc 1 436 1 is_stmt 0 view .LVU393
 1221 04e8 7047     		bx	lr
 1222              	.L71:
 434:Core/Src/ADS1115.cpp ****     }
 1223              		.loc 1 434 9 is_stmt 1 view .LVU394
 434:Core/Src/ADS1115.cpp ****     }
 1224              		.loc 1 434 22 is_stmt 0 view .LVU395
 1225 04ea 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 434:Core/Src/ADS1115.cpp ****     }
 1226              		.loc 1 434 24 view .LVU396
 1227 04ec 43F00403 		orr	r3, r3, #4
ARM GAS  /tmp/ccnMXNHy.s 			page 32


 1228 04f0 8370     		strb	r3, [r0, #2]
 1229              		.loc 1 436 1 view .LVU397
 1230 04f2 F9E7     		b	.L68
 1231              		.cfi_endproc
 1232              	.LFE150:
 1234              		.align	1
 1235              		.global	_ZN2ks7ADS111512set_comp_queENS_8COMP_QUEE
 1236              		.syntax unified
 1237              		.thumb
 1238              		.thumb_func
 1240              	_ZN2ks7ADS111512set_comp_queENS_8COMP_QUEE:
 1241              	.LVL39:
 1242              	.LFB151:
 437:Core/Src/ADS1115.cpp **** 
 438:Core/Src/ADS1115.cpp **** void ks::ADS1115::set_comp_que(COMP_QUE comp_que)
 439:Core/Src/ADS1115.cpp **** {
 1243              		.loc 1 439 1 is_stmt 1 view -0
 1244              		.cfi_startproc
 1245              		@ args = 0, pretend = 0, frame = 0
 1246              		@ frame_needed = 0, uses_anonymous_args = 0
 1247              		@ link register save eliminated.
 440:Core/Src/ADS1115.cpp ****     switch(comp_que)
 1248              		.loc 1 440 5 view .LVU399
 1249 04f4 0329     		cmp	r1, #3
 1250 04f6 24D8     		bhi	.L72
 1251 04f8 DFE801F0 		tbb	[pc, r1]
 1252              	.L75:
 1253 04fc 02       		.byte	(.L78-.L75)/2
 1254 04fd 0A       		.byte	(.L77-.L75)/2
 1255 04fe 12       		.byte	(.L76-.L75)/2
 1256 04ff 1C       		.byte	(.L74-.L75)/2
 1257              		.p2align 1
 1258              	.L78:
 441:Core/Src/ADS1115.cpp ****     {
 442:Core/Src/ADS1115.cpp ****         case(ASSERT_AFTER_1_CONV):
 1259              		.loc 1 442 9 view .LVU400
 443:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 1);
 1260              		.loc 1 443 13 view .LVU401
 1261              		.loc 1 443 26 is_stmt 0 view .LVU402
 1262 0500 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1263              		.loc 1 443 28 view .LVU403
 1264 0502 23F00202 		bic	r2, r3, #2
 1265 0506 8270     		strb	r2, [r0, #2]
 444:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 0);
 1266              		.loc 1 444 13 is_stmt 1 view .LVU404
 1267              		.loc 1 444 28 is_stmt 0 view .LVU405
 1268 0508 23F00303 		bic	r3, r3, #3
 1269 050c 8370     		strb	r3, [r0, #2]
 445:Core/Src/ADS1115.cpp ****         break;
 1270              		.loc 1 445 9 is_stmt 1 view .LVU406
 1271 050e 7047     		bx	lr
 1272              	.L77:
 446:Core/Src/ADS1115.cpp **** 
 447:Core/Src/ADS1115.cpp ****         case(ASSERT_AFTER_2_CONV):
 1273              		.loc 1 447 9 view .LVU407
 448:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 1);
 1274              		.loc 1 448 13 view .LVU408
ARM GAS  /tmp/ccnMXNHy.s 			page 33


 1275              		.loc 1 448 26 is_stmt 0 view .LVU409
 1276 0510 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1277              		.loc 1 448 28 view .LVU410
 1278 0512 03F0FD03 		and	r3, r3, #253
 1279 0516 8370     		strb	r3, [r0, #2]
 449:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 0);
 1280              		.loc 1 449 13 is_stmt 1 view .LVU411
 1281              		.loc 1 449 28 is_stmt 0 view .LVU412
 1282 0518 43F00103 		orr	r3, r3, #1
 1283 051c 8370     		strb	r3, [r0, #2]
 450:Core/Src/ADS1115.cpp ****         break;
 1284              		.loc 1 450 9 is_stmt 1 view .LVU413
 1285 051e 7047     		bx	lr
 1286              	.L76:
 451:Core/Src/ADS1115.cpp **** 
 452:Core/Src/ADS1115.cpp ****         case(ASSERT_AFTER_4_CONV):
 1287              		.loc 1 452 9 view .LVU414
 453:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 1);
 1288              		.loc 1 453 13 view .LVU415
 1289              		.loc 1 453 26 is_stmt 0 view .LVU416
 1290 0520 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1291              		.loc 1 453 28 view .LVU417
 1292 0522 43F00202 		orr	r2, r3, #2
 1293 0526 8270     		strb	r2, [r0, #2]
 454:Core/Src/ADS1115.cpp ****             m_ADS_write[2] &= ~(1 << 0);
 1294              		.loc 1 454 13 is_stmt 1 view .LVU418
 1295              		.loc 1 454 28 is_stmt 0 view .LVU419
 1296 0528 23F00103 		bic	r3, r3, #1
 1297 052c 43F00203 		orr	r3, r3, #2
 1298 0530 8370     		strb	r3, [r0, #2]
 455:Core/Src/ADS1115.cpp ****         break;
 1299              		.loc 1 455 9 is_stmt 1 view .LVU420
 1300 0532 7047     		bx	lr
 1301              	.L74:
 456:Core/Src/ADS1115.cpp **** 
 457:Core/Src/ADS1115.cpp ****         case(DISABLE_COMP):
 1302              		.loc 1 457 9 view .LVU421
 458:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 1);
 1303              		.loc 1 458 13 view .LVU422
 1304              		.loc 1 458 26 is_stmt 0 view .LVU423
 1305 0534 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1306              		.loc 1 458 28 view .LVU424
 1307 0536 43F00202 		orr	r2, r3, #2
 1308 053a 8270     		strb	r2, [r0, #2]
 459:Core/Src/ADS1115.cpp ****             m_ADS_write[2] |= (1 << 0);
 1309              		.loc 1 459 13 is_stmt 1 view .LVU425
 1310              		.loc 1 459 28 is_stmt 0 view .LVU426
 1311 053c 43F00303 		orr	r3, r3, #3
 1312 0540 8370     		strb	r3, [r0, #2]
 460:Core/Src/ADS1115.cpp ****         break;
 1313              		.loc 1 460 9 is_stmt 1 view .LVU427
 1314              	.L72:
 461:Core/Src/ADS1115.cpp ****     }
 462:Core/Src/ADS1115.cpp **** }
 1315              		.loc 1 462 1 is_stmt 0 view .LVU428
 1316 0542 7047     		bx	lr
 1317              		.cfi_endproc
ARM GAS  /tmp/ccnMXNHy.s 			page 34


 1318              	.LFE151:
 1320              		.align	1
 1321              		.global	_ZN2ks7ADS1115C2Ev
 1322              		.syntax unified
 1323              		.thumb
 1324              		.thumb_func
 1326              	_ZN2ks7ADS1115C2Ev:
 1327              	.LVL40:
 1328              	.LFB131:
   3:Core/Src/ADS1115.cpp **** {
 1329              		.loc 1 3 1 is_stmt 1 view -0
 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 0
 1332              		@ frame_needed = 0, uses_anonymous_args = 0
   3:Core/Src/ADS1115.cpp **** {
 1333              		.loc 1 3 1 is_stmt 0 view .LVU430
 1334 0544 10B5     		push	{r4, lr}
 1335              		.cfi_def_cfa_offset 8
 1336              		.cfi_offset 4, -8
 1337              		.cfi_offset 14, -4
 1338 0546 0446     		mov	r4, r0
 1339              	.LBB2:
   5:Core/Src/ADS1115.cpp ****     m_address = 0x48;
 1340              		.loc 1 5 5 is_stmt 1 view .LVU431
   5:Core/Src/ADS1115.cpp ****     m_address = 0x48;
 1341              		.loc 1 5 18 is_stmt 0 view .LVU432
 1342 0548 5422     		movs	r2, #84
 1343 054a 1449     		ldr	r1, .L82
 1344 054c 0830     		adds	r0, r0, #8
 1345              	.LVL41:
   5:Core/Src/ADS1115.cpp ****     m_address = 0x48;
 1346              		.loc 1 5 18 view .LVU433
 1347 054e FFF7FEFF 		bl	memcpy
 1348              	.LVL42:
   6:Core/Src/ADS1115.cpp ****     
 1349              		.loc 1 6 5 is_stmt 1 view .LVU434
   6:Core/Src/ADS1115.cpp ****     
 1350              		.loc 1 6 15 is_stmt 0 view .LVU435
 1351 0552 4823     		movs	r3, #72
 1352 0554 84F85E30 		strb	r3, [r4, #94]
   8:Core/Src/ADS1115.cpp ****     set_gain(PGA_2_048);
 1353              		.loc 1 8 5 is_stmt 1 view .LVU436
   8:Core/Src/ADS1115.cpp ****     set_gain(PGA_2_048);
 1354              		.loc 1 8 12 is_stmt 0 view .LVU437
 1355 0558 0021     		movs	r1, #0
 1356 055a 2046     		mov	r0, r4
 1357 055c FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 1358              	.LVL43:
   9:Core/Src/ADS1115.cpp ****     set_ADS_mode(SINGLE_SHOT);
 1359              		.loc 1 9 5 is_stmt 1 view .LVU438
   9:Core/Src/ADS1115.cpp ****     set_ADS_mode(SINGLE_SHOT);
 1360              		.loc 1 9 13 is_stmt 0 view .LVU439
 1361 0560 0221     		movs	r1, #2
 1362 0562 2046     		mov	r0, r4
 1363 0564 FFF7FEFF 		bl	_ZN2ks7ADS11158set_gainENS_4GAINE
 1364              	.LVL44:
  10:Core/Src/ADS1115.cpp ****     set_data_rate(DR_128);
ARM GAS  /tmp/ccnMXNHy.s 			page 35


 1365              		.loc 1 10 5 is_stmt 1 view .LVU440
  10:Core/Src/ADS1115.cpp ****     set_data_rate(DR_128);
 1366              		.loc 1 10 17 is_stmt 0 view .LVU441
 1367 0568 0121     		movs	r1, #1
 1368 056a 2046     		mov	r0, r4
 1369 056c FFF7FEFF 		bl	_ZN2ks7ADS111512set_ADS_modeENS_8ADS_MODEE
 1370              	.LVL45:
  11:Core/Src/ADS1115.cpp ****     set_comp_mode(DEFAULT);
 1371              		.loc 1 11 5 is_stmt 1 view .LVU442
  11:Core/Src/ADS1115.cpp ****     set_comp_mode(DEFAULT);
 1372              		.loc 1 11 18 is_stmt 0 view .LVU443
 1373 0570 0421     		movs	r1, #4
 1374 0572 2046     		mov	r0, r4
 1375 0574 FFF7FEFF 		bl	_ZN2ks7ADS111513set_data_rateENS_9DATA_RATEE
 1376              	.LVL46:
  12:Core/Src/ADS1115.cpp ****     set_comp_polarity(ACTIVE_LOW);
 1377              		.loc 1 12 5 is_stmt 1 view .LVU444
  12:Core/Src/ADS1115.cpp ****     set_comp_polarity(ACTIVE_LOW);
 1378              		.loc 1 12 18 is_stmt 0 view .LVU445
 1379 0578 0021     		movs	r1, #0
 1380 057a 2046     		mov	r0, r4
 1381 057c FFF7FEFF 		bl	_ZN2ks7ADS111513set_comp_modeENS_9COMP_MODEE
 1382              	.LVL47:
  13:Core/Src/ADS1115.cpp ****     set_comp_latch(NON_LATCHING);
 1383              		.loc 1 13 5 is_stmt 1 view .LVU446
  13:Core/Src/ADS1115.cpp ****     set_comp_latch(NON_LATCHING);
 1384              		.loc 1 13 22 is_stmt 0 view .LVU447
 1385 0580 0021     		movs	r1, #0
 1386 0582 2046     		mov	r0, r4
 1387 0584 FFF7FEFF 		bl	_ZN2ks7ADS111517set_comp_polarityENS_13COMP_POLARITYE
 1388              	.LVL48:
  14:Core/Src/ADS1115.cpp ****     set_comp_que(DISABLE_COMP);
 1389              		.loc 1 14 5 is_stmt 1 view .LVU448
  14:Core/Src/ADS1115.cpp ****     set_comp_que(DISABLE_COMP);
 1390              		.loc 1 14 19 is_stmt 0 view .LVU449
 1391 0588 0021     		movs	r1, #0
 1392 058a 2046     		mov	r0, r4
 1393 058c FFF7FEFF 		bl	_ZN2ks7ADS111514set_comp_latchENS_10COMP_LATCHE
 1394              	.LVL49:
  15:Core/Src/ADS1115.cpp **** }
 1395              		.loc 1 15 5 is_stmt 1 view .LVU450
  15:Core/Src/ADS1115.cpp **** }
 1396              		.loc 1 15 17 is_stmt 0 view .LVU451
 1397 0590 0321     		movs	r1, #3
 1398 0592 2046     		mov	r0, r4
 1399 0594 FFF7FEFF 		bl	_ZN2ks7ADS111512set_comp_queENS_8COMP_QUEE
 1400              	.LVL50:
 1401              	.LBE2:
  16:Core/Src/ADS1115.cpp **** 
 1402              		.loc 1 16 1 view .LVU452
 1403 0598 2046     		mov	r0, r4
 1404 059a 10BD     		pop	{r4, pc}
 1405              	.LVL51:
 1406              	.L83:
  16:Core/Src/ADS1115.cpp **** 
 1407              		.loc 1 16 1 view .LVU453
 1408              		.align	2
ARM GAS  /tmp/ccnMXNHy.s 			page 36


 1409              	.L82:
 1410 059c 00000000 		.word	hi2c1
 1411              		.cfi_endproc
 1412              	.LFE131:
 1414              		.global	_ZN2ks7ADS1115C1Ev
 1415              		.thumb_set _ZN2ks7ADS1115C1Ev,_ZN2ks7ADS1115C2Ev
 1416              		.align	1
 1417              		.global	_ZN2ks7ADS1115C2ENS_4ADDRE19__I2C_HandleTypeDef
 1418              		.syntax unified
 1419              		.thumb
 1420              		.thumb_func
 1422              	_ZN2ks7ADS1115C2ENS_4ADDRE19__I2C_HandleTypeDef:
 1423              	.LVL52:
 1424              	.LFB134:
  18:Core/Src/ADS1115.cpp **** {
 1425              		.loc 1 18 1 is_stmt 1 view -0
 1426              		.cfi_startproc
 1427              		@ args = 84, pretend = 8, frame = 0
 1428              		@ frame_needed = 0, uses_anonymous_args = 0
  18:Core/Src/ADS1115.cpp **** {
 1429              		.loc 1 18 1 is_stmt 0 view .LVU455
 1430 05a0 82B0     		sub	sp, sp, #8
 1431              		.cfi_def_cfa_offset 8
 1432 05a2 10B5     		push	{r4, lr}
 1433              		.cfi_def_cfa_offset 16
 1434              		.cfi_offset 4, -16
 1435              		.cfi_offset 14, -12
 1436 05a4 0446     		mov	r4, r0
 1437 05a6 02A8     		add	r0, sp, #8
 1438              	.LVL53:
  18:Core/Src/ADS1115.cpp **** {
 1439              		.loc 1 18 1 view .LVU456
 1440 05a8 80E80C00 		stm	r0, {r2, r3}
 1441              	.LBB3:
  20:Core/Src/ADS1115.cpp ****     m_i2c_handle = i2c_handle;
 1442              		.loc 1 20 5 is_stmt 1 view .LVU457
  20:Core/Src/ADS1115.cpp ****     m_i2c_handle = i2c_handle;
 1443              		.loc 1 20 15 is_stmt 0 view .LVU458
 1444 05ac 84F85E10 		strb	r1, [r4, #94]
  21:Core/Src/ADS1115.cpp **** 
 1445              		.loc 1 21 5 is_stmt 1 view .LVU459
  21:Core/Src/ADS1115.cpp **** 
 1446              		.loc 1 21 18 is_stmt 0 view .LVU460
 1447 05b0 5422     		movs	r2, #84
 1448 05b2 0146     		mov	r1, r0
 1449              	.LVL54:
  21:Core/Src/ADS1115.cpp **** 
 1450              		.loc 1 21 18 view .LVU461
 1451 05b4 04F10800 		add	r0, r4, #8
 1452 05b8 FFF7FEFF 		bl	memcpy
 1453              	.LVL55:
  23:Core/Src/ADS1115.cpp ****     set_gain(PGA_2_048);
 1454              		.loc 1 23 5 is_stmt 1 view .LVU462
  23:Core/Src/ADS1115.cpp ****     set_gain(PGA_2_048);
 1455              		.loc 1 23 12 is_stmt 0 view .LVU463
 1456 05bc 0021     		movs	r1, #0
 1457 05be 2046     		mov	r0, r4
ARM GAS  /tmp/ccnMXNHy.s 			page 37


 1458 05c0 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 1459              	.LVL56:
  24:Core/Src/ADS1115.cpp ****     set_ADS_mode(SINGLE_SHOT);
 1460              		.loc 1 24 5 is_stmt 1 view .LVU464
  24:Core/Src/ADS1115.cpp ****     set_ADS_mode(SINGLE_SHOT);
 1461              		.loc 1 24 13 is_stmt 0 view .LVU465
 1462 05c4 0221     		movs	r1, #2
 1463 05c6 2046     		mov	r0, r4
 1464 05c8 FFF7FEFF 		bl	_ZN2ks7ADS11158set_gainENS_4GAINE
 1465              	.LVL57:
  25:Core/Src/ADS1115.cpp ****     set_data_rate(DR_128);
 1466              		.loc 1 25 5 is_stmt 1 view .LVU466
  25:Core/Src/ADS1115.cpp ****     set_data_rate(DR_128);
 1467              		.loc 1 25 17 is_stmt 0 view .LVU467
 1468 05cc 0121     		movs	r1, #1
 1469 05ce 2046     		mov	r0, r4
 1470 05d0 FFF7FEFF 		bl	_ZN2ks7ADS111512set_ADS_modeENS_8ADS_MODEE
 1471              	.LVL58:
  26:Core/Src/ADS1115.cpp ****     set_comp_mode(DEFAULT);
 1472              		.loc 1 26 5 is_stmt 1 view .LVU468
  26:Core/Src/ADS1115.cpp ****     set_comp_mode(DEFAULT);
 1473              		.loc 1 26 18 is_stmt 0 view .LVU469
 1474 05d4 0421     		movs	r1, #4
 1475 05d6 2046     		mov	r0, r4
 1476 05d8 FFF7FEFF 		bl	_ZN2ks7ADS111513set_data_rateENS_9DATA_RATEE
 1477              	.LVL59:
  27:Core/Src/ADS1115.cpp ****     set_comp_polarity(ACTIVE_LOW);
 1478              		.loc 1 27 5 is_stmt 1 view .LVU470
  27:Core/Src/ADS1115.cpp ****     set_comp_polarity(ACTIVE_LOW);
 1479              		.loc 1 27 18 is_stmt 0 view .LVU471
 1480 05dc 0021     		movs	r1, #0
 1481 05de 2046     		mov	r0, r4
 1482 05e0 FFF7FEFF 		bl	_ZN2ks7ADS111513set_comp_modeENS_9COMP_MODEE
 1483              	.LVL60:
  28:Core/Src/ADS1115.cpp ****     set_comp_latch(NON_LATCHING);
 1484              		.loc 1 28 5 is_stmt 1 view .LVU472
  28:Core/Src/ADS1115.cpp ****     set_comp_latch(NON_LATCHING);
 1485              		.loc 1 28 22 is_stmt 0 view .LVU473
 1486 05e4 0021     		movs	r1, #0
 1487 05e6 2046     		mov	r0, r4
 1488 05e8 FFF7FEFF 		bl	_ZN2ks7ADS111517set_comp_polarityENS_13COMP_POLARITYE
 1489              	.LVL61:
  29:Core/Src/ADS1115.cpp ****     set_comp_que(DISABLE_COMP);
 1490              		.loc 1 29 5 is_stmt 1 view .LVU474
  29:Core/Src/ADS1115.cpp ****     set_comp_que(DISABLE_COMP);
 1491              		.loc 1 29 19 is_stmt 0 view .LVU475
 1492 05ec 0021     		movs	r1, #0
 1493 05ee 2046     		mov	r0, r4
 1494 05f0 FFF7FEFF 		bl	_ZN2ks7ADS111514set_comp_latchENS_10COMP_LATCHE
 1495              	.LVL62:
  30:Core/Src/ADS1115.cpp **** }
 1496              		.loc 1 30 5 is_stmt 1 view .LVU476
  30:Core/Src/ADS1115.cpp **** }
 1497              		.loc 1 30 17 is_stmt 0 view .LVU477
 1498 05f4 0321     		movs	r1, #3
 1499 05f6 2046     		mov	r0, r4
 1500 05f8 FFF7FEFF 		bl	_ZN2ks7ADS111512set_comp_queENS_8COMP_QUEE
ARM GAS  /tmp/ccnMXNHy.s 			page 38


 1501              	.LVL63:
 1502              	.LBE3:
  31:Core/Src/ADS1115.cpp **** 
 1503              		.loc 1 31 1 view .LVU478
 1504 05fc 2046     		mov	r0, r4
 1505 05fe BDE81040 		pop	{r4, lr}
 1506              		.cfi_restore 14
 1507              		.cfi_restore 4
 1508              		.cfi_def_cfa_offset 8
 1509              	.LVL64:
  31:Core/Src/ADS1115.cpp **** 
 1510              		.loc 1 31 1 view .LVU479
 1511 0602 02B0     		add	sp, sp, #8
 1512              		.cfi_def_cfa_offset 0
 1513 0604 7047     		bx	lr
 1514              		.cfi_endproc
 1515              	.LFE134:
 1517              		.global	_ZN2ks7ADS1115C1ENS_4ADDRE19__I2C_HandleTypeDef
 1518              		.thumb_set _ZN2ks7ADS1115C1ENS_4ADDRE19__I2C_HandleTypeDef,_ZN2ks7ADS1115C2ENS_4ADDRE19__I2C_Handl
 1519              		.align	1
 1520              		.global	_ZN2ks7ADS111513upload_configEv
 1521              		.syntax unified
 1522              		.thumb
 1523              		.thumb_func
 1525              	_ZN2ks7ADS111513upload_configEv:
 1526              	.LVL65:
 1527              	.LFB152:
 463:Core/Src/ADS1115.cpp **** 
 464:Core/Src/ADS1115.cpp **** void ks::ADS1115::upload_config()
 465:Core/Src/ADS1115.cpp **** {
 1528              		.loc 1 465 1 is_stmt 1 view -0
 1529              		.cfi_startproc
 1530              		@ args = 0, pretend = 0, frame = 0
 1531              		@ frame_needed = 0, uses_anonymous_args = 0
 1532              		.loc 1 465 1 is_stmt 0 view .LVU481
 1533 0606 F0B5     		push	{r4, r5, r6, r7, lr}
 1534              		.cfi_def_cfa_offset 20
 1535              		.cfi_offset 4, -20
 1536              		.cfi_offset 5, -16
 1537              		.cfi_offset 6, -12
 1538              		.cfi_offset 7, -8
 1539              		.cfi_offset 14, -4
 1540 0608 83B0     		sub	sp, sp, #12
 1541              		.cfi_def_cfa_offset 32
 1542 060a 0446     		mov	r4, r0
 466:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x01;
 1543              		.loc 1 466 5 is_stmt 1 view .LVU482
 1544              		.loc 1 466 20 is_stmt 0 view .LVU483
 1545 060c 0126     		movs	r6, #1
 1546 060e 0546     		mov	r5, r0
 1547 0610 05F8086B 		strb	r6, [r5], #8
 467:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 3, 100);
 1548              		.loc 1 467 5 is_stmt 1 view .LVU484
 1549              		.loc 1 467 44 is_stmt 0 view .LVU485
 1550 0614 90F85E10 		ldrb	r1, [r0, #94]	@ zero_extendqisi2
 1551              		.loc 1 467 28 view .LVU486
 1552 0618 6427     		movs	r7, #100
ARM GAS  /tmp/ccnMXNHy.s 			page 39


 1553 061a 0097     		str	r7, [sp]
 1554 061c 0323     		movs	r3, #3
 1555 061e 0246     		mov	r2, r0
 1556 0620 B140     		lsls	r1, r1, r6
 1557 0622 2846     		mov	r0, r5
 1558              	.LVL66:
 1559              		.loc 1 467 28 view .LVU487
 1560 0624 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1561              	.LVL67:
 468:Core/Src/ADS1115.cpp ****     m_ADS_write[0] = 0x00;
 1562              		.loc 1 468 5 is_stmt 1 view .LVU488
 1563              		.loc 1 468 20 is_stmt 0 view .LVU489
 1564 0628 0023     		movs	r3, #0
 1565 062a 2370     		strb	r3, [r4]
 469:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Transmit(&m_i2c_handle, m_address<<1, m_ADS_write, 1, 100);
 1566              		.loc 1 469 5 is_stmt 1 view .LVU490
 1567              		.loc 1 469 44 is_stmt 0 view .LVU491
 1568 062c 94F85E10 		ldrb	r1, [r4, #94]	@ zero_extendqisi2
 1569              		.loc 1 469 28 view .LVU492
 1570 0630 0097     		str	r7, [sp]
 1571 0632 3346     		mov	r3, r6
 1572 0634 2246     		mov	r2, r4
 1573 0636 B140     		lsls	r1, r1, r6
 1574 0638 2846     		mov	r0, r5
 1575 063a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1576              	.LVL68:
 470:Core/Src/ADS1115.cpp ****     HAL_Delay(20);
 1577              		.loc 1 470 5 is_stmt 1 view .LVU493
 1578              		.loc 1 470 14 is_stmt 0 view .LVU494
 1579 063e 1420     		movs	r0, #20
 1580 0640 FFF7FEFF 		bl	HAL_Delay
 1581              	.LVL69:
 471:Core/Src/ADS1115.cpp **** }
 1582              		.loc 1 471 1 view .LVU495
 1583 0644 03B0     		add	sp, sp, #12
 1584              		.cfi_def_cfa_offset 20
 1585              		@ sp needed
 1586 0646 F0BD     		pop	{r4, r5, r6, r7, pc}
 1587              		.loc 1 471 1 view .LVU496
 1588              		.cfi_endproc
 1589              	.LFE152:
 1591              		.align	1
 1592              		.global	_ZN2ks7ADS111514get_conversionEv
 1593              		.syntax unified
 1594              		.thumb
 1595              		.thumb_func
 1597              	_ZN2ks7ADS111514get_conversionEv:
 1598              	.LVL70:
 1599              	.LFB153:
 472:Core/Src/ADS1115.cpp **** 
 473:Core/Src/ADS1115.cpp **** int16_t ks::ADS1115::get_conversion()
 474:Core/Src/ADS1115.cpp **** {
 1600              		.loc 1 474 1 is_stmt 1 view -0
 1601              		.cfi_startproc
 1602              		@ args = 0, pretend = 0, frame = 0
 1603              		@ frame_needed = 0, uses_anonymous_args = 0
 1604              		.loc 1 474 1 is_stmt 0 view .LVU498
ARM GAS  /tmp/ccnMXNHy.s 			page 40


 1605 0648 10B5     		push	{r4, lr}
 1606              		.cfi_def_cfa_offset 8
 1607              		.cfi_offset 4, -8
 1608              		.cfi_offset 14, -4
 1609 064a 82B0     		sub	sp, sp, #8
 1610              		.cfi_def_cfa_offset 16
 1611 064c 0446     		mov	r4, r0
 475:Core/Src/ADS1115.cpp ****     HAL_I2C_Master_Receive(&hi2c1, m_address<<1, m_ADS_read, 2, 100);
 1612              		.loc 1 475 5 is_stmt 1 view .LVU499
 1613              		.loc 1 475 36 is_stmt 0 view .LVU500
 1614 064e 90F85E10 		ldrb	r1, [r0, #94]	@ zero_extendqisi2
 1615              		.loc 1 475 27 view .LVU501
 1616 0652 6423     		movs	r3, #100
 1617 0654 0093     		str	r3, [sp]
 1618 0656 0223     		movs	r3, #2
 1619 0658 C21C     		adds	r2, r0, #3
 1620 065a 4900     		lsls	r1, r1, #1
 1621 065c 0948     		ldr	r0, .L92
 1622              	.LVL71:
 1623              		.loc 1 475 27 view .LVU502
 1624 065e FFF7FEFF 		bl	HAL_I2C_Master_Receive
 1625              	.LVL72:
 476:Core/Src/ADS1115.cpp ****     m_reading = m_ADS_read[0] << 8 | m_ADS_read[1];
 1626              		.loc 1 476 5 is_stmt 1 view .LVU503
 1627              		.loc 1 476 29 is_stmt 0 view .LVU504
 1628 0662 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 1629              		.loc 1 476 50 view .LVU505
 1630 0664 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 1631              		.loc 1 476 36 view .LVU506
 1632 0666 43EA0223 		orr	r3, r3, r2, lsl #8
 1633 066a 1BB2     		sxth	r3, r3
 1634              		.loc 1 476 15 view .LVU507
 1635 066c A4F85C30 		strh	r3, [r4, #92]	@ movhi
 477:Core/Src/ADS1115.cpp ****     if(m_reading < 0)
 1636              		.loc 1 477 5 is_stmt 1 view .LVU508
 1637 0670 002B     		cmp	r3, #0
 1638 0672 03DB     		blt	.L91
 1639              	.L89:
 478:Core/Src/ADS1115.cpp ****     {
 479:Core/Src/ADS1115.cpp ****         m_reading = 0;
 480:Core/Src/ADS1115.cpp ****     }
 481:Core/Src/ADS1115.cpp **** 
 482:Core/Src/ADS1115.cpp ****     return m_reading;
 1640              		.loc 1 482 5 view .LVU509
 483:Core/Src/ADS1115.cpp **** }...
 1641              		.loc 1 483 1 is_stmt 0 view .LVU510
 1642 0674 B4F95C00 		ldrsh	r0, [r4, #92]
 1643 0678 02B0     		add	sp, sp, #8
 1644              		.cfi_remember_state
 1645              		.cfi_def_cfa_offset 8
 1646              		@ sp needed
 1647 067a 10BD     		pop	{r4, pc}
 1648              	.LVL73:
 1649              	.L91:
 1650              		.cfi_restore_state
 479:Core/Src/ADS1115.cpp ****         m_reading = 0;
 1651              		.loc 1 479 9 is_stmt 1 view .LVU511
ARM GAS  /tmp/ccnMXNHy.s 			page 41


 479:Core/Src/ADS1115.cpp ****         m_reading = 0;
 1652              		.loc 1 479 19 is_stmt 0 view .LVU512
 1653 067c 0023     		movs	r3, #0
 1654 067e A4F85C30 		strh	r3, [r4, #92]	@ movhi
 1655 0682 F7E7     		b	.L89
 1656              	.L93:
 1657              		.align	2
 1658              	.L92:
 1659 0684 00000000 		.word	hi2c1
 1660              		.cfi_endproc
 1661              	.LFE153:
 1663              		.align	1
 1664              		.global	_ZN2ks7ADS111512read_digitalENS_3MUXE
 1665              		.syntax unified
 1666              		.thumb
 1667              		.thumb_func
 1669              	_ZN2ks7ADS111512read_digitalENS_3MUXE:
 1670              	.LVL74:
 1671              	.LFB138:
  46:Core/Src/ADS1115.cpp **** {
 1672              		.loc 1 46 1 is_stmt 1 view -0
 1673              		.cfi_startproc
 1674              		@ args = 0, pretend = 0, frame = 0
 1675              		@ frame_needed = 0, uses_anonymous_args = 0
  46:Core/Src/ADS1115.cpp **** {
 1676              		.loc 1 46 1 is_stmt 0 view .LVU514
 1677 0688 10B5     		push	{r4, lr}
 1678              		.cfi_def_cfa_offset 8
 1679              		.cfi_offset 4, -8
 1680              		.cfi_offset 14, -4
 1681 068a 0446     		mov	r4, r0
  47:Core/Src/ADS1115.cpp ****     switch(channel)
 1682              		.loc 1 47 5 is_stmt 1 view .LVU515
 1683 068c 0729     		cmp	r1, #7
 1684 068e 7AD8     		bhi	.L106
 1685 0690 DFE801F0 		tbb	[pc, r1]
 1686              	.L97:
 1687 0694 41       		.byte	(.L104-.L97)/2
 1688 0695 4F       		.byte	(.L103-.L97)/2
 1689 0696 5D       		.byte	(.L102-.L97)/2
 1690 0697 6B       		.byte	(.L101-.L97)/2
 1691 0698 04       		.byte	(.L100-.L97)/2
 1692 0699 17       		.byte	(.L99-.L97)/2
 1693 069a 25       		.byte	(.L98-.L97)/2
 1694 069b 33       		.byte	(.L96-.L97)/2
 1695              		.p2align 1
 1696              	.L100:
  49:Core/Src/ADS1115.cpp ****         case(A0_GND):
 1697              		.loc 1 49 9 view .LVU516
  51:Core/Src/ADS1115.cpp ****             if(m_ADS_mode == SINGLE_SHOT)
 1698              		.loc 1 51 13 view .LVU517
  51:Core/Src/ADS1115.cpp ****             if(m_ADS_mode == SINGLE_SHOT)
 1699              		.loc 1 51 16 is_stmt 0 view .LVU518
 1700 069c 90F86130 		ldrb	r3, [r0, #97]	@ zero_extendqisi2
  51:Core/Src/ADS1115.cpp ****             if(m_ADS_mode == SINGLE_SHOT)
 1701              		.loc 1 51 13 view .LVU519
 1702 06a0 012B     		cmp	r3, #1
ARM GAS  /tmp/ccnMXNHy.s 			page 42


 1703 06a2 0AD0     		beq	.L108
 1704              	.LVL75:
 1705              	.L105:
  58:Core/Src/ADS1115.cpp ****             set_mux(A0_GND);
 1706              		.loc 1 58 13 is_stmt 1 view .LVU520
  58:Core/Src/ADS1115.cpp ****             set_mux(A0_GND);
 1707              		.loc 1 58 20 is_stmt 0 view .LVU521
 1708 06a4 0421     		movs	r1, #4
 1709 06a6 2046     		mov	r0, r4
 1710 06a8 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 1711              	.LVL76:
  59:Core/Src/ADS1115.cpp ****             upload_config();
 1712              		.loc 1 59 13 is_stmt 1 view .LVU522
  59:Core/Src/ADS1115.cpp ****             upload_config();
 1713              		.loc 1 59 26 is_stmt 0 view .LVU523
 1714 06ac 2046     		mov	r0, r4
 1715 06ae FFF7FEFF 		bl	_ZN2ks7ADS111513upload_configEv
 1716              	.LVL77:
  61:Core/Src/ADS1115.cpp ****             return get_conversion();
 1717              		.loc 1 61 13 is_stmt 1 view .LVU524
  61:Core/Src/ADS1115.cpp ****             return get_conversion();
 1718              		.loc 1 61 34 is_stmt 0 view .LVU525
 1719 06b2 2046     		mov	r0, r4
 1720 06b4 FFF7FEFF 		bl	_ZN2ks7ADS111514get_conversionEv
 1721              	.LVL78:
 1722              	.L95:
 130:Core/Src/ADS1115.cpp **** }
 1723              		.loc 1 130 1 view .LVU526
 1724 06b8 10BD     		pop	{r4, pc}
 1725              	.LVL79:
 1726              	.L108:
  53:Core/Src/ADS1115.cpp ****                 set_os(START_CONV);
 1727              		.loc 1 53 17 is_stmt 1 view .LVU527
  53:Core/Src/ADS1115.cpp ****                 set_os(START_CONV);
 1728              		.loc 1 53 23 is_stmt 0 view .LVU528
 1729 06ba 0021     		movs	r1, #0
 1730              	.LVL80:
  53:Core/Src/ADS1115.cpp ****                 set_os(START_CONV);
 1731              		.loc 1 53 23 view .LVU529
 1732 06bc FFF7FEFF 		bl	_ZN2ks7ADS11156set_osENS_2OSE
 1733              	.LVL81:
  53:Core/Src/ADS1115.cpp ****                 set_os(START_CONV);
 1734              		.loc 1 53 23 view .LVU530
 1735 06c0 F0E7     		b	.L105
 1736              	.LVL82:
 1737              	.L99:
  62:Core/Src/ADS1115.cpp ****         break;
 1738              		.loc 1 62 9 is_stmt 1 view .LVU531
  64:Core/Src/ADS1115.cpp ****         case(A1_GND):
 1739              		.loc 1 64 9 view .LVU532
  66:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1740              		.loc 1 66 13 view .LVU533
  66:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1741              		.loc 1 66 19 is_stmt 0 view .LVU534
 1742 06c2 0021     		movs	r1, #0
 1743              	.LVL83:
  66:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
ARM GAS  /tmp/ccnMXNHy.s 			page 43


 1744              		.loc 1 66 19 view .LVU535
 1745 06c4 FFF7FEFF 		bl	_ZN2ks7ADS11156set_osENS_2OSE
 1746              	.LVL84:
  67:Core/Src/ADS1115.cpp ****             set_mux(A1_GND);
 1747              		.loc 1 67 13 is_stmt 1 view .LVU536
  67:Core/Src/ADS1115.cpp ****             set_mux(A1_GND);
 1748              		.loc 1 67 20 is_stmt 0 view .LVU537
 1749 06c8 0521     		movs	r1, #5
 1750 06ca 2046     		mov	r0, r4
 1751 06cc FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 1752              	.LVL85:
  68:Core/Src/ADS1115.cpp ****             upload_config();
 1753              		.loc 1 68 13 is_stmt 1 view .LVU538
  68:Core/Src/ADS1115.cpp ****             upload_config();
 1754              		.loc 1 68 26 is_stmt 0 view .LVU539
 1755 06d0 2046     		mov	r0, r4
 1756 06d2 FFF7FEFF 		bl	_ZN2ks7ADS111513upload_configEv
 1757              	.LVL86:
  70:Core/Src/ADS1115.cpp ****             return get_conversion();
 1758              		.loc 1 70 13 is_stmt 1 view .LVU540
  70:Core/Src/ADS1115.cpp ****             return get_conversion();
 1759              		.loc 1 70 34 is_stmt 0 view .LVU541
 1760 06d6 2046     		mov	r0, r4
 1761 06d8 FFF7FEFF 		bl	_ZN2ks7ADS111514get_conversionEv
 1762              	.LVL87:
  70:Core/Src/ADS1115.cpp ****             return get_conversion();
 1763              		.loc 1 70 35 view .LVU542
 1764 06dc ECE7     		b	.L95
 1765              	.LVL88:
 1766              	.L98:
  71:Core/Src/ADS1115.cpp ****         break;
 1767              		.loc 1 71 9 is_stmt 1 view .LVU543
  73:Core/Src/ADS1115.cpp ****         case(A2_GND):
 1768              		.loc 1 73 9 view .LVU544
  75:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1769              		.loc 1 75 13 view .LVU545
  75:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1770              		.loc 1 75 19 is_stmt 0 view .LVU546
 1771 06de 0021     		movs	r1, #0
 1772              	.LVL89:
  75:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1773              		.loc 1 75 19 view .LVU547
 1774 06e0 FFF7FEFF 		bl	_ZN2ks7ADS11156set_osENS_2OSE
 1775              	.LVL90:
  76:Core/Src/ADS1115.cpp ****             set_mux(A2_GND);
 1776              		.loc 1 76 13 is_stmt 1 view .LVU548
  76:Core/Src/ADS1115.cpp ****             set_mux(A2_GND);
 1777              		.loc 1 76 20 is_stmt 0 view .LVU549
 1778 06e4 0621     		movs	r1, #6
 1779 06e6 2046     		mov	r0, r4
 1780 06e8 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 1781              	.LVL91:
  77:Core/Src/ADS1115.cpp ****             upload_config();
 1782              		.loc 1 77 13 is_stmt 1 view .LVU550
  77:Core/Src/ADS1115.cpp ****             upload_config();
 1783              		.loc 1 77 26 is_stmt 0 view .LVU551
 1784 06ec 2046     		mov	r0, r4
ARM GAS  /tmp/ccnMXNHy.s 			page 44


 1785 06ee FFF7FEFF 		bl	_ZN2ks7ADS111513upload_configEv
 1786              	.LVL92:
  79:Core/Src/ADS1115.cpp ****             return get_conversion();
 1787              		.loc 1 79 13 is_stmt 1 view .LVU552
  79:Core/Src/ADS1115.cpp ****             return get_conversion();
 1788              		.loc 1 79 34 is_stmt 0 view .LVU553
 1789 06f2 2046     		mov	r0, r4
 1790 06f4 FFF7FEFF 		bl	_ZN2ks7ADS111514get_conversionEv
 1791              	.LVL93:
  79:Core/Src/ADS1115.cpp ****             return get_conversion();
 1792              		.loc 1 79 35 view .LVU554
 1793 06f8 DEE7     		b	.L95
 1794              	.LVL94:
 1795              	.L96:
  80:Core/Src/ADS1115.cpp ****         break;
 1796              		.loc 1 80 9 is_stmt 1 view .LVU555
  82:Core/Src/ADS1115.cpp ****         case(A3_GND):
 1797              		.loc 1 82 9 view .LVU556
  84:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1798              		.loc 1 84 13 view .LVU557
  84:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1799              		.loc 1 84 19 is_stmt 0 view .LVU558
 1800 06fa 0021     		movs	r1, #0
 1801              	.LVL95:
  84:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1802              		.loc 1 84 19 view .LVU559
 1803 06fc FFF7FEFF 		bl	_ZN2ks7ADS11156set_osENS_2OSE
 1804              	.LVL96:
  85:Core/Src/ADS1115.cpp ****             set_mux(A2_GND);
 1805              		.loc 1 85 13 is_stmt 1 view .LVU560
  85:Core/Src/ADS1115.cpp ****             set_mux(A2_GND);
 1806              		.loc 1 85 20 is_stmt 0 view .LVU561
 1807 0700 0621     		movs	r1, #6
 1808 0702 2046     		mov	r0, r4
 1809 0704 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 1810              	.LVL97:
  86:Core/Src/ADS1115.cpp ****             upload_config();
 1811              		.loc 1 86 13 is_stmt 1 view .LVU562
  86:Core/Src/ADS1115.cpp ****             upload_config();
 1812              		.loc 1 86 26 is_stmt 0 view .LVU563
 1813 0708 2046     		mov	r0, r4
 1814 070a FFF7FEFF 		bl	_ZN2ks7ADS111513upload_configEv
 1815              	.LVL98:
  88:Core/Src/ADS1115.cpp ****             return get_conversion();
 1816              		.loc 1 88 13 is_stmt 1 view .LVU564
  88:Core/Src/ADS1115.cpp ****             return get_conversion();
 1817              		.loc 1 88 34 is_stmt 0 view .LVU565
 1818 070e 2046     		mov	r0, r4
 1819 0710 FFF7FEFF 		bl	_ZN2ks7ADS111514get_conversionEv
 1820              	.LVL99:
  88:Core/Src/ADS1115.cpp ****             return get_conversion();
 1821              		.loc 1 88 35 view .LVU566
 1822 0714 D0E7     		b	.L95
 1823              	.LVL100:
 1824              	.L104:
  89:Core/Src/ADS1115.cpp ****         break;
 1825              		.loc 1 89 9 is_stmt 1 view .LVU567
ARM GAS  /tmp/ccnMXNHy.s 			page 45


  91:Core/Src/ADS1115.cpp ****         case(A0_A1):
 1826              		.loc 1 91 9 view .LVU568
  93:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1827              		.loc 1 93 13 view .LVU569
  93:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1828              		.loc 1 93 19 is_stmt 0 view .LVU570
 1829 0716 0021     		movs	r1, #0
 1830              	.LVL101:
  93:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1831              		.loc 1 93 19 view .LVU571
 1832 0718 FFF7FEFF 		bl	_ZN2ks7ADS11156set_osENS_2OSE
 1833              	.LVL102:
  94:Core/Src/ADS1115.cpp ****             set_mux(A0_A1);
 1834              		.loc 1 94 13 is_stmt 1 view .LVU572
  94:Core/Src/ADS1115.cpp ****             set_mux(A0_A1);
 1835              		.loc 1 94 20 is_stmt 0 view .LVU573
 1836 071c 0021     		movs	r1, #0
 1837 071e 2046     		mov	r0, r4
 1838 0720 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 1839              	.LVL103:
  95:Core/Src/ADS1115.cpp ****             upload_config();
 1840              		.loc 1 95 13 is_stmt 1 view .LVU574
  95:Core/Src/ADS1115.cpp ****             upload_config();
 1841              		.loc 1 95 26 is_stmt 0 view .LVU575
 1842 0724 2046     		mov	r0, r4
 1843 0726 FFF7FEFF 		bl	_ZN2ks7ADS111513upload_configEv
 1844              	.LVL104:
  97:Core/Src/ADS1115.cpp ****             return get_conversion();
 1845              		.loc 1 97 13 is_stmt 1 view .LVU576
  97:Core/Src/ADS1115.cpp ****             return get_conversion();
 1846              		.loc 1 97 34 is_stmt 0 view .LVU577
 1847 072a 2046     		mov	r0, r4
 1848 072c FFF7FEFF 		bl	_ZN2ks7ADS111514get_conversionEv
 1849              	.LVL105:
  97:Core/Src/ADS1115.cpp ****             return get_conversion();
 1850              		.loc 1 97 35 view .LVU578
 1851 0730 C2E7     		b	.L95
 1852              	.LVL106:
 1853              	.L103:
  98:Core/Src/ADS1115.cpp ****         break;
 1854              		.loc 1 98 9 is_stmt 1 view .LVU579
 100:Core/Src/ADS1115.cpp ****         case(A0_A3):
 1855              		.loc 1 100 9 view .LVU580
 102:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1856              		.loc 1 102 13 view .LVU581
 102:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1857              		.loc 1 102 19 is_stmt 0 view .LVU582
 1858 0732 0021     		movs	r1, #0
 1859              	.LVL107:
 102:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1860              		.loc 1 102 19 view .LVU583
 1861 0734 FFF7FEFF 		bl	_ZN2ks7ADS11156set_osENS_2OSE
 1862              	.LVL108:
 103:Core/Src/ADS1115.cpp ****             set_mux(A0_A3);
 1863              		.loc 1 103 13 is_stmt 1 view .LVU584
 103:Core/Src/ADS1115.cpp ****             set_mux(A0_A3);
 1864              		.loc 1 103 20 is_stmt 0 view .LVU585
ARM GAS  /tmp/ccnMXNHy.s 			page 46


 1865 0738 0121     		movs	r1, #1
 1866 073a 2046     		mov	r0, r4
 1867 073c FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 1868              	.LVL109:
 104:Core/Src/ADS1115.cpp ****             upload_config();
 1869              		.loc 1 104 13 is_stmt 1 view .LVU586
 104:Core/Src/ADS1115.cpp ****             upload_config();
 1870              		.loc 1 104 26 is_stmt 0 view .LVU587
 1871 0740 2046     		mov	r0, r4
 1872 0742 FFF7FEFF 		bl	_ZN2ks7ADS111513upload_configEv
 1873              	.LVL110:
 106:Core/Src/ADS1115.cpp ****             return get_conversion();
 1874              		.loc 1 106 13 is_stmt 1 view .LVU588
 106:Core/Src/ADS1115.cpp ****             return get_conversion();
 1875              		.loc 1 106 34 is_stmt 0 view .LVU589
 1876 0746 2046     		mov	r0, r4
 1877 0748 FFF7FEFF 		bl	_ZN2ks7ADS111514get_conversionEv
 1878              	.LVL111:
 106:Core/Src/ADS1115.cpp ****             return get_conversion();
 1879              		.loc 1 106 35 view .LVU590
 1880 074c B4E7     		b	.L95
 1881              	.LVL112:
 1882              	.L102:
 107:Core/Src/ADS1115.cpp ****         break;
 1883              		.loc 1 107 9 is_stmt 1 view .LVU591
 109:Core/Src/ADS1115.cpp ****         case(A1_A3):
 1884              		.loc 1 109 9 view .LVU592
 111:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1885              		.loc 1 111 13 view .LVU593
 111:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1886              		.loc 1 111 19 is_stmt 0 view .LVU594
 1887 074e 0021     		movs	r1, #0
 1888              	.LVL113:
 111:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1889              		.loc 1 111 19 view .LVU595
 1890 0750 FFF7FEFF 		bl	_ZN2ks7ADS11156set_osENS_2OSE
 1891              	.LVL114:
 112:Core/Src/ADS1115.cpp ****             set_mux(A1_A3);
 1892              		.loc 1 112 13 is_stmt 1 view .LVU596
 112:Core/Src/ADS1115.cpp ****             set_mux(A1_A3);
 1893              		.loc 1 112 20 is_stmt 0 view .LVU597
 1894 0754 0221     		movs	r1, #2
 1895 0756 2046     		mov	r0, r4
 1896 0758 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 1897              	.LVL115:
 113:Core/Src/ADS1115.cpp ****             upload_config();
 1898              		.loc 1 113 13 is_stmt 1 view .LVU598
 113:Core/Src/ADS1115.cpp ****             upload_config();
 1899              		.loc 1 113 26 is_stmt 0 view .LVU599
 1900 075c 2046     		mov	r0, r4
 1901 075e FFF7FEFF 		bl	_ZN2ks7ADS111513upload_configEv
 1902              	.LVL116:
 115:Core/Src/ADS1115.cpp ****             return get_conversion();
 1903              		.loc 1 115 13 is_stmt 1 view .LVU600
 115:Core/Src/ADS1115.cpp ****             return get_conversion();
 1904              		.loc 1 115 34 is_stmt 0 view .LVU601
 1905 0762 2046     		mov	r0, r4
ARM GAS  /tmp/ccnMXNHy.s 			page 47


 1906 0764 FFF7FEFF 		bl	_ZN2ks7ADS111514get_conversionEv
 1907              	.LVL117:
 115:Core/Src/ADS1115.cpp ****             return get_conversion();
 1908              		.loc 1 115 35 view .LVU602
 1909 0768 A6E7     		b	.L95
 1910              	.LVL118:
 1911              	.L101:
 116:Core/Src/ADS1115.cpp ****         break;
 1912              		.loc 1 116 9 is_stmt 1 view .LVU603
 118:Core/Src/ADS1115.cpp ****         case(A2_A3):
 1913              		.loc 1 118 9 view .LVU604
 120:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1914              		.loc 1 120 13 view .LVU605
 120:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1915              		.loc 1 120 19 is_stmt 0 view .LVU606
 1916 076a 0021     		movs	r1, #0
 1917              	.LVL119:
 120:Core/Src/ADS1115.cpp ****             set_os(START_CONV);
 1918              		.loc 1 120 19 view .LVU607
 1919 076c FFF7FEFF 		bl	_ZN2ks7ADS11156set_osENS_2OSE
 1920              	.LVL120:
 121:Core/Src/ADS1115.cpp ****             set_mux(A2_A3);
 1921              		.loc 1 121 13 is_stmt 1 view .LVU608
 121:Core/Src/ADS1115.cpp ****             set_mux(A2_A3);
 1922              		.loc 1 121 20 is_stmt 0 view .LVU609
 1923 0770 0321     		movs	r1, #3
 1924 0772 2046     		mov	r0, r4
 1925 0774 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 1926              	.LVL121:
 122:Core/Src/ADS1115.cpp ****             upload_config();
 1927              		.loc 1 122 13 is_stmt 1 view .LVU610
 122:Core/Src/ADS1115.cpp ****             upload_config();
 1928              		.loc 1 122 26 is_stmt 0 view .LVU611
 1929 0778 2046     		mov	r0, r4
 1930 077a FFF7FEFF 		bl	_ZN2ks7ADS111513upload_configEv
 1931              	.LVL122:
 124:Core/Src/ADS1115.cpp ****             return get_conversion();
 1932              		.loc 1 124 13 is_stmt 1 view .LVU612
 124:Core/Src/ADS1115.cpp ****             return get_conversion();
 1933              		.loc 1 124 34 is_stmt 0 view .LVU613
 1934 077e 2046     		mov	r0, r4
 1935 0780 FFF7FEFF 		bl	_ZN2ks7ADS111514get_conversionEv
 1936              	.LVL123:
 124:Core/Src/ADS1115.cpp ****             return get_conversion();
 1937              		.loc 1 124 35 view .LVU614
 1938 0784 98E7     		b	.L95
 1939              	.LVL124:
 1940              	.L106:
  47:Core/Src/ADS1115.cpp ****     switch(channel)
 1941              		.loc 1 47 5 view .LVU615
 1942 0786 4FF0FF30 		mov	r0, #-1
 1943              	.LVL125:
  47:Core/Src/ADS1115.cpp ****     switch(channel)
 1944              		.loc 1 47 5 view .LVU616
 1945 078a 95E7     		b	.L95
 1946              		.cfi_endproc
 1947              	.LFE138:
ARM GAS  /tmp/ccnMXNHy.s 			page 48


 1949              		.global	__aeabi_i2d
 1950              		.global	__aeabi_dmul
 1951              		.global	__aeabi_d2f
 1952              		.align	1
 1953              		.global	_ZN2ks7ADS111516read_volt_singleENS_3MUXE
 1954              		.syntax unified
 1955              		.thumb
 1956              		.thumb_func
 1958              	_ZN2ks7ADS111516read_volt_singleENS_3MUXE:
 1959              	.LVL126:
 1960              	.LFB137:
  39:Core/Src/ADS1115.cpp **** {
 1961              		.loc 1 39 1 is_stmt 1 view -0
 1962              		.cfi_startproc
 1963              		@ args = 0, pretend = 0, frame = 0
 1964              		@ frame_needed = 0, uses_anonymous_args = 0
  39:Core/Src/ADS1115.cpp **** {
 1965              		.loc 1 39 1 is_stmt 0 view .LVU618
 1966 078c 10B5     		push	{r4, lr}
 1967              		.cfi_def_cfa_offset 8
 1968              		.cfi_offset 4, -8
 1969              		.cfi_offset 14, -4
 1970 078e 0446     		mov	r4, r0
  40:Core/Src/ADS1115.cpp ****     float voltage = read_digital(channel) * m_gain / 32768.0;
 1971              		.loc 1 40 5 is_stmt 1 view .LVU619
  40:Core/Src/ADS1115.cpp ****     float voltage = read_digital(channel) * m_gain / 32768.0;
 1972              		.loc 1 40 33 is_stmt 0 view .LVU620
 1973 0790 FFF7FEFF 		bl	_ZN2ks7ADS111512read_digitalENS_3MUXE
 1974              	.LVL127:
  40:Core/Src/ADS1115.cpp ****     float voltage = read_digital(channel) * m_gain / 32768.0;
 1975              		.loc 1 40 45 view .LVU621
 1976 0794 94F86030 		ldrb	r3, [r4, #96]	@ zero_extendqisi2
  40:Core/Src/ADS1115.cpp ****     float voltage = read_digital(channel) * m_gain / 32768.0;
 1977              		.loc 1 40 52 view .LVU622
 1978 0798 03FB00F0 		mul	r0, r3, r0
 1979 079c FFF7FEFF 		bl	__aeabi_i2d
 1980              	.LVL128:
 1981 07a0 0022     		movs	r2, #0
 1982 07a2 4FF07C53 		mov	r3, #1056964608
 1983 07a6 FFF7FEFF 		bl	__aeabi_dmul
 1984              	.LVL129:
  40:Core/Src/ADS1115.cpp ****     float voltage = read_digital(channel) * m_gain / 32768.0;
 1985              		.loc 1 40 54 view .LVU623
 1986 07aa FFF7FEFF 		bl	__aeabi_d2f
 1987              	.LVL130:
  42:Core/Src/ADS1115.cpp ****     return voltage;
 1988              		.loc 1 42 5 is_stmt 1 view .LVU624
  43:Core/Src/ADS1115.cpp **** }
 1989              		.loc 1 43 1 is_stmt 0 view .LVU625
 1990 07ae 00EE100A 		vmov	s0, r0
 1991 07b2 10BD     		pop	{r4, pc}
  43:Core/Src/ADS1115.cpp **** }
 1992              		.loc 1 43 1 view .LVU626
 1993              		.cfi_endproc
 1994              	.LFE137:
 1996              	.Letext0:
 1997              		.file 2 "/opt/st/stm32cubeclt_1.17.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
ARM GAS  /tmp/ccnMXNHy.s 			page 49


 1998              		.file 3 "/opt/st/stm32cubeclt_1.17.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1999              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 2000              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 2001              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 2002              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 2003              		.file 8 "Core/Inc/ADS1115.hpp"
 2004              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccnMXNHy.s 			page 50


DEFINED SYMBOLS
                            *ABS*:00000000 ADS1115.cpp
     /tmp/ccnMXNHy.s:20     .text:00000000 $t
     /tmp/ccnMXNHy.s:26     .text:00000000 _ZN2ks7ADS111514set_i2c_handleE19__I2C_HandleTypeDef
     /tmp/ccnMXNHy.s:68     .text:0000001e _ZN2ks7ADS11156set_osENS_2OSE
     /tmp/ccnMXNHy.s:103    .text:00000034 _ZN2ks7ADS11157set_muxENS_3MUXE
     /tmp/ccnMXNHy.s:119    .text:00000040 $d
     /tmp/ccnMXNHy.s:127    .text:00000048 $t
     /tmp/ccnMXNHy.s:288    .text:0000010c _ZN2ks7ADS111513read_diff_0_1Ev
     /tmp/ccnMXNHy.s:405    .text:0000018c _ZN2ks7ADS111513read_diff_0_3Ev
     /tmp/ccnMXNHy.s:511    .text:00000200 _ZN2ks7ADS111513read_diff_1_3Ev
     /tmp/ccnMXNHy.s:617    .text:00000274 _ZN2ks7ADS111513read_diff_2_3Ev
     /tmp/ccnMXNHy.s:723    .text:000002e8 _ZN2ks7ADS11158set_gainENS_4GAINE
     /tmp/ccnMXNHy.s:736    .text:000002f0 $d
     /tmp/ccnMXNHy.s:742    .text:000002f6 $t
     /tmp/ccnMXNHy.s:890    .text:000003ae _ZN2ks7ADS111512set_ADS_modeENS_8ADS_MODEE
     /tmp/ccnMXNHy.s:932    .text:000003cc _ZN2ks7ADS111513set_data_rateENS_9DATA_RATEE
     /tmp/ccnMXNHy.s:945    .text:000003d4 $d
     /tmp/ccnMXNHy.s:953    .text:000003dc $t
     /tmp/ccnMXNHy.s:1114   .text:000004a0 _ZN2ks7ADS111513set_comp_modeENS_9COMP_MODEE
     /tmp/ccnMXNHy.s:1156   .text:000004bc _ZN2ks7ADS111517set_comp_polarityENS_13COMP_POLARITYE
     /tmp/ccnMXNHy.s:1198   .text:000004d8 _ZN2ks7ADS111514set_comp_latchENS_10COMP_LATCHE
     /tmp/ccnMXNHy.s:1240   .text:000004f4 _ZN2ks7ADS111512set_comp_queENS_8COMP_QUEE
     /tmp/ccnMXNHy.s:1253   .text:000004fc $d
     /tmp/ccnMXNHy.s:1257   .text:00000500 $t
     /tmp/ccnMXNHy.s:1326   .text:00000544 _ZN2ks7ADS1115C2Ev
     /tmp/ccnMXNHy.s:1410   .text:0000059c $d
     /tmp/ccnMXNHy.s:1326   .text:00000544 _ZN2ks7ADS1115C1Ev
     /tmp/ccnMXNHy.s:1416   .text:000005a0 $t
     /tmp/ccnMXNHy.s:1422   .text:000005a0 _ZN2ks7ADS1115C2ENS_4ADDRE19__I2C_HandleTypeDef
     /tmp/ccnMXNHy.s:1422   .text:000005a0 _ZN2ks7ADS1115C1ENS_4ADDRE19__I2C_HandleTypeDef
     /tmp/ccnMXNHy.s:1525   .text:00000606 _ZN2ks7ADS111513upload_configEv
     /tmp/ccnMXNHy.s:1597   .text:00000648 _ZN2ks7ADS111514get_conversionEv
     /tmp/ccnMXNHy.s:1659   .text:00000684 $d
     /tmp/ccnMXNHy.s:1663   .text:00000688 $t
     /tmp/ccnMXNHy.s:1669   .text:00000688 _ZN2ks7ADS111512read_digitalENS_3MUXE
     /tmp/ccnMXNHy.s:1687   .text:00000694 $d
     /tmp/ccnMXNHy.s:1695   .text:0000069c $t
     /tmp/ccnMXNHy.s:1958   .text:0000078c _ZN2ks7ADS111516read_volt_singleENS_3MUXE

UNDEFINED SYMBOLS
memcpy
HAL_I2C_Master_Transmit
HAL_Delay
HAL_I2C_Master_Receive
hi2c1
__aeabi_i2d
__aeabi_dmul
__aeabi_d2f
