# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do divide_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/liuyu/Desktop/experimrnt\ for\ 08sam/17.divide {C:/Users/liuyu/Desktop/experimrnt for 08sam/17.divide/divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:47 on Nov 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/liuyu/Desktop/experimrnt for 08sam/17.divide" C:/Users/liuyu/Desktop/experimrnt for 08sam/17.divide/divide.v 
# -- Compiling module divide
# 
# Top level modules:
# 	divide
# End time: 09:48:47 on Nov 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/liuyu/Desktop/experimrnt\ for\ 08sam/17.divide {C:/Users/liuyu/Desktop/experimrnt for 08sam/17.divide/divide_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:47 on Nov 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/liuyu/Desktop/experimrnt for 08sam/17.divide" C:/Users/liuyu/Desktop/experimrnt for 08sam/17.divide/divide_tb.v 
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 09:48:47 on Nov 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  divide_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" divide_tb 
# Start time: 09:48:47 on Nov 16,2018
# Loading work.divide_tb
# Loading work.divide
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 09:49:05 on Nov 16,2018, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
