// Seed: 2308121585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output logic [7:0] id_1;
  assign id_2 = id_3;
  assign (pull1, strong0) id_1[1] = -1;
  supply0 id_5 = 1'h0;
  assign id_2[-1] = "";
  wire id_6;
  always @(posedge -1) $clog2(21);
  ;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1] = -1;
  localparam id_4 = -1 ? 1 : -1;
  wire id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_4
  );
  wire id_6;
endmodule
