0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/SAT_eval_tb.sv,1669114129,systemVerilog,,,,SAT_eval_tb,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/MemoryBank.sv,1669114537,systemVerilog,,C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/SAT_eval_tb.sv,,MemoryBank,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/SAT_Eval.sv,1668721511,systemVerilog,,C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/Testbench.sv,,SAT_Eval,,uvm,,,,,,
C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/Testbench.sv,1669054240,systemVerilog,,,,Testbench,,uvm,,,,,,
