Metric,Value
design__instance__count,93882
design__instance__area,802692
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,59
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2144
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.030522461980581284
power__switching__total,0.012441465631127357
power__leakage__total,7.76759804921312E-7
power__total,0.04296470806002617
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4425035740855731
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4372853036776472
timing__hold__ws__corner:nom_tt_025C_1v80,0.2701356992334687
timing__setup__ws__corner:nom_tt_025C_1v80,9.768804708322754
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.270136
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2311
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2144
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5884042308824308
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.5861451490080324
timing__hold__ws__corner:nom_ss_100C_1v60,0.7875420538615834
timing__setup__ws__corner:nom_ss_100C_1v60,4.32167558416329
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.787542
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,15.171379
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2144
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3805949829686232
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3752145089722121
timing__hold__ws__corner:nom_ff_n40C_1v95,0.0834864423446179
timing__setup__ws__corner:nom_ff_n40C_1v95,11.621540503324063
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.083486
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2862
design__max_fanout_violation__count,2144
design__max_cap_violation__count,11
clock__skew__worst_hold,-0.37811863044216076
clock__skew__worst_setup,0.37330203873590445
timing__hold__ws,0.07990575094432797
timing__setup__ws,3.928212533108239
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.079906
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.069607
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1200.0 1200.0
design__core__bbox,5.52 10.88 1194.16 1188.64
design__io,262
design__die__area,1.44E+6
design__core__area,1.39993E+6
design__instance__count__stdcell,93882
design__instance__area__stdcell,802692
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.573379
design__instance__utilization__stdcell,0.573379
design__instance__count__class:buffer,432
design__instance__count__class:inverter,2919
design__instance__count__class:sequential_cell,10368
design__instance__count__class:multi_input_combinational_cell,37441
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,76618
design__instance__count__class:tap_cell,20010
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,260
design__io__hpwl,93868465
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.25999E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,6614
design__instance__count__class:clock_buffer,1745
design__instance__count__class:clock_inverter,1019
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3603
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
design__instance__count__class:antenna_cell,13334
antenna_diodes_count,4
route__net,58019
route__net__special,2
route__drc_errors__iter:1,27590
route__wirelength__iter:1,1504256
route__drc_errors__iter:2,9182
route__wirelength__iter:2,1490181
route__drc_errors__iter:3,8326
route__wirelength__iter:3,1487024
route__drc_errors__iter:4,636
route__wirelength__iter:4,1485467
route__drc_errors__iter:5,9
route__wirelength__iter:5,1485349
route__drc_errors__iter:6,0
route__wirelength__iter:6,1485346
route__drc_errors,0
route__wirelength,1485346
route__vias,449935
route__vias__singlecut,449935
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1473.75
timing__unannotated_net__count__corner:nom_tt_025C_1v80,2827
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,2827
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,2827
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,32
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2144
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.43927593361709893
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4341663540463578
timing__hold__ws__corner:min_tt_025C_1v80,0.2651456906858614
timing__setup__ws__corner:min_tt_025C_1v80,9.883118603241696
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.265146
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,2827
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,2033
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2144
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5829219494317823
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.5815521562252594
timing__hold__ws__corner:min_ss_100C_1v60,0.7830833980685894
timing__setup__ws__corner:min_ss_100C_1v60,4.73763264251184
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.783083
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,15.282654
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,2827
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2144
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.37811863044216076
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.37330203873590445
timing__hold__ws__corner:min_ff_n40C_1v95,0.07990575094432797
timing__setup__ws__corner:min_ff_n40C_1v95,11.697064981022402
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.079906
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,2827
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,150
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2144
design__max_cap_violation__count__corner:max_tt_025C_1v80,11
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.447584176834552
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4454363393103672
timing__hold__ws__corner:max_tt_025C_1v80,0.28030289993592905
timing__setup__ws__corner:max_tt_025C_1v80,9.63065476848019
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.280303
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,2827
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2862
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2144
design__max_cap_violation__count__corner:max_ss_100C_1v60,11
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5969533925030411
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5973126606839707
timing__hold__ws__corner:max_ss_100C_1v60,0.8068141938464999
timing__setup__ws__corner:max_ss_100C_1v60,3.928212533108239
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.806814
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,15.069607
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,2827
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2144
design__max_cap_violation__count__corner:max_ff_n40C_1v95,11
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3849191907495327
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.37887213883028453
timing__hold__ws__corner:max_ff_n40C_1v95,0.0908820822100189
timing__setup__ws__corner:max_ff_n40C_1v95,11.527192859844664
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.090882
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,2827
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,2827
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79928
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000721616
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000741969
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000659781
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000741969
design_powergrid__voltage__worst,0.000741969
design_powergrid__voltage__worst__net:VPWR,1.79928
design_powergrid__drop__worst,0.000741969
design_powergrid__drop__worst__net:VPWR,0.000721616
design_powergrid__voltage__worst__net:VGND,0.000741969
design_powergrid__drop__worst__net:VGND,0.000741969
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000064700000000000000566213742558829835616052150726318359375
ir__drop__worst,0.0007219999999999999855393451042573360609821975231170654296875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
