// Seed: 2268529201
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    output id_10,
    input id_11,
    input id_12,
    input logic id_13,
    input logic id_14,
    output id_15,
    output id_16,
    output id_17,
    input id_18,
    input id_19,
    output id_20,
    input id_21,
    output logic id_22,
    input logic id_23,
    input id_24,
    inout logic id_25,
    input id_26,
    output wire id_27,
    output id_28,
    output logic id_29,
    input logic id_30,
    input logic id_31,
    output logic id_32,
    input logic id_33,
    input id_34,
    input id_35,
    input id_36,
    input id_37
);
  assign id_27[1'b0] = 1;
endmodule
