
*** Running vivado
    with args -log design_1_ilmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ilmb_v10_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ilmb_v10_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 291.477 ; gain = 81.316
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'FDS' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (3#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 329.824 ; gain = 119.664
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 329.824 ; gain = 119.664
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
create_clock: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 545.273 ; gain = 8.148
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.569 . Memory (MB): peak = 545.273 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 545.273 ; gain = 335.113
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 545.273 ; gain = 335.113
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 545.273 ; gain = 335.113
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 545.273 ; gain = 335.113
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 545.273 ; gain = 335.113
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 566.250 ; gain = 356.090
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 566.250 ; gain = 356.090
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 576.938 ; gain = 366.777
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 576.938 ; gain = 366.777
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 576.938 ; gain = 366.777
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 576.938 ; gain = 366.777
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 576.938 ; gain = 366.777
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 576.938 ; gain = 366.777
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 576.938 ; gain = 366.777

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 576.938 ; gain = 366.777
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 602.984 ; gain = 387.633
