[N
25
20
8 iInstExt
5
10 ADDR_WIDTH
15
8 mux2t1_n
8
1 N
23
5 mixed
10
12 nbitregister
3
3 rtl
12
5 WIDTH
17
10 nbit_adder
19
9 structure
11
9 and_32bit
1
89 /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/containers/sim_container_0/work
25
12 OUTPUT_TRACE
22
2 tb
18
15 riscv_processor
16
7 aluunit
4
10 DATA_WIDTH
14
9 xor_32bit
9
16 pipelineregister
7
10 structural
2
3 mem
24
9 gCLK_HPER
6
10 pcregister
13
8 or_32bit
21
9 iInstAddr
]
[G
1
11
7
1
12
1
0
32
0
0 0
0
0
]
[G
1
22
23
1
25
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
2
8
1
0
3
0
0 0
0
0
]
[G
1
9
7
3
8
1
0
5
0
0 0
0
0
]
[G
1
9
7
4
8
1
0
2
0
0 0
0
0
]
[G
1
9
7
5
8
1
0
4
0
0 0
0
0
]
[G
1
16
7
1
12
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
14
7
1
12
1
0
32
0
0 0
0
0
]
[G
1
22
23
1
24
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
22
23
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
7
1
12
1
0
32
0
0 0
0
0
]
[G
1
15
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
7
2
8
1
0
2
0
0 0
0
0
]
[G
1
18
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
10
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
17
7
1
8
1
0
32
0
0 0
0
0
]
[P
1
18
19
20
21
1
0
0
]
