// Seed: 3068990900
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    output tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    input wand id_11,
    input wor id_12,
    output wor id_13
);
  assign id_9 = 1;
  wire id_15, id_16;
  wire id_17;
  wire id_18;
  wire id_19, id_20;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output tri id_2,
    input supply1 id_3
);
  assign id_2 = 1'h0 << id_3;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2
  );
endmodule
