Analysis & Synthesis report for ChipInterface
Tue Apr 18 19:49:39 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memorySystem:mem|memory_synthesis:mem|altsyncram:mem_rtl_0|altsyncram_k7g1:auto_generated
 15. Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg1
 16. Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg2
 17. Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg3
 18. Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg4
 19. Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg5
 20. Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg6
 21. Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg7
 22. Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|demux:reg_en_decoder
 23. Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|mux8to1:muxRS1
 24. Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|mux8to1:muxRS2
 25. Parameter Settings for User Entity Instance: datapath:dp|tridrive:a
 26. Parameter Settings for User Entity Instance: datapath:dp|tridrive:b
 27. Parameter Settings for User Entity Instance: datapath:dp|tridrive:c
 28. Parameter Settings for User Entity Instance: datapath:dp|aluMux:MuxA
 29. Parameter Settings for User Entity Instance: datapath:dp|aluMux:MuxB
 30. Parameter Settings for User Entity Instance: datapath:dp|decoder:reg_load_decoder
 31. Parameter Settings for User Entity Instance: datapath:dp|register:memDataReg
 32. Parameter Settings for User Entity Instance: datapath:dp|register:pcReg
 33. Parameter Settings for User Entity Instance: datapath:dp|register:memAddrReg
 34. Parameter Settings for User Entity Instance: datapath:dp|register:instrReg
 35. Parameter Settings for User Entity Instance: datapath:dp|register:condCodeReg
 36. Parameter Settings for Inferred Entity Instance: memorySystem:mem|memory_synthesis:mem|altsyncram:mem_rtl_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "SevenSegmentControl:ssc"
 39. Port Connectivity Checks: "memorySystem:mem|memory_synthesis:mem"
 40. Port Connectivity Checks: "datapath:dp|decoder:reg_load_decoder"
 41. Port Connectivity Checks: "datapath:dp|reg_file:rfile|demux:reg_en_decoder"
 42. Port Connectivity Checks: "datapath:dp"
 43. Port Connectivity Checks: "controlpath:cp"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 18 19:49:39 2023           ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                      ; ChipInterface                                   ;
; Top-level Entity Name              ; RISC240_top                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,359                                           ;
;     Total combinational functions  ; 1,180                                           ;
;     Dedicated logic registers      ; 238                                             ;
; Total registers                    ; 238                                             ;
; Total pins                         ; 105                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; RISC240_top        ; ChipInterface      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-12       ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; ../RISC240/RISC240.sv            ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv                              ;         ;
; ../RISC240/regfile.sv            ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv                              ;         ;
; ../RISC240/memory.sv             ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv                               ;         ;
; ../RISC240/library.sv            ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv                              ;         ;
; ../RISC240/datapath.sv           ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv                             ;         ;
; ../RISC240/controlpath.sv        ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv                          ;         ;
; ../RISC240/constants.sv          ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/constants.sv                            ;         ;
; ../RISC240/alu.sv                ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_k7g1.tdf           ; yes             ; Auto-Generated Megafunction  ; /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/db/altsyncram_k7g1.tdf                ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,359        ;
;                                             ;              ;
; Total combinational functions               ; 1180         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 843          ;
;     -- 3 input functions                    ; 286          ;
;     -- <=2 input functions                  ; 51           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 1104         ;
;     -- arithmetic mode                      ; 76           ;
;                                             ;              ;
; Total registers                             ; 238          ;
;     -- Dedicated logic registers            ; 238          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 105          ;
; Total memory bits                           ; 16384        ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 254          ;
; Total fan-out                               ; 5732         ;
; Average fan-out                             ; 3.49         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |RISC240_top                                 ; 1180 (65)           ; 238 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 105  ; 0            ; |RISC240_top                                                                                           ; RISC240_top         ; work         ;
;    |SevenSegmentControl:ssc|                 ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc                                                                   ; SevenSegmentControl ; work         ;
;       |SevenSegmentDigit:ssd0|               ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd0                                            ; SevenSegmentDigit   ; work         ;
;          |HEXtoSevenSegment:h2ss|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd0|HEXtoSevenSegment:h2ss                     ; HEXtoSevenSegment   ; work         ;
;       |SevenSegmentDigit:ssd1|               ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd1                                            ; SevenSegmentDigit   ; work         ;
;          |HEXtoSevenSegment:h2ss|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd1|HEXtoSevenSegment:h2ss                     ; HEXtoSevenSegment   ; work         ;
;       |SevenSegmentDigit:ssd2|               ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd2                                            ; SevenSegmentDigit   ; work         ;
;          |HEXtoSevenSegment:h2ss|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd2|HEXtoSevenSegment:h2ss                     ; HEXtoSevenSegment   ; work         ;
;       |SevenSegmentDigit:ssd3|               ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd3                                            ; SevenSegmentDigit   ; work         ;
;          |HEXtoSevenSegment:h2ss|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd3|HEXtoSevenSegment:h2ss                     ; HEXtoSevenSegment   ; work         ;
;       |SevenSegmentDigit:ssd4|               ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd4                                            ; SevenSegmentDigit   ; work         ;
;          |HEXtoSevenSegment:h2ss|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd4|HEXtoSevenSegment:h2ss                     ; HEXtoSevenSegment   ; work         ;
;       |SevenSegmentDigit:ssd5|               ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd5                                            ; SevenSegmentDigit   ; work         ;
;          |HEXtoSevenSegment:h2ss|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd5|HEXtoSevenSegment:h2ss                     ; HEXtoSevenSegment   ; work         ;
;       |SevenSegmentDigit:ssd6|               ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd6                                            ; SevenSegmentDigit   ; work         ;
;          |HEXtoSevenSegment:h2ss|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd6|HEXtoSevenSegment:h2ss                     ; HEXtoSevenSegment   ; work         ;
;       |SevenSegmentDigit:ssd7|               ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd7                                            ; SevenSegmentDigit   ; work         ;
;          |HEXtoSevenSegment:h2ss|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|SevenSegmentControl:ssc|SevenSegmentDigit:ssd7|HEXtoSevenSegment:h2ss                     ; HEXtoSevenSegment   ; work         ;
;    |controlpath:cp|                          ; 205 (205)           ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|controlpath:cp                                                                            ; controlpath         ; work         ;
;    |datapath:dp|                             ; 813 (1)             ; 179 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp                                                                               ; datapath            ; work         ;
;       |alu:alu_dp|                           ; 573 (573)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|alu:alu_dp                                                                    ; alu                 ; work         ;
;       |aluMux:MuxA|                          ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|aluMux:MuxA                                                                   ; aluMux              ; work         ;
;       |aluMux:MuxB|                          ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|aluMux:MuxB                                                                   ; aluMux              ; work         ;
;       |decoder:reg_load_decoder|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|decoder:reg_load_decoder                                                      ; decoder             ; work         ;
;       |reg_file:rfile|                       ; 9 (0)               ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|reg_file:rfile                                                                ; reg_file            ; work         ;
;          |demux:reg_en_decoder|              ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|reg_file:rfile|demux:reg_en_decoder                                           ; demux               ; work         ;
;          |register:reg1|                     ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|reg_file:rfile|register:reg1                                                  ; register            ; work         ;
;          |register:reg2|                     ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|reg_file:rfile|register:reg2                                                  ; register            ; work         ;
;          |register:reg3|                     ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|reg_file:rfile|register:reg3                                                  ; register            ; work         ;
;          |register:reg4|                     ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|reg_file:rfile|register:reg4                                                  ; register            ; work         ;
;          |register:reg5|                     ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|reg_file:rfile|register:reg5                                                  ; register            ; work         ;
;          |register:reg6|                     ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|reg_file:rfile|register:reg6                                                  ; register            ; work         ;
;          |register:reg7|                     ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|reg_file:rfile|register:reg7                                                  ; register            ; work         ;
;       |register:condCodeReg|                 ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|register:condCodeReg                                                          ; register            ; work         ;
;       |register:instrReg|                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|register:instrReg                                                             ; register            ; work         ;
;       |register:memAddrReg|                  ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|register:memAddrReg                                                           ; register            ; work         ;
;       |register:memDataReg|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|register:memDataReg                                                           ; register            ; work         ;
;       |register:pcReg|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|register:pcReg                                                                ; register            ; work         ;
;       |tridrive:a|                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|tridrive:a                                                                    ; tridrive            ; work         ;
;       |tridrive:c|                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|datapath:dp|tridrive:c                                                                    ; tridrive            ; work         ;
;    |memorySystem:mem|                        ; 41 (0)              ; 52 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|memorySystem:mem                                                                          ; memorySystem        ; work         ;
;       |memory_synthesis:mem|                 ; 41 (41)             ; 52 (52)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|memorySystem:mem|memory_synthesis:mem                                                     ; memory_synthesis    ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|memorySystem:mem|memory_synthesis:mem|altsyncram:mem_rtl_0                                ; altsyncram          ; work         ;
;             |altsyncram_k7g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC240_top|memorySystem:mem|memory_synthesis:mem|altsyncram:mem_rtl_0|altsyncram_k7g1:auto_generated ; altsyncram_k7g1     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; memorySystem:mem|memory_synthesis:mem|altsyncram:mem_rtl_0|altsyncram_k7g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+-------------------------------------------------------------+----------------------------------------+
; Register name                                               ; Reason for Removal                     ;
+-------------------------------------------------------------+----------------------------------------+
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[1,2] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2                       ;                                        ;
+-------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 238   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 196   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 205   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; controlpath:cp|currState[3]            ; 86      ;
; controlpath:cp|currState[0]            ; 127     ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                   ;
+------------------------------------------------------------+-------------------------------------------------+
; Register Name                                              ; RAM Name                                        ;
+------------------------------------------------------------+-------------------------------------------------+
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[0]  ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[1]  ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[2]  ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[3]  ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[4]  ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[5]  ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[6]  ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[7]  ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[8]  ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[9]  ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[10] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[11] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[12] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[13] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[14] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[15] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[16] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[17] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[18] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[19] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[20] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[21] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[22] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[23] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[24] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[25] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[26] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[27] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[28] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[29] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[30] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[31] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[32] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[33] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[34] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[35] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
; memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[36] ; memorySystem:mem|memory_synthesis:mem|mem_rtl_0 ;
+------------------------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |RISC240_top|Mux1                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RISC240_top|datapath:dp|decoder:reg_load_decoder|ShiftLeft0 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC240_top|memorySystem:mem|memory_synthesis:mem|mem       ;
; 9:1                ; 16 bits   ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; No         ; |RISC240_top|datapath:dp|aluMux:MuxB|Selector13              ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |RISC240_top|datapath:dp|aluMux:MuxA|Selector0               ;
; 131:1              ; 3 bits    ; 261 LEs       ; 30 LEs               ; 231 LEs                ; No         ; |RISC240_top|datapath:dp|alu:alu_dp|Selector12               ;
; 132:1              ; 3 bits    ; 264 LEs       ; 30 LEs               ; 234 LEs                ; No         ; |RISC240_top|datapath:dp|alu:alu_dp|Selector7                ;
; 132:1              ; 2 bits    ; 176 LEs       ; 22 LEs               ; 154 LEs                ; No         ; |RISC240_top|datapath:dp|alu:alu_dp|Selector14               ;
; 133:1              ; 2 bits    ; 176 LEs       ; 22 LEs               ; 154 LEs                ; No         ; |RISC240_top|datapath:dp|alu:alu_dp|Selector4                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for memorySystem:mem|memory_synthesis:mem|altsyncram:mem_rtl_0|altsyncram_k7g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg3 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg4 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg6 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|register:reg7 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|demux:reg_en_decoder ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; OUT_WIDTH      ; 8     ; Signed Integer                                                      ;
; IN_WIDTH       ; 3     ; Signed Integer                                                      ;
; DEFAULT        ; 1     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|mux8to1:muxRS1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|reg_file:rfile|mux8to1:muxRS2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|tridrive:a ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|tridrive:b ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|tridrive:c ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|aluMux:MuxA ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|aluMux:MuxB ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|decoder:reg_load_decoder ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|register:memDataReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|register:pcReg ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|register:memAddrReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|register:instrReg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|register:condCodeReg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memorySystem:mem|memory_synthesis:mem|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                         ;
; WIDTHAD_A                          ; 10                   ; Untyped                                         ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                         ;
; WIDTHAD_B                          ; 10                   ; Untyped                                         ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; memory.mif           ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_k7g1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; memorySystem:mem|memory_synthesis:mem|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 16                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentControl:ssc" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; turn_on ; Input ; Info     ; Stuck at VCC           ;
+---------+-------+----------+------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "memorySystem:mem|memory_synthesis:mem" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|decoder:reg_load_decoder"                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; en      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; D[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|reg_file:rfile|demux:reg_en_decoder"                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp"                                                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; aluSrcA          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aluSrcB          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; viewReg[127..80] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; viewReg[15..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aluResult        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selRD            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selRS1           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selRS2           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlpath:cp"                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; currState ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nextState ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 105                         ;
; cycloneiii_ff         ; 238                         ;
;     CLR               ; 7                           ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 189                         ;
;     plain             ; 26                          ;
; cycloneiii_lcell_comb ; 1188                        ;
;     arith             ; 76                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 61                          ;
;     normal            ; 1112                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 225                         ;
;         4 data inputs ; 843                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 13.42                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Tue Apr 18 19:49:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv
    Info (12023): Found entity 1: RISC240_top File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv
    Info (12023): Found entity 1: reg_file File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv Line: 32
Info (12021): Found 3 design units, including 3 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv
    Info (12023): Found entity 1: memory_simulation File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv Line: 19
    Info (12023): Found entity 2: memory_synthesis File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv Line: 85
    Info (12023): Found entity 3: memorySystem File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv Line: 120
Info (12021): Found 12 design units, including 12 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv
    Info (12023): Found entity 1: memory1024x16 File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 46
    Info (12023): Found entity 2: memory1024x16_program File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 73
    Info (12023): Found entity 3: tridrive File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 121
    Info (12023): Found entity 4: aluMux File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 135
    Info (12023): Found entity 5: mux8to1 File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 158
    Info (12023): Found entity 6: demux File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 188
    Info (12023): Found entity 7: decoder File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 207
    Info (12023): Found entity 8: register File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 229
    Info (12023): Found entity 9: HEXtoSevenSegment File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 245
    Info (12023): Found entity 10: SevenSegmentDigit File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 272
    Info (12023): Found entity 11: SevenSegmentControl File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 285
    Info (12023): Found entity 12: comb_write_reg File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 304
Info (12021): Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv
    Info (12023): Found entity 1: datapath File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv
    Info (12023): Found entity 1: controlpath File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv Line: 41
Info (12021): Found 0 design units, including 0 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/constants.sv
Info (12021): Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv
    Info (12023): Found entity 1: alu File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv Line: 32
Info (12127): Elaborating entity "RISC240_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RISC240.sv(69): object "r7" assigned a value but never read File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 69
Warning (10036): Verilog HDL or VHDL warning at RISC240.sv(69): object "r6" assigned a value but never read File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 69
Warning (10036): Verilog HDL or VHDL warning at RISC240.sv(69): object "r5" assigned a value but never read File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 69
Warning (10036): Verilog HDL or VHDL warning at RISC240.sv(69): object "r0" assigned a value but never read File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 69
Warning (10034): Output port "LEDG" at RISC240.sv(51) has no driver File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 51
Warning (10034): Output port "LEDR[15..0]" at RISC240.sv(52) has no driver File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
Info (12128): Elaborating entity "controlpath" for hierarchy "controlpath:cp" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 78
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 95
Info (12128): Elaborating entity "reg_file" for hierarchy "datapath:dp|reg_file:rfile" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv Line: 70
Info (12128): Elaborating entity "register" for hierarchy "datapath:dp|reg_file:rfile|register:reg1" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv Line: 49
Info (12128): Elaborating entity "demux" for hierarchy "datapath:dp|reg_file:rfile|demux:reg_en_decoder" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv Line: 64
Info (12128): Elaborating entity "mux8to1" for hierarchy "datapath:dp|reg_file:rfile|mux8to1:muxRS1" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv Line: 67
Warning (10230): Verilog HDL assignment warning at library.sv(173): truncated value with size 32 to match size of target (16) File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 173
Info (12128): Elaborating entity "tridrive" for hierarchy "datapath:dp|tridrive:a" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv Line: 72
Info (12128): Elaborating entity "aluMux" for hierarchy "datapath:dp|aluMux:MuxA" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv Line: 80
Warning (10230): Verilog HDL assignment warning at library.sv(147): truncated value with size 32 to match size of target (16) File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 147
Info (12128): Elaborating entity "alu" for hierarchy "datapath:dp|alu:alu_dp" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv Line: 88
Warning (10230): Verilog HDL assignment warning at alu.sv(63): truncated value with size 32 to match size of target (17) File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv Line: 63
Warning (10230): Verilog HDL assignment warning at alu.sv(99): truncated value with size 32 to match size of target (1) File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv Line: 99
Info (12128): Elaborating entity "decoder" for hierarchy "datapath:dp|decoder:reg_load_decoder" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv Line: 93
Info (12128): Elaborating entity "register" for hierarchy "datapath:dp|register:memAddrReg" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv Line: 102
Info (12128): Elaborating entity "register" for hierarchy "datapath:dp|register:condCodeReg" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv Line: 106
Info (12128): Elaborating entity "memorySystem" for hierarchy "memorySystem:mem" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 101
Info (12128): Elaborating entity "memory_synthesis" for hierarchy "memorySystem:mem|memory_synthesis:mem" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv Line: 136
Info (12128): Elaborating entity "SevenSegmentControl" for hierarchy "SevenSegmentControl:ssc" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 166
Info (12128): Elaborating entity "SevenSegmentDigit" for hierarchy "SevenSegmentControl:ssc|SevenSegmentDigit:ssd0" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 292
Info (12128): Elaborating entity "HEXtoSevenSegment" for hierarchy "SevenSegmentControl:ssc|SevenSegmentDigit:ssd0|HEXtoSevenSegment:h2ss" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 279
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/memory.mif -- setting all initial values to 0
Warning (276020): Inferred RAM node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memorySystem:mem|memory_synthesis:mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to memory.mif
Info (12130): Elaborated megafunction instantiation "memorySystem:mem|memory_synthesis:mem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "memorySystem:mem|memory_synthesis:mem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "memory.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k7g1.tdf
    Info (12023): Found entity 1: altsyncram_k7g1 File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/db/altsyncram_k7g1.tdf Line: 28
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[12]" to the node "datapath:dp|register:memDataReg|out[12]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[13]" to the node "datapath:dp|register:memDataReg|out[13]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[14]" to the node "datapath:dp|register:memDataReg|out[14]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[15]" to the node "datapath:dp|register:memDataReg|out[15]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[8]" to the node "datapath:dp|register:memDataReg|out[8]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[9]" to the node "datapath:dp|register:memDataReg|out[9]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[10]" to the node "datapath:dp|register:memDataReg|out[10]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[11]" to the node "datapath:dp|register:memDataReg|out[11]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[4]" to the node "datapath:dp|register:memDataReg|out[4]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[5]" to the node "datapath:dp|register:memDataReg|out[5]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[6]" to the node "datapath:dp|register:memDataReg|out[6]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[7]" to the node "datapath:dp|register:memDataReg|out[7]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[0]" to the node "datapath:dp|register:memDataReg|out[0]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[1]" to the node "datapath:dp|register:memDataReg|out[1]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[2]" to the node "datapath:dp|register:memDataReg|out[2]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:a|bus[3]" to the node "datapath:dp|register:memDataReg|out[3]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[12]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[33]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[13]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[34]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[14]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[35]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[15]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[36]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[8]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[29]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[9]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[30]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[10]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[31]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[11]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[32]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[4]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[25]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[5]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[26]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[6]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[27]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[7]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[28]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[0]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[21]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[1]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[22]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[2]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[23]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dp|tridrive:c|bus[3]" to the node "memorySystem:mem|memory_synthesis:mem|mem_rtl_0_bypass[24]" into an OR gate File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv Line: 123
Info (13000): Registers with preset signals will power-up high File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv Line: 57
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 51
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 51
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 51
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 51
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 51
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 51
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 51
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 51
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 51
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 52
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/output_files/ChipInterface.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 53
    Warning (15610): No output dependent on input pin "KEY[3]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 53
    Warning (15610): No output dependent on input pin "SW[0]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[1]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[2]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[3]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[4]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[5]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[6]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[7]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[8]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[9]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[10]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[11]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[12]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[13]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[14]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[15]" File: /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv Line: 54
Info (21057): Implemented 1513 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 1392 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 1199 megabytes
    Info: Processing ended: Tue Apr 18 19:49:39 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/output_files/ChipInterface.map.smsg.


