<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.542</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3379699867</Best-caseLatency>
            <Average-caseLatency>3379699867</Average-caseLatency>
            <Worst-caseLatency>3379699867</Worst-caseLatency>
            <Best-caseRealTimeLatency>33.797 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>33.797 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.797 sec</Worst-caseRealTimeLatency>
            <Interval-min>3379699868</Interval-min>
            <Interval-max>3379699868</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>91</BRAM_18K>
            <DSP>14</DSP>
            <FF>46430</FF>
            <LUT>40008</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_1_fu_202</InstName>
                    <ModuleName>srcnn_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>202</ID>
                    <BindInstances>empty_46_fu_89_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_2_fu_209</InstName>
                    <ModuleName>srcnn_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>209</ID>
                    <BindInstances>empty_45_fu_89_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_3_fu_216</InstName>
                    <ModuleName>srcnn_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>216</ID>
                    <BindInstances>empty_44_fu_89_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv1_fu_223</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>223</ID>
                    <BindInstances>add_ln32_fu_499_p2 add_ln33_fu_523_p2 add_ln89_1_fu_533_p2 add_ln89_fu_549_p2 tmp1_fu_555_p2 empty_fu_565_p2 sub_ln97_fu_634_p2 add_ln97_2_fu_648_p2 add_ln90_fu_669_p2 add_ln93_1_fu_687_p2 add_ln93_fu_697_p2 add_ln46_1_fu_793_p2 empty_110_fu_815_p2 add_ln46_fu_827_p2 add_ln49_fu_837_p2 empty_111_fu_866_p2 empty_113_fu_887_p2 add_ln49_1_fu_899_p2 empty_114_fu_909_p2 add_ln50_fu_925_p2 add_ln53_fu_941_p2 empty_116_fu_947_p2 mul_5ns_6ns_10_1_1_U10 add_ln54_fu_973_p2 add_ln58_fu_979_p2 add_ln62_fu_989_p2 add_ln110_2_fu_1007_p2 add_ln114_fu_1034_p2 add_ln110_fu_1046_p2 add_ln114_5_fu_1060_p2 add_ln114_6_fu_1081_p2 add_ln111_fu_1097_p2 empty_118_fu_1103_p2 empty_119_fu_1132_p2 tmp11_fu_1156_p2 add_ln114_7_fu_1200_p2 add_ln112_fu_1216_p2 input_fm_buffer_2_0_U output_fm_buffer_1_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_238</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>238</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_1_fu_147</InstName>
                            <ModuleName>conv2_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>147</ID>
                            <BindInstances>empty_109_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_2_fu_153</InstName>
                            <ModuleName>conv2_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>153</ID>
                            <BindInstances>empty_108_fu_64_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_fu_159</InstName>
                            <ModuleName>conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>159</ID>
                            <BindInstances>empty_fu_274_p2 sub_ln140_fu_303_p2 add_ln136_1_fu_315_p2 add_ln136_fu_330_p2 mul_6ns_19ns_24_1_1_U56 sub_ln140_1_fu_421_p2 add_ln137_fu_453_p2 p_mid139_fu_517_p2 sub_ln140_2_fu_546_p2 add_ln140_fu_575_p2 add_ln140_1_fu_584_p2 add_ln140_4_fu_606_p2 add_ln138_fu_734_p2 add_ln137_1_fu_642_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_173</InstName>
                            <ModuleName>conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>173</ID>
                            <BindInstances>add_ln104_2_fu_349_p2 add_ln104_fu_361_p2 add_ln104_1_fu_393_p2 mac_muladd_6ns_18ns_19s_25_4_1_U21 add_ln113_fu_525_p2 add_ln113_1_fu_547_p2 add_ln113_2_fu_563_p2 add_ln113_3_fu_578_p2 add_ln113_4_fu_593_p2 add_ln113_5_fu_608_p2 add_ln113_6_fu_623_p2 add_ln113_7_fu_638_p2 add_ln113_8_fu_653_p2 add_ln113_9_fu_668_p2 add_ln113_10_fu_683_p2 add_ln113_11_fu_698_p2 add_ln113_12_fu_713_p2 add_ln113_13_fu_728_p2 add_ln113_14_fu_743_p2 add_ln113_15_fu_758_p2 add_ln113_16_fu_773_p2 add_ln113_17_fu_788_p2 empty_fu_427_p2 empty_100_fu_456_p2 mac_muladd_6ns_18ns_19s_25_4_1_U21 add_ln105_fu_403_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_185</InstName>
                            <ModuleName>conv2_Pipeline_VITIS_LOOP_118_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>185</ID>
                            <BindInstances>add_ln118_fu_236_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_NOUT_TY_TX_fu_209</InstName>
                            <ModuleName>conv2_Pipeline_NOUT_TY_TX</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>209</ID>
                            <BindInstances>add_ln55_1_fu_354_p2 add_ln55_fu_372_p2 add_ln57_fu_452_p2 add_ln72_fu_500_p2 add_ln72_395_fu_510_p2 add_ln72_396_fu_638_p2 add_ln72_397_fu_647_p2 add_ln72_402_fu_560_p2 add_ln72_403_fu_571_p2 add_ln72_404_fu_656_p2 add_ln72_405_fu_666_p2 fmul_32ns_32ns_32_3_max_dsp_1_U43 fadd_32ns_32ns_32_4_full_dsp_1_U41 fmul_32ns_32ns_32_3_max_dsp_1_U43 fadd_32ns_32ns_32_4_full_dsp_1_U41 fmul_32ns_32ns_32_3_max_dsp_1_U43 fadd_32ns_32ns_32_4_full_dsp_1_U41 fmul_32ns_32ns_32_3_max_dsp_1_U43 fadd_32ns_32ns_32_4_full_dsp_1_U41 add_ln58_fu_593_p2 add_ln57_1_fu_599_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_7_fu_233</InstName>
                            <ModuleName>conv2_Pipeline_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>233</ID>
                            <BindInstances>empty_107_fu_58_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln30_1_fu_263_p2 add_ln30_fu_275_p2 add_ln38_fu_341_p2 add_ln31_fu_351_p2 output_fm_buffer_U input_fm_buffer_1_U weights_buffer_0_0_0_U weights_buffer_0_0_1_U weights_buffer_0_0_2_U weights_buffer_0_0_3_U weights_buffer_0_0_4_U weights_buffer_0_0_5_U weights_buffer_0_0_6_U weights_buffer_0_0_7_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_269</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>269</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_1_fu_151</InstName>
                            <ModuleName>conv3_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>151</ID>
                            <BindInstances>empty_99_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157</InstName>
                            <ModuleName>conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>empty_fu_215_p2 sub_ln141_fu_245_p2 add_ln138_1_fu_257_p2 add_ln138_fu_266_p2 p_mid1278_fu_316_p2 sub_ln141_1_fu_346_p2 add_ln141_fu_379_p2 add_ln141_1_fu_389_p2 add_ln139_fu_458_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170</InstName>
                            <ModuleName>conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>170</ID>
                            <BindInstances>tmp_fu_301_p2 empty_fu_311_p2 add_ln54_fu_330_p2 sub_ln114_fu_385_p2 add_ln105_2_fu_255_p2 add_ln105_fu_397_p2 mul_4ns_6ns_9_1_1_U78 add_ln105_1_fu_431_p2 mul_5ns_19ns_23_1_1_U79 p_mid1223_fu_450_p2 add_ln54_1_fu_463_p2 sub_ln114_1_fu_516_p2 add_ln106_fu_546_p2 ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U80 ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U80 tmp_mid1_fu_581_p2 p_mid1_fu_591_p2 add_ln54_2_fu_610_p2 sub_ln114_2_fu_665_p2 ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U80 add_ln110_1_fu_693_p2 add_ln110_fu_703_p2 add_ln114_1_fu_770_p2 add_ln107_fu_806_p2 add_ln106_1_fu_270_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_TY_TX_fu_183</InstName>
                            <ModuleName>conv3_Pipeline_TY_TX</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>183</ID>
                            <BindInstances>add_ln58_1_fu_4627_p2 add_ln58_fu_4639_p2 mul_5ns_6ns_10_1_1_U93 add_ln72_160_fu_4685_p2 add_ln72_161_fu_4776_p2 add_ln72_162_fu_4781_p2 add_ln72_163_fu_4858_p2 add_ln72_164_fu_4864_p2 add_ln72_165_fu_4944_p2 add_ln72_166_fu_4949_p2 add_ln72_167_fu_4717_p2 add_ln72_168_fu_4728_p2 add_ln72_169_fu_4786_p2 add_ln72_170_fu_4796_p2 add_ln72_171_fu_4873_p2 add_ln72_172_fu_4884_p2 add_ln72_173_fu_4954_p2 add_ln72_174_fu_4964_p2 empty_54_fu_5223_p2 tmp10_fu_5166_p2 empty_55_fu_5175_p2 tmp11_fu_5114_p2 empty_56_fu_5123_p2 tmp12_fu_5027_p2 empty_57_fu_5036_p2 tmp13_fu_4978_p2 empty_58_fu_4987_p2 tmp14_fu_4895_p2 empty_59_fu_4904_p2 tmp15_fu_4806_p2 empty_60_fu_4815_p2 empty_61_fu_4750_p2 add_ln67_fu_5061_p2 add_ln72_175_fu_5074_p2 add_ln72_176_fu_5084_p2 add_ln72_177_fu_5148_p2 add_ln72_178_fu_5157_p2 add_ln72_179_fu_5203_p2 add_ln72_180_fu_5213_p2 add_ln72_181_fu_5247_p2 add_ln72_182_fu_5256_p2 add_ln72_fu_5282_p2 add_ln72_1_fu_5334_p2 add_ln72_2_fu_5375_p2 add_ln72_3_fu_5421_p2 add_ln72_4_fu_5466_p2 add_ln72_5_fu_5522_p2 add_ln72_6_fu_5563_p2 add_ln72_7_fu_5609_p2 add_ln67_1_fu_5298_p2 add_ln72_183_fu_5311_p2 add_ln72_184_fu_5321_p2 add_ln72_185_fu_5350_p2 add_ln72_186_fu_5359_p2 add_ln72_187_fu_5394_p2 add_ln72_188_fu_5404_p2 add_ln72_189_fu_5437_p2 add_ln72_190_fu_5446_p2 add_ln72_8_fu_5651_p2 add_ln72_9_fu_5703_p2 add_ln72_10_fu_5740_p2 add_ln72_11_fu_5782_p2 add_ln72_12_fu_5823_p2 add_ln72_13_fu_5870_p2 add_ln72_14_fu_5919_p2 add_ln72_15_fu_5973_p2 add_ln67_2_fu_5482_p2 add_ln72_191_fu_5495_p2 add_ln72_192_fu_5505_p2 add_ln72_193_fu_5538_p2 add_ln72_194_fu_5547_p2 add_ln72_195_fu_5582_p2 add_ln72_196_fu_5592_p2 add_ln72_197_fu_5625_p2 add_ln72_198_fu_5634_p2 add_ln72_16_fu_6026_p2 add_ln72_17_fu_6078_p2 add_ln72_18_fu_6130_p2 add_ln72_19_fu_6182_p2 add_ln72_20_fu_6238_p2 add_ln72_21_fu_6290_p2 add_ln72_22_fu_6342_p2 add_ln72_23_fu_6394_p2 add_ln67_3_fu_5666_p2 add_ln72_199_fu_5679_p2 add_ln72_200_fu_5689_p2 add_ln72_201_fu_5718_p2 add_ln72_202_fu_5727_p2 add_ln72_203_fu_5758_p2 add_ln72_204_fu_5768_p2 add_ln72_205_fu_5797_p2 add_ln72_206_fu_5806_p2 add_ln72_24_fu_6041_p2 add_ln72_25_fu_6093_p2 add_ln72_26_fu_6145_p2 add_ln72_27_fu_6197_p2 add_ln72_28_fu_6253_p2 add_ln72_29_fu_6305_p2 add_ln72_30_fu_6357_p2 add_ln72_31_fu_6409_p2 empty_62_fu_7008_p2 empty_63_fu_6961_p2 empty_64_fu_6914_p2 empty_65_fu_6867_p2 empty_66_fu_6804_p2 empty_67_fu_6740_p2 empty_68_fu_6681_p2 empty_69_fu_6634_p2 empty_70_fu_4840_p2 mul_5ns_6ns_10_1_1_U94 add_ln72_207_fu_5841_p2 add_ln72_208_fu_5850_p2 add_ln72_209_fu_5856_p2 add_ln72_210_fu_5885_p2 add_ln72_211_fu_5890_p2 add_ln72_212_fu_5900_p2 add_ln72_213_fu_5905_p2 add_ln72_214_fu_5937_p2 add_ln72_215_fu_5943_p2 add_ln72_216_fu_5953_p2 add_ln72_217_fu_5959_p2 add_ln72_218_fu_5988_p2 add_ln72_219_fu_5993_p2 add_ln72_220_fu_6003_p2 add_ln72_221_fu_6008_p2 add_ln72_222_fu_6056_p2 add_ln72_223_fu_6065_p2 add_ln72_224_fu_6108_p2 add_ln72_225_fu_6117_p2 add_ln72_226_fu_6160_p2 add_ln72_227_fu_6169_p2 add_ln72_228_fu_6212_p2 add_ln72_229_fu_6221_p2 add_ln72_230_fu_6268_p2 add_ln72_231_fu_6277_p2 add_ln72_232_fu_6320_p2 add_ln72_233_fu_6329_p2 add_ln72_234_fu_6372_p2 add_ln72_235_fu_6381_p2 add_ln72_236_fu_6424_p2 add_ln72_237_fu_6433_p2 add_ln72_238_fu_6450_p2 add_ln72_239_fu_6459_p2 add_ln72_240_fu_6472_p2 add_ln72_241_fu_6481_p2 add_ln72_242_fu_6494_p2 add_ln72_243_fu_6503_p2 add_ln72_244_fu_6516_p2 add_ln72_245_fu_6525_p2 add_ln72_246_fu_6542_p2 add_ln72_247_fu_6551_p2 add_ln72_248_fu_6564_p2 add_ln72_249_fu_6573_p2 add_ln72_250_fu_6586_p2 add_ln72_251_fu_6595_p2 add_ln72_252_fu_6608_p2 add_ln72_253_fu_6617_p2 add_ln72_32_fu_7072_p2 add_ln72_33_fu_7113_p2 add_ln72_34_fu_7154_p2 add_ln72_35_fu_7195_p2 add_ln72_36_fu_7240_p2 add_ln72_37_fu_7281_p2 add_ln72_38_fu_7322_p2 add_ln72_39_fu_7363_p2 add_ln72_40_fu_7405_p2 add_ln72_41_fu_7442_p2 add_ln72_42_fu_7479_p2 add_ln72_43_fu_7516_p2 add_ln72_44_fu_7557_p2 add_ln72_45_fu_7604_p2 add_ln72_46_fu_7653_p2 add_ln72_47_fu_7707_p2 add_ln72_48_fu_7760_p2 add_ln72_49_fu_7812_p2 add_ln72_50_fu_7864_p2 add_ln72_51_fu_7916_p2 add_ln72_52_fu_7972_p2 add_ln72_53_fu_8024_p2 add_ln72_54_fu_8076_p2 add_ln72_55_fu_8128_p2 add_ln72_56_fu_7775_p2 add_ln72_57_fu_7827_p2 add_ln72_58_fu_7879_p2 add_ln72_59_fu_7931_p2 add_ln72_60_fu_7987_p2 add_ln72_61_fu_8039_p2 add_ln72_62_fu_8091_p2 add_ln72_63_fu_8143_p2 empty_71_fu_8752_p2 empty_72_fu_8705_p2 empty_73_fu_8658_p2 empty_74_fu_8616_p2 empty_75_fu_8553_p2 empty_76_fu_8477_p2 empty_77_fu_8418_p2 empty_78_fu_8371_p2 empty_79_fu_4929_p2 mul_5ns_6ns_10_1_1_U95 add_ln72_254_fu_6652_p2 add_ln72_255_fu_6661_p2 add_ln72_256_fu_6667_p2 add_ln72_257_fu_6706_p2 add_ln72_258_fu_6711_p2 add_ln72_259_fu_6721_p2 add_ln72_260_fu_6726_p2 add_ln72_261_fu_6768_p2 add_ln72_262_fu_6774_p2 add_ln72_263_fu_6784_p2 add_ln72_264_fu_6790_p2 add_ln72_265_fu_6829_p2 add_ln72_266_fu_6834_p2 add_ln72_267_fu_6844_p2 add_ln72_268_fu_6849_p2 add_ln72_269_fu_6892_p2 add_ln72_270_fu_6901_p2 add_ln72_271_fu_6939_p2 add_ln72_272_fu_6948_p2 add_ln72_273_fu_6986_p2 add_ln72_274_fu_6995_p2 add_ln72_275_fu_7033_p2 add_ln72_276_fu_7042_p2 add_ln72_277_fu_7088_p2 add_ln72_278_fu_7097_p2 add_ln72_279_fu_7129_p2 add_ln72_280_fu_7138_p2 add_ln72_281_fu_7170_p2 add_ln72_282_fu_7179_p2 add_ln72_283_fu_7211_p2 add_ln72_284_fu_7220_p2 add_ln72_285_fu_7256_p2 add_ln72_286_fu_7265_p2 add_ln72_287_fu_7297_p2 add_ln72_288_fu_7306_p2 add_ln72_289_fu_7338_p2 add_ln72_290_fu_7347_p2 add_ln72_291_fu_7379_p2 add_ln72_292_fu_7388_p2 add_ln72_293_fu_7420_p2 add_ln72_294_fu_7429_p2 add_ln72_295_fu_7457_p2 add_ln72_296_fu_7466_p2 add_ln72_297_fu_7494_p2 add_ln72_298_fu_7503_p2 add_ln72_299_fu_7531_p2 add_ln72_300_fu_7540_p2 add_ln72_64_fu_8816_p2 add_ln72_65_fu_8852_p2 add_ln72_66_fu_8893_p2 add_ln72_67_fu_8934_p2 add_ln72_68_fu_8979_p2 add_ln72_69_fu_9015_p2 add_ln72_70_fu_9076_p2 add_ln72_71_fu_9133_p2 add_ln72_72_fu_9165_p2 add_ln72_73_fu_9192_p2 add_ln72_74_fu_9219_p2 add_ln72_75_fu_9246_p2 add_ln72_76_fu_9277_p2 add_ln72_77_fu_9296_p2 add_ln72_78_fu_9315_p2 add_ln72_79_fu_9334_p2 add_ln72_80_fu_9353_p2 add_ln72_81_fu_9387_p2 add_ln72_82_fu_9421_p2 add_ln72_83_fu_9455_p2 add_ln72_84_fu_9489_p2 add_ln72_85_fu_9523_p2 add_ln72_86_fu_9557_p2 add_ln72_87_fu_9591_p2 add_ln72_88_fu_9368_p2 add_ln72_89_fu_9402_p2 add_ln72_90_fu_9436_p2 add_ln72_91_fu_9470_p2 add_ln72_92_fu_9504_p2 add_ln72_93_fu_9538_p2 add_ln72_94_fu_9572_p2 add_ln72_95_fu_9606_p2 empty_80_fu_9955_p2 empty_81_fu_9911_p2 empty_82_fu_9867_p2 empty_83_fu_9823_p2 empty_84_fu_9779_p2 empty_85_fu_9735_p2 empty_86_fu_9691_p2 empty_87_fu_9657_p2 empty_88_fu_5012_p2 mul_5ns_6ns_10_1_1_U96 add_ln72_301_fu_7575_p2 add_ln72_302_fu_7584_p2 add_ln72_303_fu_7590_p2 add_ln72_304_fu_7619_p2 add_ln72_305_fu_7624_p2 add_ln72_306_fu_7634_p2 add_ln72_307_fu_7639_p2 add_ln72_308_fu_7671_p2 add_ln72_309_fu_7677_p2 add_ln72_310_fu_7687_p2 add_ln72_311_fu_7693_p2 add_ln72_312_fu_7722_p2 add_ln72_313_fu_7727_p2 add_ln72_314_fu_7737_p2 add_ln72_315_fu_7742_p2 add_ln72_316_fu_7790_p2 add_ln72_317_fu_7799_p2 add_ln72_318_fu_7842_p2 add_ln72_319_fu_7851_p2 add_ln72_320_fu_7894_p2 add_ln72_321_fu_7903_p2 add_ln72_322_fu_7946_p2 add_ln72_323_fu_7955_p2 add_ln72_324_fu_8002_p2 add_ln72_325_fu_8011_p2 add_ln72_326_fu_8054_p2 add_ln72_327_fu_8063_p2 add_ln72_328_fu_8106_p2 add_ln72_329_fu_8115_p2 add_ln72_330_fu_8158_p2 add_ln72_331_fu_8167_p2 add_ln72_332_fu_8184_p2 add_ln72_333_fu_8193_p2 add_ln72_334_fu_8214_p2 add_ln72_335_fu_8223_p2 add_ln72_336_fu_8236_p2 add_ln72_337_fu_8245_p2 add_ln72_338_fu_8258_p2 add_ln72_339_fu_8267_p2 add_ln72_340_fu_8202_p2 add_ln72_341_fu_8288_p2 add_ln72_342_fu_8301_p2 add_ln72_343_fu_8310_p2 add_ln72_344_fu_8323_p2 add_ln72_345_fu_8332_p2 add_ln72_346_fu_8345_p2 add_ln72_347_fu_8354_p2 add_ln72_96_fu_10012_p2 add_ln72_97_fu_10035_p2 add_ln72_98_fu_10058_p2 add_ln72_99_fu_10081_p2 add_ln72_100_fu_10104_p2 add_ln72_101_fu_10127_p2 add_ln72_102_fu_10150_p2 add_ln72_103_fu_10173_p2 add_ln72_104_fu_10193_p2 add_ln72_105_fu_10212_p2 add_ln72_106_fu_10231_p2 add_ln72_107_fu_10250_p2 add_ln72_108_fu_10269_p2 add_ln72_109_fu_10288_p2 add_ln72_110_fu_10307_p2 add_ln72_111_fu_10326_p2 add_ln72_112_fu_10345_p2 add_ln72_113_fu_10379_p2 add_ln72_114_fu_10413_p2 add_ln72_115_fu_10447_p2 add_ln72_116_fu_10481_p2 add_ln72_117_fu_10515_p2 add_ln72_118_fu_10549_p2 add_ln72_119_fu_10583_p2 add_ln72_120_fu_10360_p2 add_ln72_121_fu_10394_p2 add_ln72_122_fu_10428_p2 add_ln72_123_fu_10462_p2 add_ln72_124_fu_10496_p2 add_ln72_125_fu_10530_p2 add_ln72_126_fu_10564_p2 add_ln72_127_fu_10598_p2 empty_89_fu_9980_p2 empty_90_fu_9936_p2 empty_91_fu_9892_p2 empty_92_fu_9848_p2 empty_93_fu_9804_p2 empty_94_fu_9760_p2 empty_95_fu_9716_p2 empty_96_fu_9672_p2 empty_97_fu_5094_p2 mul_5ns_6ns_10_1_1_U97 add_ln72_348_fu_8389_p2 add_ln72_349_fu_8398_p2 add_ln72_350_fu_8404_p2 add_ln72_351_fu_8443_p2 add_ln72_352_fu_8448_p2 add_ln72_353_fu_8458_p2 add_ln72_354_fu_8463_p2 add_ln72_355_fu_8505_p2 add_ln72_356_fu_8511_p2 add_ln72_357_fu_8521_p2 add_ln72_358_fu_8527_p2 add_ln72_359_fu_8578_p2 add_ln72_360_fu_8583_p2 add_ln72_361_fu_8593_p2 add_ln72_362_fu_8598_p2 add_ln72_363_fu_8537_p2 add_ln72_364_fu_8645_p2 add_ln72_365_fu_8683_p2 add_ln72_366_fu_8692_p2 add_ln72_367_fu_8730_p2 add_ln72_368_fu_8739_p2 add_ln72_369_fu_8777_p2 add_ln72_370_fu_8786_p2 add_ln72_371_fu_8541_p2 add_ln72_372_fu_8836_p2 add_ln72_373_fu_8868_p2 add_ln72_374_fu_8877_p2 add_ln72_375_fu_8909_p2 add_ln72_376_fu_8918_p2 add_ln72_377_fu_8950_p2 add_ln72_378_fu_8959_p2 add_ln72_379_fu_8545_p2 add_ln72_380_fu_8999_p2 add_ln72_381_fu_9031_p2 add_ln72_382_fu_9040_p2 add_ln72_383_fu_9092_p2 add_ln72_384_fu_9101_p2 add_ln72_385_fu_9110_p2 add_ln72_386_fu_9049_p2 add_ln72_387_fu_8206_p2 add_ln72_388_fu_9053_p2 add_ln72_389_fu_9057_p2 add_ln72_390_fu_9061_p2 add_ln72_391_fu_9114_p2 add_ln72_392_fu_9118_p2 add_ln72_393_fu_9122_p2 add_ln72_394_fu_9065_p2 add_ln72_128_fu_10764_p2 add_ln72_129_fu_10787_p2 add_ln72_130_fu_10810_p2 add_ln72_131_fu_10833_p2 add_ln72_132_fu_10856_p2 add_ln72_133_fu_10879_p2 add_ln72_134_fu_10902_p2 add_ln72_135_fu_10925_p2 add_ln72_136_fu_10945_p2 add_ln72_137_fu_10964_p2 add_ln72_138_fu_10983_p2 add_ln72_139_fu_11002_p2 add_ln72_140_fu_11021_p2 add_ln72_141_fu_11040_p2 add_ln72_142_fu_11059_p2 add_ln72_143_fu_11078_p2 add_ln72_144_fu_11097_p2 add_ln72_145_fu_11131_p2 add_ln72_146_fu_11165_p2 add_ln72_147_fu_11199_p2 add_ln72_148_fu_11233_p2 add_ln72_149_fu_11267_p2 add_ln72_150_fu_11301_p2 add_ln72_151_fu_11335_p2 add_ln72_152_fu_11112_p2 add_ln72_153_fu_11146_p2 add_ln72_154_fu_11180_p2 add_ln72_155_fu_11214_p2 add_ln72_156_fu_11248_p2 add_ln72_157_fu_11282_p2 add_ln72_158_fu_11316_p2 add_ln72_159_fu_11350_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_5_fu_198</InstName>
                            <ModuleName>conv3_Pipeline_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>198</ID>
                            <BindInstances>empty_98_fu_58_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln31_1_fu_228_p2 add_ln31_fu_240_p2 add_ln40_1_fu_300_p2 add_ln40_fu_312_p2 mul_5ns_8ns_12_1_1_U114 add_ln32_fu_322_p2 output_fm_buffer_0_U input_fm_buffer_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>srcnn_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4161602</Best-caseLatency>
                    <Average-caseLatency>4161602</Average-caseLatency>
                    <Worst-caseLatency>4161602</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.616 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.616 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.616 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4161602</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4161600</TripCount>
                        <Latency>4161600</Latency>
                        <AbsoluteTimeLatency>41.616 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_89_p2" SOURCE="" URAM="0" VARIABLE="empty_46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2080802</Best-caseLatency>
                    <Average-caseLatency>2080802</Average-caseLatency>
                    <Worst-caseLatency>2080802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.808 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.808 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.808 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2080802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2080800</TripCount>
                        <Latency>2080800</Latency>
                        <AbsoluteTimeLatency>20.808 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_89_p2" SOURCE="" URAM="0" VARIABLE="empty_45"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65027</Best-caseLatency>
                    <Average-caseLatency>65027</Average-caseLatency>
                    <Worst-caseLatency>65027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.650 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.650 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.650 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65025</TripCount>
                        <Latency>65025</Latency>
                        <AbsoluteTimeLatency>0.650 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_89_p2" SOURCE="" URAM="0" VARIABLE="empty_44"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <TILE_J>
                    <TILE_I>
                        <IN_BUFFER_BY>
                            <IN_BUFFER_BX/>
                        </IN_BUFFER_BY>
                        <NOUT>
                            <TY>
                                <TX>
                                    <KY>
                                        <KX/>
                                    </KY>
                                </TX>
                            </TY>
                        </NOUT>
                        <OUT_BUFFER_NOUT>
                            <OUT_BUFFER_TY>
                                <OUT_BUFFER_TX/>
                            </OUT_BUFFER_TY>
                        </OUT_BUFFER_NOUT>
                    </TILE_I>
                </TILE_J>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3191864656</Best-caseLatency>
                    <Average-caseLatency>3191864656</Average-caseLatency>
                    <Worst-caseLatency>3191864656</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.919 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.919 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.919 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3191864656</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_J>
                        <Name>TILE_J</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15</TripCount>
                        <Latency>3191864655</Latency>
                        <AbsoluteTimeLatency>31.919 sec</AbsoluteTimeLatency>
                        <IterationLatency>212790977</IterationLatency>
                        <PipelineDepth>212790977</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <TILE_I>
                            <Name>TILE_I</Name>
                            <Slack>7.30</Slack>
                            <TripCount>15</TripCount>
                            <Latency>212790975</Latency>
                            <AbsoluteTimeLatency>2.128 sec</AbsoluteTimeLatency>
                            <IterationLatency>14186065</IterationLatency>
                            <PipelineDepth>14186065</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <IN_BUFFER_BY>
                                <Name>IN_BUFFER_BY</Name>
                                <Slack>7.30</Slack>
                                <TripCount>25</TripCount>
                                <Latency>6925</Latency>
                                <AbsoluteTimeLatency>69.250 us</AbsoluteTimeLatency>
                                <IterationLatency>277</IterationLatency>
                                <PipelineDepth>277</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <IN_BUFFER_BX>
                                    <Name>IN_BUFFER_BX</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>25</TripCount>
                                    <Latency>275</Latency>
                                    <AbsoluteTimeLatency>2.750 us</AbsoluteTimeLatency>
                                    <IterationLatency>11</IterationLatency>
                                    <PipelineDepth>11</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </IN_BUFFER_BX>
                            </IN_BUFFER_BY>
                            <NOUT>
                                <Name>NOUT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>64</TripCount>
                                <Latency>14003776</Latency>
                                <AbsoluteTimeLatency>0.140 sec</AbsoluteTimeLatency>
                                <IterationLatency>218809</IterationLatency>
                                <PipelineDepth>218809</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <TY>
                                    <Name>TY</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>218807</Latency>
                                    <AbsoluteTimeLatency>2.188 ms</AbsoluteTimeLatency>
                                    <IterationLatency>12871</IterationLatency>
                                    <PipelineDepth>12871</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <TX>
                                        <Name>TX</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>12869</Latency>
                                        <AbsoluteTimeLatency>0.129 ms</AbsoluteTimeLatency>
                                        <IterationLatency>757</IterationLatency>
                                        <PipelineDepth>757</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <KY>
                                            <Name>KY</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>9</TripCount>
                                            <Latency>747</Latency>
                                            <AbsoluteTimeLatency>7.470 us</AbsoluteTimeLatency>
                                            <IterationLatency>83</IterationLatency>
                                            <PipelineDepth>83</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                            <KX>
                                                <Name>KX</Name>
                                                <Slack>7.30</Slack>
                                                <TripCount>9</TripCount>
                                                <Latency>81</Latency>
                                                <AbsoluteTimeLatency>0.810 us</AbsoluteTimeLatency>
                                                <IterationLatency>9</IterationLatency>
                                                <PipelineDepth>9</PipelineDepth>
                                                <PipelineType>no</PipelineType>
                                                <InstanceList/>
                                            </KX>
                                        </KY>
                                    </TX>
                                </TY>
                            </NOUT>
                            <OUT_BUFFER_NOUT>
                                <Name>OUT_BUFFER_NOUT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>64</TripCount>
                                <Latency>175360</Latency>
                                <AbsoluteTimeLatency>1.754 ms</AbsoluteTimeLatency>
                                <IterationLatency>2740</IterationLatency>
                                <PipelineDepth>2740</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <OUT_BUFFER_TY>
                                    <Name>OUT_BUFFER_TY</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>2737</Latency>
                                    <AbsoluteTimeLatency>27.370 us</AbsoluteTimeLatency>
                                    <IterationLatency>161</IterationLatency>
                                    <PipelineDepth>161</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <OUT_BUFFER_TX>
                                        <Name>OUT_BUFFER_TX</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>153</Latency>
                                        <AbsoluteTimeLatency>1.530 us</AbsoluteTimeLatency>
                                        <IterationLatency>9</IterationLatency>
                                        <PipelineDepth>9</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </OUT_BUFFER_TX>
                                </OUT_BUFFER_TY>
                            </OUT_BUFFER_NOUT>
                        </TILE_I>
                    </TILE_J>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>975</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1793</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_J" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_499_p2" SOURCE="src/conv1.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_523_p2" SOURCE="src/conv1.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_533_p2" SOURCE="src/conv1.cpp:89" URAM="0" VARIABLE="add_ln89_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_549_p2" SOURCE="src/conv1.cpp:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_555_p2" SOURCE="src/conv1.cpp:89" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_565_p2" SOURCE="src/conv1.cpp:89" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_fu_634_p2" SOURCE="src/conv1.cpp:97" URAM="0" VARIABLE="sub_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_648_p2" SOURCE="src/conv1.cpp:97" URAM="0" VARIABLE="add_ln97_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_669_p2" SOURCE="src/conv1.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_687_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_697_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_793_p2" SOURCE="src/conv1.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_815_p2" SOURCE="src/conv1.cpp:46" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_827_p2" SOURCE="src/conv1.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_837_p2" SOURCE="src/conv1.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_866_p2" SOURCE="src/conv1.cpp:46" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_887_p2" SOURCE="src/conv1.cpp:46" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_899_p2" SOURCE="src/conv1.cpp:49" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_909_p2" SOURCE="src/conv1.cpp:46" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_925_p2" SOURCE="src/conv1.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_941_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_947_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KY" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U10" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="mul_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_973_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_979_p2" SOURCE="src/conv1.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_989_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_2_fu_1007_p2" SOURCE="src/conv1.cpp:110" URAM="0" VARIABLE="add_ln110_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_1034_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_1046_p2" SOURCE="src/conv1.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_5_fu_1060_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="add_ln114_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_6_fu_1081_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="add_ln114_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_1097_p2" SOURCE="src/conv1.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_1103_p2" SOURCE="src/conv1.cpp:111" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="sub" PRAGMA="" RTLNAME="empty_119_fu_1132_p2" SOURCE="src/conv1.cpp:111" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="tmp11_fu_1156_p2" SOURCE="src/conv1.cpp:110" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_7_fu_1200_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="add_ln114_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1216_p2" SOURCE="src/conv1.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_fm_buffer_2_0_U" SOURCE="" URAM="0" VARIABLE="input_fm_buffer_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="38" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_1_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2314</Best-caseLatency>
                    <Average-caseLatency>2314</Average-caseLatency>
                    <Worst-caseLatency>2314</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2314</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2312</TripCount>
                        <Latency>2312</Latency>
                        <AbsoluteTimeLatency>23.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_64_p2" SOURCE="" URAM="0" VARIABLE="empty_108"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2</Name>
            <Loops>
                <VITIS_LOOP_104_1_VITIS_LOOP_105_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2326</Best-caseLatency>
                    <Average-caseLatency>2326</Average-caseLatency>
                    <Worst-caseLatency>2326</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2326</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_104_1_VITIS_LOOP_105_2>
                        <Name>VITIS_LOOP_104_1_VITIS_LOOP_105_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>136</TripCount>
                        <Latency>2324</Latency>
                        <AbsoluteTimeLatency>23.240 us</AbsoluteTimeLatency>
                        <PipelineII>17</PipelineII>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_104_1_VITIS_LOOP_105_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>155</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>983</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_2_fu_349_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="add_ln104_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_361_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_393_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_18ns_19s_25_4_1_U21" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="mul_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_525_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_547_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_2_fu_563_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_3_fu_578_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_4_fu_593_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_5_fu_608_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_6_fu_623_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_7_fu_638_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_8_fu_653_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_9_fu_668_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_10_fu_683_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_11_fu_698_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_12_fu_713_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_13_fu_728_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_14_fu_743_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_15_fu_758_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_16_fu_773_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_17_fu_788_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_427_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_100_fu_456_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_18ns_19s_25_4_1_U21" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_403_p2" SOURCE="src/conv2.cpp:105" URAM="0" VARIABLE="add_ln105"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_VITIS_LOOP_118_4</Name>
            <Loops>
                <VITIS_LOOP_118_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>267</Best-caseLatency>
                    <Average-caseLatency>267</Average-caseLatency>
                    <Worst-caseLatency>267</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>267</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_4>
                        <Name>VITIS_LOOP_118_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>265</Latency>
                        <AbsoluteTimeLatency>2.650 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>135</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>295</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_236_p2" SOURCE="src/conv2.cpp:118" URAM="0" VARIABLE="add_ln118"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_NOUT_TY_TX</Name>
            <Loops>
                <NOUT_TY_TX/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37030</Best-caseLatency>
                    <Average-caseLatency>37030</Average-caseLatency>
                    <Worst-caseLatency>37030</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.370 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.370 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.370 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37030</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NOUT_TY_TX>
                        <Name>NOUT_TY_TX</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9248</TripCount>
                        <Latency>37028</Latency>
                        <AbsoluteTimeLatency>0.370 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>41</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NOUT_TY_TX>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2070</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1565</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_354_p2" SOURCE="src/conv2.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_372_p2" SOURCE="src/conv2.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_452_p2" SOURCE="src/conv2.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_500_p2" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_395_fu_510_p2" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add_ln72_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_396_fu_638_p2" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add_ln72_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_397_fu_647_p2" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add_ln72_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_402_fu_560_p2" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add_ln72_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_403_fu_571_p2" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add_ln72_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_404_fu_656_p2" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add_ln72_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_405_fu_666_p2" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add_ln72_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="NOUT_TY_TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U43" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="mul49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="NOUT_TY_TX" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="NOUT_TY_TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U43" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="mul49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="NOUT_TY_TX" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="NOUT_TY_TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U43" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="mul49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="NOUT_TY_TX" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add56_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="NOUT_TY_TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U43" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="mul49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="NOUT_TY_TX" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="src/conv2.cpp:72" URAM="0" VARIABLE="add56_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_593_p2" SOURCE="src/conv2.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT_TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_599_p2" SOURCE="src/conv2.cpp:57" URAM="0" VARIABLE="add_ln57_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3</Name>
            <Loops>
                <VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>194210</Best-caseLatency>
                    <Average-caseLatency>194210</Average-caseLatency>
                    <Worst-caseLatency>194210</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.942 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.942 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.942 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>194210</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3>
                        <Name>VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9248</TripCount>
                        <Latency>194208</Latency>
                        <AbsoluteTimeLatency>1.942 ms</AbsoluteTimeLatency>
                        <PipelineII>21</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>298</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>925</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_274_p2" SOURCE="src/conv2.cpp:137" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln140_fu_303_p2" SOURCE="src/conv2.cpp:140" URAM="0" VARIABLE="sub_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_315_p2" SOURCE="src/conv2.cpp:136" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_330_p2" SOURCE="src/conv2.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_19ns_24_1_1_U56" SOURCE="src/conv2.cpp:136" URAM="0" VARIABLE="mul_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln140_1_fu_421_p2" SOURCE="src/conv2.cpp:140" URAM="0" VARIABLE="sub_ln140_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_453_p2" SOURCE="src/conv2.cpp:137" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid139_fu_517_p2" SOURCE="src/conv2.cpp:137" URAM="0" VARIABLE="p_mid139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln140_2_fu_546_p2" SOURCE="src/conv2.cpp:140" URAM="0" VARIABLE="sub_ln140_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_575_p2" SOURCE="src/conv2.cpp:140" URAM="0" VARIABLE="add_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_1_fu_584_p2" SOURCE="src/conv2.cpp:140" URAM="0" VARIABLE="add_ln140_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_4_fu_606_p2" SOURCE="src/conv2.cpp:140" URAM="0" VARIABLE="add_ln140_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_734_p2" SOURCE="src/conv2.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_642_p2" SOURCE="src/conv2.cpp:137" URAM="0" VARIABLE="add_ln137_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_7</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.068</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9250</Best-caseLatency>
                    <Average-caseLatency>9250</Average-caseLatency>
                    <Worst-caseLatency>9250</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9250</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9248</TripCount>
                        <Latency>9248</Latency>
                        <AbsoluteTimeLatency>92.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_107"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <TJ_TI>
                    <TN/>
                </TJ_TI>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>121280626</Best-caseLatency>
                    <Average-caseLatency>121280626</Average-caseLatency>
                    <Worst-caseLatency>121280626</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.213 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.213 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.213 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>121280626</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TJ_TI>
                        <Name>TJ_TI</Name>
                        <Slack>7.30</Slack>
                        <TripCount>225</TripCount>
                        <Latency>121280625</Latency>
                        <AbsoluteTimeLatency>1.213 sec</AbsoluteTimeLatency>
                        <IterationLatency>539025</IterationLatency>
                        <PipelineDepth>539025</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_fu_159</Instance>
                            <Instance>grp_conv2_Pipeline_7_fu_233</Instance>
                        </InstanceList>
                        <TN>
                            <Name>TN</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>335560</Latency>
                            <AbsoluteTimeLatency>3.356 ms</AbsoluteTimeLatency>
                            <IterationLatency>41945</IterationLatency>
                            <PipelineDepth>41945</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv2_Pipeline_1_fu_147</Instance>
                                <Instance>grp_conv2_Pipeline_2_fu_153</Instance>
                                <Instance>grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_173</Instance>
                                <Instance>grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_185</Instance>
                                <Instance>grp_conv2_Pipeline_NOUT_TY_TX_fu_209</Instance>
                            </InstanceList>
                        </TN>
                    </TJ_TI>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>38</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2780</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4999</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_263_p2" SOURCE="src/conv2.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_275_p2" SOURCE="src/conv2.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_341_p2" SOURCE="src/conv2.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_351_p2" SOURCE="src/conv2.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_fm_buffer_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="input_fm_buffer_1_U" SOURCE="" URAM="0" VARIABLE="input_fm_buffer_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_0_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_1_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_2_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_3_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_4_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_5_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_6_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_7_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3530</Best-caseLatency>
                    <Average-caseLatency>3530</Average-caseLatency>
                    <Worst-caseLatency>3530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3528</TripCount>
                        <Latency>3528</Latency>
                        <AbsoluteTimeLatency>35.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_99"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3</Name>
            <Loops>
                <VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3540</Best-caseLatency>
                    <Average-caseLatency>3540</Average-caseLatency>
                    <Worst-caseLatency>3540</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3540</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3>
                        <Name>VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3528</TripCount>
                        <Latency>3538</Latency>
                        <AbsoluteTimeLatency>35.380 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>275</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>889</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_301_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_311_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_330_p2" SOURCE="src/srcnn.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_fu_385_p2" SOURCE="src/conv3.cpp:114" URAM="0" VARIABLE="sub_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_2_fu_255_p2" SOURCE="src/conv3.cpp:105" URAM="0" VARIABLE="add_ln105_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_397_p2" SOURCE="src/conv3.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U78" SOURCE="src/conv3.cpp:114" URAM="0" VARIABLE="mul_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_431_p2" SOURCE="src/conv3.cpp:105" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_19ns_23_1_1_U79" SOURCE="src/conv3.cpp:105" URAM="0" VARIABLE="mul_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1223_fu_450_p2" SOURCE="" URAM="0" VARIABLE="p_mid1223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_463_p2" SOURCE="src/srcnn.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_1_fu_516_p2" SOURCE="src/conv3.cpp:114" URAM="0" VARIABLE="sub_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_546_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U80" SOURCE="src/conv3.cpp:114" URAM="0" VARIABLE="add_ln114_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U80" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="mul_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp_mid1_fu_581_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="tmp_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_591_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_610_p2" SOURCE="src/srcnn.cpp:54" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_2_fu_665_p2" SOURCE="src/conv3.cpp:114" URAM="0" VARIABLE="sub_ln114_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U80" SOURCE="src/conv3.cpp:114" URAM="0" VARIABLE="add_ln114_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_693_p2" SOURCE="src/conv3.cpp:110" URAM="0" VARIABLE="add_ln110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_703_p2" SOURCE="src/conv3.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_770_p2" SOURCE="src/conv3.cpp:114" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_806_p2" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_270_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="add_ln106_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_TY_TX</Name>
            <Loops>
                <TY_TX/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.542</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>58418</Best-caseLatency>
                    <Average-caseLatency>58418</Average-caseLatency>
                    <Worst-caseLatency>58418</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.584 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.584 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.584 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>58418</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TY_TX>
                        <Name>TY_TX</Name>
                        <Slack>7.30</Slack>
                        <TripCount>289</TripCount>
                        <Latency>58416</Latency>
                        <AbsoluteTimeLatency>0.584 ms</AbsoluteTimeLatency>
                        <PipelineII>200</PipelineII>
                        <PipelineDepth>817</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </TY_TX>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>39574</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>27779</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_4627_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_4639_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TY_TX" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U93" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="mul_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_160_fu_4685_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_161_fu_4776_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_162_fu_4781_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_163_fu_4858_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_164_fu_4864_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_165_fu_4944_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_166_fu_4949_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_167_fu_4717_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_168_fu_4728_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_169_fu_4786_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_170_fu_4796_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_171_fu_4873_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_172_fu_4884_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_173_fu_4954_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_174_fu_4964_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_5223_p2" SOURCE="" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="tmp10_fu_5166_p2" SOURCE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_5175_p2" SOURCE="" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="tmp11_fu_5114_p2" SOURCE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_5123_p2" SOURCE="" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="tmp12_fu_5027_p2" SOURCE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_5036_p2" SOURCE="" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="tmp13_fu_4978_p2" SOURCE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_4987_p2" SOURCE="" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="tmp14_fu_4895_p2" SOURCE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_4904_p2" SOURCE="" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="tmp15_fu_4806_p2" SOURCE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_4815_p2" SOURCE="" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_4750_p2" SOURCE="" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_5061_p2" SOURCE="src/conv3.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_175_fu_5074_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_176_fu_5084_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_177_fu_5148_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_178_fu_5157_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_179_fu_5203_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_180_fu_5213_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_181_fu_5247_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_182_fu_5256_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_5282_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_5334_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_2_fu_5375_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_3_fu_5421_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_4_fu_5466_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_5_fu_5522_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_6_fu_5563_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_7_fu_5609_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_5298_p2" SOURCE="src/conv3.cpp:67" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_183_fu_5311_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_184_fu_5321_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_185_fu_5350_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_186_fu_5359_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_187_fu_5394_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_188_fu_5404_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_189_fu_5437_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_190_fu_5446_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_8_fu_5651_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_9_fu_5703_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_10_fu_5740_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_11_fu_5782_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_12_fu_5823_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_13_fu_5870_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_14_fu_5919_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_15_fu_5973_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_5482_p2" SOURCE="src/conv3.cpp:67" URAM="0" VARIABLE="add_ln67_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_191_fu_5495_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_192_fu_5505_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_193_fu_5538_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_194_fu_5547_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_195_fu_5582_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_196_fu_5592_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_197_fu_5625_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_198_fu_5634_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_16_fu_6026_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_17_fu_6078_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_18_fu_6130_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_19_fu_6182_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_20_fu_6238_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_21_fu_6290_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_22_fu_6342_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_23_fu_6394_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_3_fu_5666_p2" SOURCE="src/conv3.cpp:67" URAM="0" VARIABLE="add_ln67_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_199_fu_5679_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_200_fu_5689_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_201_fu_5718_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_202_fu_5727_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_203_fu_5758_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_204_fu_5768_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_205_fu_5797_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_206_fu_5806_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_24_fu_6041_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_25_fu_6093_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_26_fu_6145_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_27_fu_6197_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_28_fu_6253_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_29_fu_6305_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_30_fu_6357_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_31_fu_6409_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_7008_p2" SOURCE="" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_6961_p2" SOURCE="" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_6914_p2" SOURCE="" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_6867_p2" SOURCE="" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_6804_p2" SOURCE="" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_6740_p2" SOURCE="" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_6681_p2" SOURCE="" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_6634_p2" SOURCE="" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_4840_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TY_TX" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U94" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="mul_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_207_fu_5841_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_208_fu_5850_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_209_fu_5856_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_210_fu_5885_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_211_fu_5890_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_212_fu_5900_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_213_fu_5905_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_214_fu_5937_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_215_fu_5943_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_216_fu_5953_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_217_fu_5959_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_218_fu_5988_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_219_fu_5993_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_220_fu_6003_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_221_fu_6008_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_222_fu_6056_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_223_fu_6065_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_224_fu_6108_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_225_fu_6117_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_226_fu_6160_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_227_fu_6169_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_228_fu_6212_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_229_fu_6221_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_230_fu_6268_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_231_fu_6277_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_232_fu_6320_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_233_fu_6329_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_234_fu_6372_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_235_fu_6381_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_236_fu_6424_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_237_fu_6433_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_238_fu_6450_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_239_fu_6459_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_240_fu_6472_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_241_fu_6481_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_242_fu_6494_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_243_fu_6503_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_244_fu_6516_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_245_fu_6525_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_246_fu_6542_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_247_fu_6551_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_248_fu_6564_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_249_fu_6573_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_250_fu_6586_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_251_fu_6595_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_252_fu_6608_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_253_fu_6617_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_32_fu_7072_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_33_fu_7113_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_34_fu_7154_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_35_fu_7195_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_36_fu_7240_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_37_fu_7281_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_38_fu_7322_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_39_fu_7363_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_40_fu_7405_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_41_fu_7442_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_42_fu_7479_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_43_fu_7516_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_44_fu_7557_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_45_fu_7604_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_46_fu_7653_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_47_fu_7707_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_48_fu_7760_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_49_fu_7812_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_50_fu_7864_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_51_fu_7916_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_52_fu_7972_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_53_fu_8024_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_54_fu_8076_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_55_fu_8128_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_56_fu_7775_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_57_fu_7827_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_58_fu_7879_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_59_fu_7931_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_60_fu_7987_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_61_fu_8039_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_62_fu_8091_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_63_fu_8143_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_8752_p2" SOURCE="" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_8705_p2" SOURCE="" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_8658_p2" SOURCE="" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_8616_p2" SOURCE="" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_8553_p2" SOURCE="" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_8477_p2" SOURCE="" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_8418_p2" SOURCE="" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_8371_p2" SOURCE="" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_4929_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TY_TX" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U95" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="mul_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_254_fu_6652_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_255_fu_6661_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_256_fu_6667_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_257_fu_6706_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_258_fu_6711_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_259_fu_6721_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_260_fu_6726_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_261_fu_6768_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_262_fu_6774_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_263_fu_6784_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_264_fu_6790_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_265_fu_6829_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_266_fu_6834_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_267_fu_6844_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_268_fu_6849_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_269_fu_6892_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_270_fu_6901_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_271_fu_6939_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_272_fu_6948_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_273_fu_6986_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_274_fu_6995_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_275_fu_7033_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_276_fu_7042_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_277_fu_7088_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_278_fu_7097_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_279_fu_7129_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_280_fu_7138_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_281_fu_7170_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_282_fu_7179_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_283_fu_7211_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_284_fu_7220_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_285_fu_7256_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_286_fu_7265_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_287_fu_7297_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_288_fu_7306_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_289_fu_7338_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_290_fu_7347_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_291_fu_7379_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_292_fu_7388_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_293_fu_7420_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_294_fu_7429_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_295_fu_7457_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_296_fu_7466_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_297_fu_7494_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_298_fu_7503_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_299_fu_7531_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_300_fu_7540_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_64_fu_8816_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_65_fu_8852_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_66_fu_8893_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_67_fu_8934_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_68_fu_8979_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_69_fu_9015_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_70_fu_9076_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_71_fu_9133_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_72_fu_9165_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_73_fu_9192_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_74_fu_9219_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_75_fu_9246_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_76_fu_9277_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_77_fu_9296_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_78_fu_9315_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_79_fu_9334_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_80_fu_9353_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_81_fu_9387_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_82_fu_9421_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_83_fu_9455_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_84_fu_9489_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_85_fu_9523_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_86_fu_9557_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_87_fu_9591_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_88_fu_9368_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_89_fu_9402_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_90_fu_9436_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_91_fu_9470_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_92_fu_9504_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_93_fu_9538_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_94_fu_9572_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_95_fu_9606_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_9955_p2" SOURCE="" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_9911_p2" SOURCE="" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_9867_p2" SOURCE="" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_9823_p2" SOURCE="" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_9779_p2" SOURCE="" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_9735_p2" SOURCE="" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_9691_p2" SOURCE="" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_9657_p2" SOURCE="" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_5012_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TY_TX" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U96" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="mul_ln72_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_301_fu_7575_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_302_fu_7584_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_303_fu_7590_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_304_fu_7619_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_305_fu_7624_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_306_fu_7634_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_307_fu_7639_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_308_fu_7671_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_309_fu_7677_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_310_fu_7687_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_311_fu_7693_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_312_fu_7722_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_313_fu_7727_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_314_fu_7737_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_315_fu_7742_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_316_fu_7790_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_317_fu_7799_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_318_fu_7842_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_319_fu_7851_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_320_fu_7894_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_321_fu_7903_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_322_fu_7946_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_323_fu_7955_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_324_fu_8002_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_325_fu_8011_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_326_fu_8054_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_327_fu_8063_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_328_fu_8106_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_329_fu_8115_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_330_fu_8158_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_331_fu_8167_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_332_fu_8184_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_333_fu_8193_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_334_fu_8214_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_335_fu_8223_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_336_fu_8236_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_337_fu_8245_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_338_fu_8258_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_339_fu_8267_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_340_fu_8202_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_341_fu_8288_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_342_fu_8301_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_343_fu_8310_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_344_fu_8323_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_345_fu_8332_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_346_fu_8345_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_347_fu_8354_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_96_fu_10012_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_97_fu_10035_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_98_fu_10058_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_99_fu_10081_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_100_fu_10104_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_101_fu_10127_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_102_fu_10150_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_103_fu_10173_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_104_fu_10193_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_105_fu_10212_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_106_fu_10231_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_107_fu_10250_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_108_fu_10269_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_109_fu_10288_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_110_fu_10307_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_111_fu_10326_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_112_fu_10345_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_113_fu_10379_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_114_fu_10413_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_115_fu_10447_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_116_fu_10481_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_117_fu_10515_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_118_fu_10549_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_119_fu_10583_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_120_fu_10360_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_121_fu_10394_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_122_fu_10428_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_123_fu_10462_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_124_fu_10496_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_125_fu_10530_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_126_fu_10564_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_127_fu_10598_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_9980_p2" SOURCE="" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_9936_p2" SOURCE="" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_9892_p2" SOURCE="" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_9848_p2" SOURCE="" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_9804_p2" SOURCE="" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_9760_p2" SOURCE="" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_9716_p2" SOURCE="" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_9672_p2" SOURCE="" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_5094_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TY_TX" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U97" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="mul_ln72_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_348_fu_8389_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_349_fu_8398_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_350_fu_8404_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_351_fu_8443_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_352_fu_8448_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_353_fu_8458_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_354_fu_8463_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_355_fu_8505_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_356_fu_8511_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_357_fu_8521_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_358_fu_8527_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_359_fu_8578_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_360_fu_8583_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_361_fu_8593_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_362_fu_8598_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_363_fu_8537_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_364_fu_8645_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_365_fu_8683_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_366_fu_8692_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_367_fu_8730_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_368_fu_8739_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_369_fu_8777_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_370_fu_8786_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_371_fu_8541_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_372_fu_8836_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_373_fu_8868_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_374_fu_8877_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_375_fu_8909_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_376_fu_8918_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_377_fu_8950_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_378_fu_8959_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_379_fu_8545_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_380_fu_8999_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_381_fu_9031_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_382_fu_9040_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_383_fu_9092_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_384_fu_9101_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_385_fu_9110_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_386_fu_9049_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_387_fu_8206_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_388_fu_9053_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_389_fu_9057_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_390_fu_9061_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_391_fu_9114_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_392_fu_9118_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_393_fu_9122_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_394_fu_9065_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_128_fu_10764_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_129_fu_10787_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_130_fu_10810_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_131_fu_10833_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_132_fu_10856_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_133_fu_10879_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_134_fu_10902_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_135_fu_10925_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_136_fu_10945_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_137_fu_10964_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_138_fu_10983_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_139_fu_11002_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_140_fu_11021_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_141_fu_11040_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_142_fu_11059_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_143_fu_11078_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_144_fu_11097_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_145_fu_11131_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_146_fu_11165_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_147_fu_11199_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_148_fu_11233_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_149_fu_11267_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_150_fu_11301_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_151_fu_11335_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_152_fu_11112_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_153_fu_11146_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_154_fu_11180_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_155_fu_11214_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_156_fu_11248_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_157_fu_11282_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_158_fu_11316_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_159_fu_11350_p2" SOURCE="src/conv3.cpp:72" URAM="0" VARIABLE="add_ln72_159"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3</Name>
            <Loops>
                <VITIS_LOOP_138_2_VITIS_LOOP_139_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5493</Best-caseLatency>
                    <Average-caseLatency>5493</Average-caseLatency>
                    <Worst-caseLatency>5493</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5493</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_138_2_VITIS_LOOP_139_3>
                        <Name>VITIS_LOOP_138_2_VITIS_LOOP_139_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>289</TripCount>
                        <Latency>5491</Latency>
                        <AbsoluteTimeLatency>54.910 us</AbsoluteTimeLatency>
                        <PipelineII>19</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_138_2_VITIS_LOOP_139_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>207</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>653</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_2_VITIS_LOOP_139_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_215_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_2_VITIS_LOOP_139_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln141_fu_245_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="sub_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_2_VITIS_LOOP_139_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_1_fu_257_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_2_VITIS_LOOP_139_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_266_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_2_VITIS_LOOP_139_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1278_fu_316_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="p_mid1278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_2_VITIS_LOOP_139_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln141_1_fu_346_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="sub_ln141_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_2_VITIS_LOOP_139_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_379_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_2_VITIS_LOOP_139_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_389_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="add_ln141_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_2_VITIS_LOOP_139_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_458_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="add_ln139"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>291</Best-caseLatency>
                    <Average-caseLatency>291</Average-caseLatency>
                    <Worst-caseLatency>291</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>291</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>289</TripCount>
                        <Latency>289</Latency>
                        <AbsoluteTimeLatency>2.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>59</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <TJ_TI>
                    <TN/>
                </TJ_TI>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.542</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>60247126</Best-caseLatency>
                    <Average-caseLatency>60247126</Average-caseLatency>
                    <Worst-caseLatency>60247126</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.602 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.602 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.602 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>60247126</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TJ_TI>
                        <Name>TJ_TI</Name>
                        <Slack>7.30</Slack>
                        <TripCount>225</TripCount>
                        <Latency>60247125</Latency>
                        <AbsoluteTimeLatency>0.602 sec</AbsoluteTimeLatency>
                        <IterationLatency>267765</IterationLatency>
                        <PipelineDepth>267765</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157</Instance>
                            <Instance>grp_conv3_Pipeline_5_fu_198</Instance>
                        </InstanceList>
                        <TN>
                            <Name>TN</Name>
                            <Slack>7.30</Slack>
                            <TripCount>4</TripCount>
                            <Latency>261976</Latency>
                            <AbsoluteTimeLatency>2.620 ms</AbsoluteTimeLatency>
                            <IterationLatency>65494</IterationLatency>
                            <PipelineDepth>65494</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_1_fu_151</Instance>
                                <Instance>grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170</Instance>
                                <Instance>grp_conv3_Pipeline_TY_TX_fu_183</Instance>
                            </InstanceList>
                        </TN>
                    </TJ_TI>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>40195</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>30206</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_228_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_240_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_300_p2" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_312_p2" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TN" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_12_1_1_U114" SOURCE="src/conv3.cpp:103" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_322_p2" SOURCE="src/conv3.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_0_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="input_fm_buffer_U" SOURCE="" URAM="0" VARIABLE="input_fm_buffer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.542</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3379699867</Best-caseLatency>
                    <Average-caseLatency>3379699867</Average-caseLatency>
                    <Worst-caseLatency>3379699867</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.797 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.797 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.797 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3379699868</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>91</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>31</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>46430</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>19</UTIL_FF>
                    <LUT>40008</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_output_ftmap" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_output_ftmap" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="9" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_output_ftmap_1" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 31 to 0 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_output_ftmap_2" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 63 to 32 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_output_ftmap_1" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 31 to 0 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_output_ftmap_2" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 63 to 32 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x58" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x5c" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_output_ftmap_1, 0x28, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv1_output_ftmap_2, 0x2c, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv2_weights_1, 0x34, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_weights_2, 0x38, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_output_ftmap_1, 0x40, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv2_output_ftmap_2, 0x44, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv3_weights_1, 0x4c, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_weights_2, 0x50, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">output_ftmap_1, 0x58, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_control">output_ftmap_2, 0x5c, 32, W, Data signal of output_ftmap, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
                    <column name="conv1_biases_q0">in, 32</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">inout, float*</column>
                    <column name="conv1_weights">inout, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv1_output_ftmap">inout, float*</column>
                    <column name="conv2_weights">inout, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv2_output_ftmap">inout, float*</column>
                    <column name="conv3_weights">inout, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_gmem, interface, , </column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_gmem, interface, , </column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset, </column>
                    <column name="conv1_biases">conv1_biases_ce0, port, , </column>
                    <column name="conv1_biases">conv1_biases_q0, port, , </column>
                    <column name="conv1_output_ftmap">m_axi_gmem, interface, , </column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_1 offset=0x28 range=32</column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_2 offset=0x2c range=32</column>
                    <column name="conv2_weights">m_axi_gmem, interface, , </column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_1 offset=0x34 range=32</column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_2 offset=0x38 range=32</column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset, </column>
                    <column name="conv2_biases">conv2_biases_ce0, port, , </column>
                    <column name="conv2_biases">conv2_biases_q0, port, , </column>
                    <column name="conv2_output_ftmap">m_axi_gmem, interface, , </column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_1 offset=0x40 range=32</column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_2 offset=0x44 range=32</column>
                    <column name="conv3_weights">m_axi_gmem, interface, , </column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_1 offset=0x4c range=32</column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_2 offset=0x50 range=32</column>
                    <column name="conv3_biases">conv3_biases, port, , </column>
                    <column name="output_ftmap">m_axi_gmem, interface, , </column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_1 offset=0x58 range=32</column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 81, 32, KY, src/conv1.cpp:53:9</column>
                    <column name="m_axi_gmem">write, 17, 32, OUT_BUFFER_TX, src/conv1.cpp:112:19</column>
                    <column name="m_axi_gmem">read, 17, 32, VITIS_LOOP_106_3, src/conv2.cpp:106:22</column>
                    <column name="m_axi_gmem">read, 8, 32, VITIS_LOOP_119_5, src/conv2.cpp:119:21</column>
                    <column name="m_axi_gmem">write, 4161600, 32, anonymous, src/srcnn.cpp:36:15</column>
                    <column name="m_axi_gmem">write, 2080800, 32, anonymous, src/srcnn.cpp:37:15</column>
                    <column name="m_axi_gmem">write, 65025, 32, anonymous, src/srcnn.cpp:38:15</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">conv3_weights, src/conv1.cpp:62:41, read, Widen Fail, , KX, src/conv3.cpp:63:10, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:62:41, read, Widen Fail, , VITIS_LOOP_106_3, src/conv2.cpp:106:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv1_weights, src/conv1.cpp:62:41, read, Widen Fail, , KX, src/conv1.cpp:54:9, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:62:41, read, Fail, , VITIS_LOOP_105_2, src/conv2.cpp:105:21, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">conv1_weights, src/conv1.cpp:62:41, read, Fail, , TX, src/conv1.cpp:50:8, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">conv1_weights, src/conv1.cpp:62:41, read, Inferred, 81, KY, src/conv1.cpp:53:9, , </column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:97:36, read, Fail, , VITIS_LOOP_107_3, src/conv3.cpp:107:22, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:97:36, read, Fail, , IN_BUFFER_BX, src/conv1.cpp:90:18, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">conv2_weights, src/conv1.cpp:123:44, read, Widen Fail, , VITIS_LOOP_119_5, src/conv2.cpp:119:21, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:123:44, write, Widen Fail, , OUT_BUFFER_TX, src/conv1.cpp:112:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv2_weights, src/conv1.cpp:123:44, read, Fail, , VITIS_LOOP_118_4, src/conv2.cpp:118:20, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:123:44, write, Fail, , OUT_BUFFER_TY, src/conv1.cpp:111:18, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:123:44, write, Inferred, 17, OUT_BUFFER_TX, src/conv1.cpp:112:19, , </column>
                    <column name="m_axi_gmem">input_ftmap, src/conv2.cpp:113:36, read, Inferred, 17, VITIS_LOOP_106_3, src/conv2.cpp:106:22, , </column>
                    <column name="m_axi_gmem">conv2_weights, src/conv2.cpp:122:42, read, Inferred, 8, VITIS_LOOP_119_5, src/conv2.cpp:119:21, , </column>
                    <column name="m_axi_gmem">output_ftmap, src/conv2.cpp:140:44, write, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv2.cpp:140:44, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv2.cpp:142:45, write, Fail, , VITIS_LOOP_138_3, src/conv2.cpp:138:22, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem">, src/conv3.cpp:63:10, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">conv3_weights, src/conv3.cpp:72:36, read, Widen Fail, , KX, src/conv3.cpp:63:10, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv3_weights, src/conv3.cpp:72:36, read, Inferred, 5, KX, src/conv3.cpp:63:10, , </column>
                    <column name="m_axi_gmem">output_ftmap, src/conv3.cpp:141:44, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv3.cpp:141:44, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_gmem">conv1_output_ftmap, src/srcnn.cpp:36:15, write, Widen Fail, , anonymous, src/srcnn.cpp:36:15, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv1_output_ftmap, src/srcnn.cpp:36:15, write, Inferred, 4161600, anonymous, src/srcnn.cpp:36:15, , </column>
                    <column name="m_axi_gmem">conv2_output_ftmap, src/srcnn.cpp:37:15, write, Widen Fail, , anonymous, src/srcnn.cpp:37:15, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv2_output_ftmap, src/srcnn.cpp:37:15, write, Inferred, 2080800, anonymous, src/srcnn.cpp:37:15, , </column>
                    <column name="m_axi_gmem">output_ftmap, src/srcnn.cpp:38:15, write, Widen Fail, , anonymous, src/srcnn.cpp:38:15, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">output_ftmap, src/srcnn.cpp:38:15, write, Inferred, 65025, anonymous, src/srcnn.cpp:38:15, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="src/conv1.cpp:27" status="valid" parentFunction="conv1" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="src/conv2.cpp:71" status="valid" parentFunction="conv2" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="unroll" location="src/conv3.cpp:71" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="interface" location="src/srcnn.cpp:22" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap offset=slave depth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:23" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights offset=slave depth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:24" status="valid" parentFunction="srcnn" variable="conv1_output_ftmap" isDirective="0" options="m_axi port=conv1_output_ftmap offset=slave depth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:25" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights offset=slave depth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:26" status="valid" parentFunction="srcnn" variable="conv2_output_ftmap" isDirective="0" options="m_axi port=conv2_output_ftmap offset=slave depth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:27" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights offset=slave depth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:28" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap offset=slave depth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:29" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
</profile>

