INFO: [VRFC 10-163] Analyzing VHDL file "C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/project_2/project_2.srcs/sources_1/new/counter_speed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_speed'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/project_2/project_2.srcs/sim_1/new/tb_counter_speed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_counter_speed'
