$date
	Fri May 16 21:30:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 3 $ count [2:0] $end
$var wire 1 % Q2 $end
$var wire 1 & Q1 $end
$var wire 1 ' Q0 $end
$scope module tff0 $end
$var wire 1 ( T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ' Q $end
$upscope $end
$scope module tff1 $end
$var wire 1 ) T $end
$var wire 1 ' clk $end
$var wire 1 # reset $end
$var reg 1 & Q $end
$upscope $end
$scope module tff2 $end
$var wire 1 * T $end
$var wire 1 & clk $end
$var wire 1 # reset $end
$var reg 1 % Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1*
1)
1(
0'
0&
0%
b0 $
1#
0"
b0 !
$end
#5
1"
#10
0"
0#
#15
1%
1&
b111 !
b111 $
1'
1"
#20
0"
#25
b110 !
b110 $
0'
1"
#30
0"
#35
0&
b101 !
b101 $
1'
1"
#40
0"
#45
b100 !
b100 $
0'
1"
#50
0"
#55
0%
1&
b11 !
b11 $
1'
1"
#60
0"
#65
b10 !
b10 $
0'
1"
#70
0"
#75
0&
b1 !
b1 $
1'
1"
#80
0"
#85
b0 !
b0 $
0'
1"
#90
0"
#95
1%
1&
b111 !
b111 $
1'
1"
#100
0"
#105
b110 !
b110 $
0'
1"
#110
0"
