Release 14.7 ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/ise/DATAN/max/lab3_2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/ise/DATAN/max/lab3_2/implementation/system.ngc" ...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_dip_switches_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_leds_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_push_buttons_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_clock_generator_0_wrapper.ngc"
...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/ise/DATAN/max/lab3_2/implementation/system_proc_sys_reset_0_wrapper.ngc".
..
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 526368 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   10 sec

Writing NGDBUILD log file "system.bld"...
