import types
import operator
from collections import OrderedDict, Sequence
from magma.t import Flip, IntegerTypes
from magma.port import INPUT, OUTPUT, INOUT
from magma.bit import BitType, VCC, GND
from magma.array import ArrayType
from magma.tuple import TupleType
from magma.circuit import *
from magma.wire import wiredefaultclock

def hex(i):
    if i < 10: return chr(ord('0')+i)
    else:      return chr(ord('A')+i-10)

def hstr(init, nbits):
    bits = 1 << nbits
    format = "0x" 
    nformat = []
    for i in range(bits/4):
        nformat.append(init%16)
        init /= 16
    nformat.reverse()
    return format + reduce(operator.add, map(hex, nformat))

def qualifiedname(t, instname):
    if t is VCC: return '1'
    if t is GND: return '0'

    #assert not t.anon()
    return t.name.qualifiedname(sep='.')

def find(circuit, defn):
    name = circuit.__name__
    if not isdefinition(circuit):
        return defn
    for i in circuit.instances:
        find(type(i), defn)
    if name not in defn:
        defn[name] = circuit
    return defn

def compileclocks(cls):
    for instance in cls.instances:
        wiredefaultclock(cls, instance)

def compileinstance(self):
    args = []
    for k, v in self.kwargs.items():
        if isinstance(v, tuple):
             v = hstr(v[0], v[1])
        else:
             v = str(v)
        args.append("%s=%s"%(k, v))
    return '%s = %s(%s)' % (str(self), str(type(self)), ', '.join(args))

def compilewire(input, instname):

    output = input.value()
    if isinstance(output, ArrayType) or isinstance(output, TupleType):
        if not output.iswhole(output.ts):
            s = ''
            for i in range(len(input)):
                s += compilewire( input[i], instname )
            return s

    iname = qualifiedname( input, instname )
    oname = qualifiedname( output, instname )
    return 'wire(%s, %s)\n' % (oname, iname)

def compilecircuit(cls):

    instname = cls.__name__

    args = ['"%s"' % instname]
    for k, v in cls.interface.ports.items():
        assert v.isinput() or v.isoutput()
        args.append('"%s"'%k)
        args.append(str(Flip(type(v))))
    s = ", ".join(args)


    s = '%s = DefineCircuit(%s)\n' % (instname, s)

    # emit instances
    for instance in cls.instances:
        s += compileinstance(instance) + '\n'

    # emit wires from instances
    for instance in cls.instances:
        for input in instance.interface.inputs():
            s += compilewire( input, instname )

    for input in cls.interface.inputs():
        s += compilewire( input, instname )

    s += "EndCircuit()\n"

    return s

def compile(main):

    compileclocks(main)

    defn = find(main,OrderedDict())

    code = ''
    for k, v in defn.items():
         #print('compiling', k)
         code += compilecircuit(v) + '\n'
    return code
