# 1 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\IfxPort_cfg.c"
# 1 "C:\\Users\\user\\eclipse-workspace\\tc275_erika3_day2\\out//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 199901L
#define __STDC_HOSTED__ 1
#define __GNUC__ 4
#define __GNUC_MINOR__ 9
#define __GNUC_PATCHLEVEL__ 4
#define __VERSION__ "4.9.4 build on 2019-06-07"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __OPTIMIZE__ 1
#define __FAST_MATH__ 1
#define __FINITE_MATH_ONLY__ 1
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 4
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 4
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ long unsigned int
#define __PTRDIFF_TYPE__ long int
#define __WCHAR_TYPE__ int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ long int
#define __UINTPTR_TYPE__ long unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1002
#define __USING_SJLJ_EXCEPTIONS__ 1
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 2147483647
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
#define __WINT_MAX__ 4294967295U
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 2147483647L
#define __SIZE_MAX__ 4294967295UL
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 127
#define __INT16_MAX__ 32767
#define __INT32_MAX__ 2147483647L
#define __INT64_MAX__ 9223372036854775807LL
#define __UINT8_MAX__ 255
#define __UINT16_MAX__ 65535
#define __UINT32_MAX__ 4294967295UL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT_LEAST8_MAX__ 127
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 32767
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 2147483647L
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 255
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 65535
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 4294967295UL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 2147483647
#define __INT_FAST16_MAX__ 2147483647
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __UINT_FAST8_MAX__ 4294967295U
#define __UINT_FAST16_MAX__ 4294967295U
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __INTPTR_MAX__ 2147483647L
#define __UINTPTR_MAX__ 4294967295UL
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMAF 1
#define __DBL_MANT_DIG__ 24
#define __DBL_DIG__ 6
#define __DBL_MIN_EXP__ (-125)
#define __DBL_MIN_10_EXP__ (-37)
#define __DBL_MAX_EXP__ 128
#define __DBL_MAX_10_EXP__ 38
#define __DBL_DECIMAL_DIG__ 9
#define __DBL_MAX__ ((double)3.4028234663852886e+38L)
#define __DBL_MIN__ ((double)1.1754943508222875e-38L)
#define __DBL_EPSILON__ ((double)1.1920928955078125e-7L)
#define __DBL_DENORM_MIN__ ((double)1.4012984643248171e-45L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMA 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __REGISTER_PREFIX__ %
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __STRICT_ANSI__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __HIGHTEC__ 1
#define __HAVE_SHORT_DOUBLE__ 1
#define __tricore 1
#define __tricore__ 1
#define __TRICORE__ 1
#define __TC161__ 1
#define __TRICORE_CORE__ 0x161
#define __TC27XX__ 1
#define __TRICORE_NAME__ 0x2700
#define __TRICORE_HAVE_DIV__ 1
#define __TRICORE_HAVE_FTOIZ__ 1
#define __TRICORE_HAVE_MOV64__ 1
#define __TRICORE_HAVE_FLOAT16__ 1
#define __BUILTIN_TRICORE_NOP 1
#define __BUILTIN_TRICORE_LROTATE 1
#define __BUILTIN_TRICORE_RROTATE 1
#define __BUILTIN_TRICORE_INSERT 1
#define __BUILTIN_TRICORE_IMASK 1
#define __BUILTIN_TRICORE_SWAPW 1
#define __BUILTIN_TRICORE_SWAPMSKW 1
#define __BUILTIN_TRICORE_CMPSWAPW 1
#define __BUILTIN_TRICORE_SATB 1
#define __BUILTIN_TRICORE_SATH 1
#define __BUILTIN_TRICORE_SATBU 1
#define __BUILTIN_TRICORE_SATHU 1
#define __BUILTIN_TRICORE_LDMST 1
#define __ELF__ 1
# 1 "<command-line>"
#define __HAVE_SHORT_DOUBLE__ 1
# 1 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\IfxPort_cfg.c"
# 47 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\IfxPort_cfg.c"
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxport_cfg.h" 1 3
# 51 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxport_cfg.h" 3
#define IFXPORT_CFG_H 1





# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_intrinsics.h" 1 3
# 45 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_intrinsics.h" 3
#define IFXCPU_INTRINSICS_H 

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_types.h" 1 3
# 43 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_types.h" 3
#define IFX_TYPES_H 1


# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\compilers.h" 1 3
# 42 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\compilers.h" 3
#define COMPILERS_H 1



# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_cfg.h" 1 3
# 30 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_cfg.h" 3
#define IFX_CFG_H 1





#define IFX_CFG_SCU_XTAL_FREQUENCY (20000000)

#define IFX_CFG_SCU_PLL_FREQUENCY (200000000)
# 47 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\compilers.h" 2 3



#define IFX_STATIC static



#define IFX_CONST const


#define CONST_CFG const





#define IFX_EXTERN extern






#define NULL_PTR ((void *)0)




#define CFG_LONG_SIZE_T (0)
# 85 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\compilers.h" 3
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\CompilerGnuc.h" 1 3
# 42 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\CompilerGnuc.h" 3
#define COMPILERGNUC_H 1



# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 1 3 4
# 39 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 3 4
#define _STDDEF_H 
#define _STDDEF_H_ 

#define _ANSI_STDDEF_H 
# 136 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 3 4
#define _PTRDIFF_T 
#define _T_PTRDIFF_ 
#define _T_PTRDIFF 
#define __PTRDIFF_T 
#define _PTRDIFF_T_ 
#define _BSD_PTRDIFF_T_ 
#define ___int_ptrdiff_t_h 
#define _GCC_PTRDIFF_T 



typedef long int ptrdiff_t;
# 158 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 3 4
#undef __need_ptrdiff_t
# 184 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 3 4
#define __size_t__ 
#define __SIZE_T__ 
#define _SIZE_T 
#define _SYS_SIZE_T_H 
#define _T_SIZE_ 
#define _T_SIZE 
#define __SIZE_T 
#define _SIZE_T_ 
#define _BSD_SIZE_T_ 
#define _SIZE_T_DEFINED_ 
#define _SIZE_T_DEFINED 
#define _BSD_SIZE_T_DEFINED_ 
#define _SIZE_T_DECLARED 
#define ___int_size_t_h 
#define _GCC_SIZE_T 
#define _SIZET_ 






#define __size_t 





typedef long unsigned int size_t;
# 234 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 3 4
#undef __need_size_t
# 263 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 3 4
#define __wchar_t__ 
#define __WCHAR_T__ 
#define _WCHAR_T 
#define _T_WCHAR_ 
#define _T_WCHAR 
#define __WCHAR_T 
#define _WCHAR_T_ 
#define _BSD_WCHAR_T_ 
#define _WCHAR_T_DEFINED_ 
#define _WCHAR_T_DEFINED 
#define _WCHAR_T_H 
#define ___int_wchar_t_h 
#define __INT_WCHAR_T_H 
#define _GCC_WCHAR_T 
#define _WCHAR_T_DECLARED 
# 290 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 3 4
#undef _BSD_WCHAR_T_
# 324 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 3 4
typedef int wchar_t;
# 343 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 3 4
#undef __need_wchar_t
# 397 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\lib\\gcc\\tricore\\4.9.4\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
# 47 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\CompilerGnuc.h" 2 3







#define IFXCOMPILER_COMMON_LINKER_SYMBOLS() extern unsigned int __A0_MEM[]; extern unsigned int __A1_MEM[]; extern unsigned int __A8_MEM[]; extern unsigned int __A9_MEM[];
# 65 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\CompilerGnuc.h" 3
#define IFXCOMPILER_CORE_LINKER_SYMBOLS(cpu) extern unsigned int __USTACK ##cpu[]; extern unsigned int __ISTACK ##cpu[]; extern unsigned int __INTTAB_CPU ##cpu[]; extern unsigned int __TRAPTAB_CPU ##cpu[]; extern unsigned int __CSA ##cpu[]; extern unsigned int __CSA ##cpu ##_END[];







#define __USTACK(cpu) __USTACK ##cpu
#define __ISTACK(cpu) __ISTACK ##cpu
#define __INTTAB_CPU(cpu) __INTTAB_CPU ##cpu
#define __TRAPTAB_CPU(cpu) __TRAPTAB_CPU ##cpu
#define __CSA(cpu) __CSA ##cpu
#define __CSA_END(cpu) __CSA ##cpu ##_END





#define __INTTAB(cpu) __INTTAB_CPU ##cpu


#define __TRAPTAB(cpu) __TRAPTAB_CPU ##cpu

#define __SDATA1(cpu) __A0_MEM
#define __SDATA2(cpu) __A1_MEM
#define __SDATA3(cpu) __A8_MEM
#define __SDATA4(cpu) __A9_MEM





#define IFX_INLINE static inline __attribute__ ((always_inline))


#define IFX_PACKED __attribute__ ((packed))

#define COMPILER_NAME "GNUC"
#define COMPILER_VERSION __VERSION__

#define COMPILER_REVISION 0

#define IFX_INTERRUPT_FAST IFX_INTERRUPT
# 119 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\CompilerGnuc.h" 3
#define IFX_INTERRUPT(isr,vectabNum,prio) IFX_INTERRUPT_INTERNAL(isr, vectabNum, prio)




#define IFX_INTERRUPT_INTERNAL(isr,vectabNum,prio) __asm__ (".ifndef .intr.entry.include                        \n" ".altmacro                                           \n" ".macro .int_entry.2 intEntryLabel, name # define the section and inttab entry code \n" "	.pushsection .\\intEntryLabel,\"ax\",@progbits   \n" "	__\\intEntryLabel :                              \n" "		svlcx                                        \n" "		movh.a  %a14, hi:\\name                      \n" "		lea     %a14, [%a14]lo:\\name                \n" "		ji      %a14                                 \n" "	.popsection                                      \n" ".endm                                               \n" ".macro .int_entry.1 prio,vectabNum,u,name           \n" ".int_entry.2 intvec_tc\\vectabNum\\u\\prio,(name) # build the unique name \n" ".endm                                               \n" "                                                    \n" ".macro .intr.entry name,vectabNum,prio              \n" ".int_entry.1 %(prio),%(vectabNum),_,name # evaluate the priority and the cpu number \n" ".endm                                               \n" ".intr.entry.include:                                \n" ".endif                                              \n" ".intr.entry "#isr","#vectabNum","#prio );IFX_EXTERN void __attribute__ ((interrupt_handler)) isr(); void isr (void)
# 154 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\CompilerGnuc.h" 3
#define IFX_ALIGN(n) __attribute__ ((aligned(n)))




#define IFX_FAR_ABS __attribute__((fardata))



#define IFX_NEAR_ABS 



#define IFX_REL_A0 



#define IFX_REL_A1 



#define IFX_REL_A8 



#define IFX_REL_A9 
# 86 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\compilers.h" 2 3
# 123 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\compilers.h" 3
#define BEGIN_DATA_SECTION(sec) DATA_SECTION(section #sec aw 4)
#define DATA_SECTION(sec) _Pragma(#sec)
#define END_DATA_SECTION DATA_SECTION(section)
# 144 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\compilers.h" 3
void Ifx_C_Init(void);
# 47 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_types.h" 2 3
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Platform_Types.h" 1 3
# 42 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Platform_Types.h" 3
#define PLATFORM_TYPES_H 
# 51 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Platform_Types.h" 3
#define PLATFORM_VENDOR_ID (17u)
#define PLATFORM_AR_RELEASE_MAJOR_VERSION (4u)
#define PLATFORM_AR_RELEASE_MINOR_VERSION (2u)
#define PLATFORM_AR_RELEASE_REVISION_VERSION (2u)
#define PLATFORM_SW_MAJOR_VERSION (1u)
#define PLATFORM_SW_MINOR_VERSION (0u)
#define PLATFORM_SW_PATCH_VERSION (0u)



#define CPU_TYPE_8 (8u)
#define CPU_TYPE_16 (16u)
#define CPU_TYPE_32 (32u)

#define CPU_TYPE CPU_TYPE_32





#define MSB_FIRST (0u)
#define LSB_FIRST (1u)

#define CPU_BIT_ORDER LSB_FIRST





#define HIGH_BYTE_FIRST (0u)
#define LOW_BYTE_FIRST (1u)

#define CPU_BYTE_ORDER LOW_BYTE_FIRST






#define TRUE (1u)


#define FALSE (0u)






typedef signed char int8_t;
typedef unsigned char uint8_t;
typedef signed short int16_t;
typedef unsigned short uint16_t;
typedef signed long int32_t;
typedef unsigned long uint32_t;
typedef float float32_t;
typedef double float64_t;



typedef unsigned char boolean;



typedef unsigned char uint8;



typedef unsigned short uint16;



typedef unsigned long uint32;




typedef unsigned long long uint64;



typedef signed char sint8;



typedef short sint16;




typedef long sint32;






typedef long long sint64;



typedef unsigned long uint8_least;



typedef unsigned long uint16_least;



typedef unsigned long uint32_least;



typedef signed long sint8_least;



typedef signed long sint16_least;



typedef signed long sint32_least;




typedef float float32;




typedef double float64;
# 48 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_types.h" 2 3





typedef const char *pchar;
typedef void *pvoid;
typedef volatile void *vvoid;
typedef void (*voidfuncvoid) (void);

typedef struct
{
    float32 real;
    float32 imag;
} cfloat32;

typedef struct
{
    sint32 real;
    sint32 imag;
} csint32;

typedef struct
{
    sint16 real;
    sint16 imag;
} csint16;

typedef sint64 Ifx_TickTime;
#define TIME_INFINITE ((Ifx_TickTime)0x7FFFFFFFFFFFFFFFLL)
#define TIME_NULL ((Ifx_TickTime)0x0000000000000000LL)

#define IFX_ONES (0xFFFFFFFFFFFFFFFFU)
#define IFX_ZEROS (0x0000000000000000U)






#define IFX_SIZET_MAX (0x7FFF)
typedef sint16 Ifx_SizeT;



typedef struct
{
    void *base;
    uint16 index;
    uint16 length;
} Ifx_CircularBuffer;

typedef uint16 Ifx_Priority;
typedef uint32 Ifx_TimerValue;
typedef sint32 Ifx_SignedTimerVal;

typedef pvoid Ifx_AddressValue;

typedef struct
{
    uint16 priority;
    uint16 provider;
} Ifx_IsrSetting;


typedef enum
{
    Ifx_ActiveState_low = 0,
    Ifx_ActiveState_high = 1
} Ifx_ActiveState;

typedef enum
{
    Ifx_ParityMode_even = 0,
    Ifx_ParityMode_odd = 1
} Ifx_ParityMode;



typedef enum
{
    Ifx_RxSel_a,
    Ifx_RxSel_b,
    Ifx_RxSel_c,
    Ifx_RxSel_d,
    Ifx_RxSel_e,
    Ifx_RxSel_f,
    Ifx_RxSel_g,
    Ifx_RxSel_h
} Ifx_RxSel;


typedef struct
{
    volatile void *module;
    sint32 index;
} IfxModule_IndexMap;

typedef struct
{
    Ifx_TickTime timestamp;
    uint8 data;
}Ifx_DataBufferMode_TimeStampSingle;
# 161 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_types.h" 3
typedef enum
{
    Ifx_DataBufferMode_normal = 0,
    Ifx_DataBufferMode_timeStampSingle,

}Ifx_DataBufferMode;
# 175 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_types.h" 3
typedef enum
{
    Ifx_Pwm_Mode_centerAligned = 0,
    Ifx_Pwm_Mode_centerAlignedInverted = 1,
    Ifx_Pwm_Mode_leftAligned = 2,
    Ifx_Pwm_Mode_rightAligned = 3,
    Ifx_Pwm_Mode_off = 4,
    Ifx_Pwm_Mode_init = 5,
    Ifx_Pwm_Mode_count
} Ifx_Pwm_Mode;
# 193 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_types.h" 3
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesGnuc.h" 1 3
# 40 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesGnuc.h" 3
#define IFX_TYPESGNUC_H_ 

#define FRACT_MAX 0x7fffffff

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\cint.h" 1 3
# 9 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\cint.h" 3
#define __cint_h 





#define MAX_TRAPS 8
#define MAX_INTRS 256







extern void _init_vectab (void);
extern void _init_hnd_chain (void);






extern int _install_int_handler (int intno, void (*handler) (int), int arg);







extern void *_install_chained_int_handler (int intno, void (*handler) (int),
        int arg);





extern int _remove_chained_int_handler (int intno, void *ptr);





extern int _install_trap_handler (int trapno, void (*handler) (int));



#define TrapInit _init_vectab
#define cintsetup _init_vectab
#define cinthandler _install_int_handler
#define ccintsetup _init_hnd_chain
#define ccinthandler _install_chained_int_handler
#define freechain_hnd _remove_chained_int_handler
#define ctraphandler _install_trap_handler
# 45 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesGnuc.h" 2 3
#define __interrupt(intno) 

typedef long fract;
typedef short sfract;
typedef long long laccum;
typedef long __packb;
typedef unsigned long __upackb;
typedef long __packhw;
typedef unsigned long __upackhw;
# 194 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_types.h" 2 3
# 208 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifx_types.h" 3
typedef struct
{
    fract real;
    fract imag;
} cfract;

typedef struct
{
    sfract real;
    sfract imag;
} csfract;

#define IFX_PI (3.1415926535897932384626433832795f)
#define IFX_TWO_OVER_PI (2.0 / IFX_PI)
#define IFX_ONE_OVER_TWO_PI (1.0f / (2.0f * IFX_PI))
#define IFX_ONE_OVER_SQRT_THREE (0.57735026918962576450914878050196f)
#define IFX_SQRT_TWO (1.4142135623730950488016887242097f)
#define IFX_SQRT_THREE (1.7320508075688772935274463415059f)
#define IFX_UNUSED_PARAMETER(x) if(x){}
# 48 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_intrinsics.h" 2 3
# 56 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_intrinsics.h" 3
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 1 3
# 46 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
#define IFXCPU_INTRINSICSGNUC_H 





#define IFXCPU_INTRINSICSGNUC_USE_MACHINE_INTRINSICS 1



# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_Types.h" 1 3
# 57 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 2 3


# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __INTRINSICS_H__ 

#undef __STRINGIFY
#define __STRINGIFY(x) #x
# 82 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __bisr(irq_level) __tric_bisr(irq_level)
#define __BISR(irq_level) __tric_bisr(irq_level)

#define __tric_bisr(irq_level) __asm__ volatile ("bisr " __STRINGIFY (irq_level) ::: "memory")


static __inline__ __attribute__((__always_inline__))
void _bisr (const unsigned __irq_level)
{
  __asm__ volatile ("bisr %0" :: "i" (__irq_level) : "memory");
}






#define __MFCR(regaddr) __tric_mfcr (regaddr)
#define __mfcr(regaddr) __tric_mfcr (regaddr)

#define __tric_mfcr(regaddr) (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" __STRINGIFY (regaddr) : "=d" (__res) :: "memory"); __res; }))







static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
                    : "=d" (__res) : "i" (__regaddr) : "memory");
  return __res;
}






#define __MTCR(regaddr,val) __tric_mtcr (regaddr, val)
#define __mtcr(regaddr,val) __tric_mtcr (regaddr, val)

#define __tric_mtcr(regaddr,val) do { unsigned __newval = (unsigned) (val); __asm__ volatile ("mtcr LO:" __STRINGIFY (regaddr) ", %0" :: "d" (__newval) : "memory"); } while (0)






static __inline__ __attribute__((__always_inline__))
void _mtcr (const unsigned __regaddr, const unsigned __val)
{
  __asm__ volatile ("mtcr LO:%0, %1"
                    :: "i" (__regaddr), "d" (__val) : "memory");
}






#define __syscall(service) __tric_syscall (service)
#define __SYSCALL(service) __tric_syscall (service)

#define __tric_syscall(service) __asm__ volatile ("syscall "__STRINGIFY (service) ::: "memory")


static __inline__ __attribute__((__always_inline__))
void _syscall (const unsigned __service)
{
  __asm__ volatile ("syscall %0" :: "i" (__service) : "memory");
}






static __inline__ __attribute__((__always_inline__))
void _disable (void)
{
  __asm__ volatile ("disable" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _debug (void)
{
  __asm__ volatile ("debug" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _isync (void)
{
  __asm__ volatile ("isync" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _dsync (void)
{
  __asm__ volatile ("dsync" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _rstv (void)
{
  __asm__ volatile ("rstv" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _rslcx (void)
{
    __asm__ volatile ("rslcx" ::: "memory",
                      "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7",
                      "a2", "a3", "a4", "a5", "a6", "a7", "a11");
}


static __inline__ __attribute__((__always_inline__))
void _svlcx (void)
{
  __asm__ volatile ("svlcx" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _nop (void)
{
  __asm__ volatile ("nop" ::: "memory");
}
# 227 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
static __inline__ __attribute__((__always_inline__))
void _restore (const int irqs_on)
{

  __asm__ volatile ("restore %0" :: "d" (irqs_on) : "memory");






}
# 248 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __CLZ(val) __builtin_clz (val)

#define __CTZ(val) __builtin_ctz (val)

#define __ABS(val) __builtin_abs (val)
# 60 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 2 3




#define STRINGIFY(x) #x



#define IFX_WEAK _attribute_((weak))



#define Ifx__non_return_call(fun) __asm__ volatile ("ji %0"::"a"(fun))



static inline __attribute__ ((always_inline)) void Ifx__jump_and_link(void (*fun)(void))
{
 __asm__ volatile ("jli %0"::"a"(fun));
}

static inline __attribute__ ((always_inline)) void Ifx__moveToDataParam0(unsigned int var)
{
 __asm__ volatile ("mov\t %%d4, %0"::"d"(var));
}

static inline __attribute__ ((always_inline)) void Ifx__moveToDataParamRet(unsigned int var)
{
 __asm__ volatile ("mov\t %%d2, %0"::"d"(var));
}

static inline __attribute__ ((always_inline)) unsigned int Ifx__getDataParamRet(void)
{
 unsigned int var;
 __asm__ volatile (" mov\t %0, %%d2":"=d"(var));
 return var;
}

static inline __attribute__ ((always_inline)) void Ifx__moveToAddrParam0(const void *var)
{
 __asm__ volatile ("mov.aa\t %%a4, %0"::"a"(var));
}

static inline __attribute__ ((always_inline)) void Ifx__jumpToFunction(const void *fun)
{
 __asm__ volatile ("ji %0"::"a"(fun));
}

static inline __attribute__ ((always_inline)) void Ifx__jumpToFunctionWithLink(const void *fun)
{
 Ifx__jump_and_link((void (*)(void))fun);
}

static inline __attribute__ ((always_inline)) void Ifx__jumpBackToLink(void)
{
 __asm__ volatile ("ji %a11");
}







#define Ifx__minX(X,Y) ( ((X) < (Y)) ? (X) : (Y) )
#define Ifx__maxX(X,Y) ( ((X) > (Y)) ? (X) : (Y) )
#define Ifx__saturateX(X,Min,Max) ( Ifx__minX(Ifx__maxX(X, Min), Max) )
#define Ifx__checkrangeX(X,Min,Max) (((X) >= (Min)) && ((X) <= (Max)))






#define Ifx__saturate(X,Min,Max) ( Ifx__min(Ifx__max(X, Min), Max) )






#define Ifx__saturateu(X,Min,Max) ( Ifx__minu(Ifx__maxu(X, Min), Max) )
# 152 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
static inline __attribute__ ((always_inline)) sint32 Ifx__max(sint32 a, sint32 b)
{
    sint32 res;
    __asm__ volatile ("max %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__maxs(sint16 a, sint16 b)
{
    sint32 res;
    __asm__ volatile ("max.h %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}


static inline __attribute__ ((always_inline)) uint32 Ifx__maxu(uint32 a, uint32 b)
{
    uint32 res;
    __asm__ volatile ("max.u %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__min(sint32 a, sint32 b)
{
    sint32 res;
    __asm__ volatile ("min %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) sint16 Ifx__mins(sint16 a, sint16 b)
{
    sint16 res;
    __asm__ volatile ("min.h %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__minu(uint32 a, uint32 b)
{
    uint32 res;
    __asm__ volatile ("min.u %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}
# 210 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
#define Ifx__sqrf(X) ((X) * (X))
#define Ifx__sqrtf(X) sqrtf(X)
#define Ifx__checkrange(X,Min,Max) (((X) >= (Min)) && ((X) <= (Max)))

#define Ifx__roundf(X) ((((X) - (sint32)(X)) > 0.5) ? (1 + (sint32)(X)) : ((sint32)(X)))
#define Ifx__absf(X) ( ((X) < 0.0) ? -(X) : (X) )
#define Ifx__minf(X,Y) ( ((X) < (Y)) ? (X) : (Y) )
#define Ifx__maxf(X,Y) ( ((X) > (Y)) ? (X) : (Y) )
#define Ifx__saturatef(X,Min,Max) ( Ifx__minf(Ifx__maxf(X, Min), Max) )
#define Ifx__checkrangef(X,Min,Max) (((X) >= (Min)) && ((X) <= (Max)))

#define Ifx__abs_stdreal(X) ( ((X) > 0.0) ? (X) : -(X) )
#define Ifx__min_stdreal(X,Y) ( ((X) < (Y)) ? (X) : (Y) )
#define Ifx__max_stdreal(X,Y) ( ((X) > (Y)) ? (X) : (Y) )
#define Ifx__saturate_stdreal(X,Min,Max) ( Ifx__min_stdreal(Ifx__max_stdreal(X, Min), Max) )

#define Ifx__neqf(X,Y) ( ((X) > (Y)) || ((X) < (Y)) )
#define Ifx__leqf(X,Y) ( !((X) > (Y)) )
#define Ifx__geqf(X,Y) ( !((X) < (Y)) )
# 242 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
static inline __attribute__ ((always_inline)) sint16 Ifx__clssf(sfract a)
{
    sint16 res;
    __asm__ volatile ("sh  %1,%1,16    \n                      cls  %0,%1":"=d"(res):"d"(a):"memory");

    return res;
}



static inline __attribute__ ((always_inline)) float Ifx__fract_to_float(fract a)
{
    float res;
    __asm__ volatile ("q31tof  %0,%1,%2":"=d"(res):"d"(a), "d"(0):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) fract Ifx__float_to_fract(float a)
{
    fract res;
    __asm__ volatile ("ftoq31  %0,%1,%2":"=d"(res):"d"(a), "d"(0):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__fract_to_sfract(fract a)
{
    sfract res;
    __asm__ volatile ("mov.u  %0,0x8000        \n                    adds  %0,%1              \n                    extr  %0,%0,0x10,0x10 "


                      :"=&d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__float_to_sfract(float a)
{
    fract tmp = Ifx__float_to_fract(a);
    return Ifx__fract_to_sfract(tmp);
}



static inline __attribute__ ((always_inline)) fract Ifx__getfract(laccum a)
{
    fract res;
    __asm__ volatile ("dextr  %0,%H1,%L1,0x11":"=&d" (res):"d" (a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__mac_r_sf(sfract a, sfract b, sfract c)
{
    sfract res;
    __asm__ volatile ("sh  %1,%1,16        \n                       maddrs.q  %0,%1,%2L,%3L,1        \n                       sh %0,%0,-16":"=d"(res):"d"(a),

                                                       "d"(b), "d"(c):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__mac_sf(sfract a, sfract b, sfract c)
{
    sfract res;
    __asm__ volatile ("sh  %1,%1,16        \n                      madds.q  %0,%1,%2L,%3L,1        \n                      sh %0,%0,-16":"=d"(res):"d"(a),

                                                      "d"(b), "d"(c):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) long Ifx__mulfractfract(fract a, fract b)
{
    long res;
    __asm__ volatile ("mul.q %0,%1,%2,1":"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) long Ifx__mulfractlong(fract a, long b)
{
    long res;
    __asm__ volatile ("mul.q %0,%1,%2,1":"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__round16(fract a)
{
    sfract res;
    __asm__ volatile ("mov.u  %0,0x8000        \n                    adds  %0,%1              \n                    insert  %0,%0,0,0,0x10 \n					sh  %0,%0,-16"



                      :"=&d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__s16_to_sfract(sint16 a)
{
    sfract res;
    __asm__ volatile ("sh  %0,%1,16    \n                       sh  %0,%1,-16":"=d"(res):"d"(a):"memory");

    return res;
}



static inline __attribute__ ((always_inline)) sint16 Ifx__sfract_to_s16(sfract a)
{
    sint16 res;
    __asm__ volatile ("sh  %1,%1,16    \n                       sh  %0,%1,-16":"=d"(res):"d"(a):"memory");

    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__sfract_to_u16(sfract a)
{
    uint16 res;
    __asm__ volatile ("sh  %1,%1,16    \n                       sh  %0,%1,-16":"=d"(res):"d"(a):"memory");

    return res;
}



static inline __attribute__ ((always_inline)) laccum Ifx__shaaccum(laccum a, sint32 b)
{
    laccum res;
    __asm__ volatile ("jge   %2,0,0f        \n                    sha   %H0,%H1,%2     \n                    rsub  %2,%2,0        \n                    dextr %L0,%H1,%L1,%2 \n                    j  1f                \n                    0:dextr %H0,%H1,%L1,%2 \n                    sha   %L0,%L1,%2     \n                    1:"







                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) fract Ifx__shafracts(fract a, sint32 b)
{
    fract res;
    __asm__ volatile ("shas  %0,%1,%2":"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__shasfracts(sfract a, sint32 b)
{
    sfract res;
    __asm__ volatile ("shas  %0,%1,%2":"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__u16_to_sfract(uint16 a)
{
    sfract res;
    __asm__ volatile ("sh  %0,%1,16    \n                       sh  %0,%1,-16":"=d"(res):"d"(a):"memory");

    return res;
}
# 434 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
static inline __attribute__ ((always_inline)) sint32 Ifx__extr(sint32 a, uint32 p, uint32 w)
{
    sint32 res;
    __asm__ volatile ("mov %%d14,%2  \n                     mov %%d15,%3  \n                     extr %0,%1,%%e14"


                      : "=d" (res) : "d" (a), "d" (p), "d" (w):"d14", "d15");
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__extru(uint32 a, uint32 p, uint32 w)
{
    uint32 res;
    __asm__ volatile ("mov %%d14,%2  \n                     mov %%d15,%3  \n                     extr.u %0,%1,%%e14"


                      : "=d" (res) : "d" (a), "d" (p), "d" (w):"d14", "d15");
    return res;
}




#define Ifx__getbit(address,bitoffset) ((*(address) & (1U << (bitoffset))) != 0)



#define Ifx__imaskldmst(address,value,bitoffset,bits) {long long tmp; __asm__("imask %A0,%1,%2,%3" :"=d"((long long)tmp) :"d"(value),"d"(bitoffset),"i"(bits): "memory"); __asm__("ldmst [%0]0,%A1"::"a"(address),"d"(tmp): "memory");}
# 472 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
static inline __attribute__ ((always_inline)) sint32 Ifx__ins(sint32 trg, const sint32 trgbit, sint32 src, const sint32 srcbit)
{
    sint32 res;
    __asm__ volatile ("ins.t %0,%1,%2,%3,%4":"=d"(res):"d"(trg), "i"(trgbit), "d"(src), "i"(srcbit));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__insert(sint32 a, sint32 b, sint32 p, const sint32 w)
{
    sint32 res;
    __asm__ volatile ("mov %%d14,%3  \n                     mov %%d15,%4  \n                     insert %0,%1,%2,%%e14"


                      :"=d"(res):"d"(a), "d"(b), "d"(p), "d"(w):"d14", "d15");
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__insn(sint32 trg, const sint32 trgbit, sint32 src, const sint32 srcbit)
{
    sint32 res;
    __asm__ volatile ("insn.t %0,%1,%2,%3,%4":"=d"(res):"d"(trg), "i"(trgbit), "d"(src), "i"(srcbit));
    return res;
}



#define Ifx__putbit(value,address,bitoffset) Ifx__imaskldmst(address, value, bitoffset,1)
# 520 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
#define Ifx__disable() __asm__ volatile ("disable" : : : "memory")



static inline __attribute__ ((always_inline)) sint32 Ifx__disable_and_save(void)
{
    sint32 res;
    __asm__ volatile("disable %0":"=d"(res));
    return res;
}



#define Ifx__enable() __asm__ volatile ("enable" : : : "memory")



static inline __attribute__ ((always_inline)) void Ifx__restore(sint32 ie)
{
    __asm__ volatile ("restore %0"::"d"(ie));
}
# 558 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
static inline __attribute__ ((always_inline)) void Ifx__cacheawi(uint8* p)
{
    __asm__ volatile("cachea.wi [%0]0"::"a"(p));
}


static inline __attribute__ ((always_inline)) void Ifx__cacheiwi(uint8* p)
{
    __asm__ volatile("cachei.wi [%0]0"::"a"(p));
}




static inline __attribute__ ((always_inline)) uint8* Ifx__cacheawi_bo_post_inc(uint8* p)
{
    __asm__ volatile("cachea.wi  [%0+]0"::"a"(p));
    return p;
}





static inline __attribute__ ((always_inline)) sint32 Ifx__mulsc(sint32 a, sint32 b, sint32 offset)
{
    sint32 res;
    __asm__ volatile("mul  %%e12,%1,%2      \n                    dextr  %0,%%d13,%%d12,%3"

                     :"=d"(res):"d"(a), "d"(b), "d"(offset):"d12", "d13");
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__rol(uint32 operand, uint32 count)
{
    uint32 res;
    __asm__ volatile("dextr  %0,%1,%1,%2":"=d"(res):"d"(operand), "d"(count):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__ror(uint32 operand, uint32 count)
{
    uint32 res;
    __asm__ volatile("rsub %2,%2,0 \n                    dextr  %0,%1,%1,%2"

                     :"=d"(res):"d"(operand), "d"(count):"memory");
    return res;
}
# 620 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
static inline __attribute__ ((always_inline)) __packb Ifx__absb(__packb a)
{
    __packb res;
    __asm__ volatile ("abs.b %0,%1"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__absh(__packhw a)
{
    __packhw res;
    __asm__ volatile ("abs.h %0,%1"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__abssh(__packhw a)
{
    __packb res;
    __asm__ volatile ("abss.h %0,%1"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__extractbyte1(__packb a)
{
    sint8 res;
    __asm__ volatile ("extr  %0,%1,0,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__extractbyte2(__packb a)
{
    sint8 res;
    __asm__ volatile ("extr  %0,%1,8,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__extractbyte3(__packb a)
{
    sint8 res;
    __asm__ volatile ("extr  %0,%1,16,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__extractbyte4(__packb a)
{
    sint8 res;
    __asm__ volatile ("extr  %0,%1,24,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint16 Ifx__extracthw1(__packhw a)
{
    sint16 res;
    __asm__ volatile ("extr  %0,%1,0,16"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint16 Ifx__extracthw2(__packhw a)
{
    sint16 res;
    __asm__ volatile ("extr  %0,%1,16,16"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__extractubyte1(__upackb a)
{
    uint8 res;
    __asm__ volatile ("extr  %0,%1,0,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__extractubyte2(__upackb a)
{
    uint8 res;
    __asm__ volatile ("extr  %0,%1,8,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__extractubyte3(__upackb a)
{
    uint8 res;
    __asm__ volatile ("extr  %0,%1,16,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__extractubyte4(__upackb a)
{
    uint8 res;
    __asm__ volatile ("extr  %0,%1,24,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__extractuhw1(__upackhw a)
{
    uint16 res;
    __asm__ volatile ("extr  %0,%1,0,16"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__extractuhw2(__upackhw a)
{
    uint16 res;
    __asm__ volatile ("extr  %0,%1,16,16"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__getbyte1(__packb* a)
{
    sint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,0,8"

                      :"=d"(res):"a"(a):"memory");
    return res;

}



static inline __attribute__ ((always_inline)) sint8 Ifx__getbyte2(__packb* a)
{
    sint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,8,8"

                      :"=d"(res):"a"(a):"memory");
    return res;

}



static inline __attribute__ ((always_inline)) sint8 Ifx__getbyte3(__packb* a)
{
    sint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,16,8"

                      :"=d"(res):"a"(a):"memory");
    return res;

}



static inline __attribute__ ((always_inline)) sint8 Ifx__getbyte4(__packb* a)
{
    sint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,24,8"

                      :"=d"(res):"a"(a):"memory");
    return res;

}



static inline __attribute__ ((always_inline)) sint16 Ifx__gethw1(__packhw* a)
{
    sint16 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,0,16"

                      :"=d"(res):"a"(a):"memory");
    return res;
}


static inline __attribute__ ((always_inline)) sint16 Ifx__gethw2(__packhw* a)
{
    sint16 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,16,16"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__getubyte1(__upackb* a)
{
    uint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,0,8"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__getubyte2(__upackb* a)
{
    uint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,8,8"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__getubyte3(__upackb* a)
{
    uint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,16,8"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__getubyte4(__upackb* a)
{
    uint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,24,8"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__getuhw1(__upackhw* a)
{
    uint16 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,0,16"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__getuhw2(__upackhw* a)
{
    uint16 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,16,16"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__initpackb(sint32 a, sint32 b, sint32 c, sint32 d)
{
    __packb res;
    __asm__ volatile ("insert  %3,%3,%4,8,8   \n                    insert  %4,%1,%2,8,8   \n                    insert  %0,%4,%3,16,16 "


                      :"=d"(res):"d"(a), "d"(b), "d"(c), "d"(d):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__initpackbl(long a)
{
    return (__packb) a;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__initpackhw(sint16 a, sint16 b)
{
    __packhw res;
    __asm__ volatile ("insert  %0,%1,%2,16,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__initpackhwl(long a)
{
    return a;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__initupackb( uint32 a, uint32 b, uint32 c, uint32 d)
{
    __upackb res;
    __asm__ volatile ("insert  %3,%3,%4,8,8   \n                    insert  %1,%1,%2,8,8   \n                    insert  %0,%1,%3,16,16"


                      :"=d"(res):"d"(a), "d"(b), "d"(c), "d"(d):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackhw Ifx__initupackhw( uint16 a, uint16 b)
{
    __upackhw res;
    __asm__ volatile ("insert  %0,%1,%2,16,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__insertbyte1(__packb a, sint8 b)
{
    __packb res;
    __asm__ volatile ("insert  %0,%1,%2,0,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__insertbyte2(__packb a, sint8 b)
{
    __packb res;
    __asm__ volatile ("insert  %0,%1,%2,8,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__insertbyte3(__packb a, sint8 b)
{
    __packb res;
    __asm__ volatile ("insert  %0,%1,%2,16,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__insertbyte4(__packb a, sint8 b)
{
    __packb res;
    __asm__ volatile ("insert  %0,%1,%2,24,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__insertubyte1( __upackb a, uint8 b)
{
    __upackb res;
    __asm__ volatile ("insert  %0,%1,%2,0,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__insertubyte2( __upackb a, uint8 b)
{
    __upackb res;
    __asm__ volatile ("insert  %0,%1,%2,8,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__insertubyte3( __upackb a, uint8 b)
{
    __upackb res;
    __asm__ volatile ("insert  %0,%1,%2,16,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__insertubyte4( __upackb a, uint8 b)
{
    __upackb res;
    __asm__ volatile ("insert  %0,%1,%2,24,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__inserthw1(__packhw a, sint16 b)
{
    __packhw res;
    __asm__ volatile ("insert  %0,%1,%2,0,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__inserthw2(__packhw a, sint16 b)
{
    __packhw res;
    __asm__ volatile ("insert  %0,%1,%2,16,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackhw Ifx__insertuhw1( __upackhw a, uint16 b)
{
    __upackhw res;
    __asm__ volatile ("insert  %0,%1,%2,0,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackhw Ifx__insertuhw2( __upackhw a, uint16 b)
{
    __upackhw res;
    __asm__ volatile ("insert  %0,%1,%2,16,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__minb(__packb a, __packb b)
{
    __packb res;
    __asm__ volatile ("min.b %0,%1,%2"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__minbu( __upackb a, __upackb b)
{
    __upackb res;
    __asm__ volatile ("min.bu %0,%1,%2"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__minh(__packhw a, __packhw b)
{
    __packhw res;
    __asm__ volatile ("min.h %0,%1,%2"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackhw Ifx__minhu( __upackhw a, __upackhw b)
{
    __upackhw res;
    __asm__ volatile ("min.hu %0,%1,%2"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) void Ifx__setbyte1(__packb* a, sint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,0,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setbyte2(__packb* a, sint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,8,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setbyte3(__packb* a, sint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,16,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setbyte4(__packb* a, sint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,24,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__sethw1(__packhw* a, sint16 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,0,16 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__sethw2(__packhw* a, sint16 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,16,16 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setubyte1(__upackb* a, uint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,0,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setubyte2(__upackb* a, uint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,8,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setubyte3(__upackb* a, uint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,16,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setubyte4(__upackb* a, uint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,24,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setuhw1(__upackhw* a, uint16 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,0,16 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setuhw2(__upackhw* a, uint16 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,16,16 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}
# 1251 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
#define Ifx__abs(a) __builtin_abs(a)



static inline __attribute__ ((always_inline)) sint32 Ifx__absdif(sint32 a, sint32 b)
{
    sint32 res;
    __asm__ volatile ("absdif %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__abss(sint32 a)
{
    sint32 res;
    __asm__ volatile ("abss %0, %1": "=d" (res) : "d" (a));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__clo(sint32 a)
{
    sint32 res;
    __asm__ volatile ("clo %0,%1":"=d"(res):"d"(a));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__cls(sint32 a)
{
    sint32 res;
    __asm__ volatile ("cls %0,%1":"=d"(res):"d"(a));
    return res;
}



#define Ifx__clz(a) __builtin_clz(a)



static inline __attribute__ ((always_inline)) double Ifx__fabs(double d)
{
    double res;
    __asm__ volatile ("insert  %0,%1,0,31,1": "=d" (res) : "d" (d):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) float Ifx__fabsf(float f)
{
    float res;
    __asm__ volatile ("insert  %0,%1,0,31,1": "=d" (res) : "d" (f):"memory");
    return res;
}
# 1326 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
static inline __attribute__ ((always_inline)) sint32 Ifx__parity(sint32 a)
{
    sint32 res;
    __asm__ volatile ("parity  %0,%1": "=d" (res) : "d" (a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__satb(sint32 a)
{
    sint8 res;
    __asm__ volatile ("sat.b %0,%1":"=d"(res):"d"(a));
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__satbu(sint32 a)
{
    uint8 res;
    __asm__ volatile ("sat.bu %0,%1":"=d"(res):"d"(a));
    return res;
}



static inline __attribute__ ((always_inline)) sint16 Ifx__sath(sint32 a)
{
    sint8 res;
    __asm__ volatile ("sat.h %0,%1":"=d"(res):"d"(a));
    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__sathu(sint32 a)
{
    sint8 res;
    __asm__ volatile ("sat.hu %0,%1":"=d"(res):"d"(a));
    return res;
}
# 1379 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
static inline __attribute__ ((always_inline)) sint32 Ifx__adds(sint32 a, sint32 b)
{
    sint32 res;
    __asm__ volatile ("adds %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__addsu(uint32 a, uint32 b)
{
    uint32 res;
    __asm__ volatile ("adds.u %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__subs(sint32 a, sint32 b)
{
    sint32 res;
    __asm__ volatile ("subs %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__subsu(uint32 a, uint32 b)
{
    uint32 res;
    __asm__ volatile ("subs.u %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}
# 1425 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
static inline __attribute__ ((always_inline)) void Ifx__debug(void)
{
    __asm__ volatile ("debug" : : : "memory");
}



#define Ifx__mem_barrier __asm__ volatile("":::"memory");



static inline __attribute__ ((always_inline)) void Ifx__dsync(void)
{
    __asm__ volatile ("dsync" : : : "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__isync(void)
{
    __asm__ volatile ("isync" : : : "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n                  ldmst [%0]0,%A2"

                     ::"a"(address), "d"(mask), "d"((long long)value));
}



static inline __attribute__ ((always_inline)) void Ifx__nop(void)
{
    __asm__ volatile ("nop" : : : "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__nops(void* cnt)
{
    __asm__ volatile ("0: nop \n        loop %0,0b"

                      ::"a"(((sint8*)cnt)-1));
}



static inline __attribute__ ((always_inline)) void Ifx__rslcx(void)
{
    __asm__ volatile ("rslcx" : : : "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__svlcx(void)
{
    __asm__ volatile ("svlcx" : : : "memory");
}



static inline __attribute__ ((always_inline)) uint32 Ifx__swap(void* place, uint32 value)
{
    uint32 res;
    __asm__ volatile("swap.w [%1]0,%2":"=d"(res):"a"(place), "0"(value));
    return res;
}



#define Ifx__NOP(n) __asm(".rept " #n "\n\tnop\n\t.endr\n")




#define Ifx__setareg(areg,val) { uint32 reg_val= (uint32)val; __asm__ volatile (" mov.a\t %%"#areg",%0"::"d"(reg_val)); }





static inline __attribute__ ((always_inline)) void Ifx__stopPerfCounters(void)
{
    __asm__ volatile("mov %%d0,0\n                  mtcr 0xFC00,%%d0\n                  isync\n"


            : : :"d0");
}







static inline __attribute__ ((always_inline)) unsigned int Ifx__cmpAndSwap (unsigned int volatile *address,
           unsigned int value, unsigned int condition)
{

  __extension__ unsigned long long reg64
    = value | (unsigned long long) condition << 32;

  __asm__ __volatile__ ("cmpswap.w [%[addr]]0, %A[reg]"
                        : [reg] "+d" (reg64)
                        : [addr] "a" (address)
                        : "memory");
    return reg64;
}
# 1548 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
static inline __attribute__ ((always_inline)) float32 Ifx__fixpoint_to_float32(fract value, sint32 shift)
{
    float32 result;

    __asm__ volatile("q31tof %0, %1, %2": "=d" (result) : "d" (value), "d" (shift));
    return result;
}

static inline __attribute__ ((always_inline)) void* Ifx__getA11(void)
{
    uint32 *res;
    __asm__ volatile ("mov.aa %0, %%a11": "=a" (res) : :"a11");
    return res;
}

static inline __attribute__ ((always_inline)) void Ifx__setStackPointer(void *stackAddr)
{
    __asm__ volatile ("mov.aa %%a10, %0": : "a" (stackAddr) :"a10");
}

static inline __attribute__ ((always_inline)) uint32 Ifx__crc32(uint32 b, uint32 a)
{
    uint32 returnvalue = 0;

    __asm__ volatile ("CRC32 %0,%1,%2" : "=d" (returnvalue) : "d"(b), "d"(a));

   return returnvalue;
}

static inline __attribute__ ((always_inline)) uint32 IfxCpu_calculateCrc32(uint32 *startaddress, uint8 length)
{
    uint32 returnvalue = 0;
    for (;length > 0; length--)
    {

        __asm__ ("CRC32 %0,%0,%1" : "+d" (returnvalue) : "d" (*startaddress));
        startaddress++;
    }
    return returnvalue;
}

static inline __attribute__ ((always_inline)) uint32 IfxCpu_getRandomVal(uint32 a, uint32 x, uint32 m)
{
 uint32 result;
    __asm("      mul.u     %%e14,%1,%2       # d15 = Eh; d14 = El    \n"
        "        mov       %%d12,%%d14       #   e12 = El            \n"
        "        mov       %%d13, 0          #                       \n"
        "        madd.u    %%e14,%%e12,%%d15, 5 # e14 = El + 5 * d15    \n"
        " cmp_m_%=: jge.u     %%d14,%3,sub_m_%=    #                       \n"
        "        jz        %%d15,done_%=        #                       \n"
        " sub_m_%=: subx      %%d14,%%d14,%3    #  e12=e12-m            \n"
        "        subc      %%d15,%%d15,%%d13 # d13=d13-0             \n"
        "        loopu     cmp_m_%=             #                       \n"
        " done_%=:  mov       %0,%%d14          #                       \n"
        : "=d"(result) : "d"(a), "d"(x), "d"(m) : "d12","d13","d14","d15");
    return result;
}

static inline __attribute__ ((always_inline)) sint32 Ifx__popcnt(sint32 a)
{
 sint32 res;
 __asm__ volatile ("popcnt %0,%1":"=d"(res):"d"(a));
  return res;
}



static inline __attribute__ ((always_inline)) void Ifx__cacheai(uint8* p)
{
    __asm__ volatile("cachea.i [%0]0"::"a"(p));
}





#define __non_return_call Ifx__non_return_call



#define __jump_and_link Ifx__jump_and_link



#define __moveToDataParam0 Ifx__moveToDataParam0



#define __moveToDataParamRet Ifx__moveToDataParamRet



#define __getDataParamRet Ifx__getDataParamRet



#define __moveToAddrParam0 Ifx__moveToAddrParam0



#define __jumpToFunction Ifx__jumpToFunction



#define __jumpToFunctionWithLink Ifx__jumpToFunctionWithLink



#define __jumpBackToLink Ifx__jumpBackToLink



#define __minX Ifx__minX



#define __maxX Ifx__maxX



#define __saturateX Ifx__saturateX



#define __checkrangeX Ifx__checkrangeX



#define __saturate Ifx__saturate



#define __saturateu Ifx__saturateu



#define __max Ifx__max



#define __maxs Ifx__maxs



#define __maxu Ifx__maxu



#define __min Ifx__min



#define __mins Ifx__mins



#define __minu Ifx__minu



#define __sqrtf Ifx__sqrtf



#define __sqrf Ifx__sqrf



#define __checkrange Ifx__checkrange



#define __roundf Ifx__roundf



#define __absf Ifx__absf



#define __saturatef Ifx__saturatef



#define __minf Ifx__minf



#define __maxf Ifx__maxf



#define __checkrangef Ifx__checkrangef



#define __abs_stdreal Ifx__abs_stdreal



#define __saturate_stdreal Ifx__saturate_stdreal



#define __min_stdreal Ifx__min_stdreal



#define __max_stdreal Ifx__max_stdreal



#define __neqf Ifx__neqf



#define __leqf Ifx__leqf



#define __geqf Ifx__geqf



#define __clssf Ifx__clssf



#define __fract_to_float Ifx__fract_to_float



#define __fract_to_sfract Ifx__fract_to_sfract



#define __float_to_sfract Ifx__float_to_sfract



#define __float_to_fract Ifx__float_to_fract



#define __getfract Ifx__getfract



#define __mac_r_sf Ifx__mac_r_sf



#define __mac_sf Ifx__mac_sf



#define __mulfractfract Ifx__mulfractfract



#define __mulfractlong Ifx__mulfractlong



#define __round16 Ifx__round16



#define __s16_to_sfract Ifx__s16_to_sfract



#define __sfract_to_s16 Ifx__sfract_to_s16



#define __sfract_to_u16 Ifx__sfract_to_u16



#define __shaaccum Ifx__shaaccum



#define __shafracts Ifx__shafracts



#define __shasfracts Ifx__shasfracts



#define __u16_to_sfract Ifx__u16_to_sfract



#define __extr Ifx__extr



#define __extru Ifx__extru



#define __getbit Ifx__getbit



#define __ins Ifx__ins



#define __insert Ifx__insert



#define __insn Ifx__insn



#define __putbit Ifx__putbit



#define __imaskldmst Ifx__imaskldmst







#define __disable Ifx__disable



#define __disable_and_save Ifx__disable_and_save



#define __enable Ifx__enable



#define __restore Ifx__restore
# 1904 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
#define __cacheawi Ifx__cacheawi



#define __cacheiwi Ifx__cacheiwi



#define __cacheawi_bo_post_inc Ifx__cacheawi_bo_post_inc



#define __mulsc Ifx__mulsc



#define __rol Ifx__rol



#define __ror Ifx__ror



#define __extractbyte1 Ifx__extractbyte1



#define __extractbyte2 Ifx__extractbyte2



#define __extractbyte3 Ifx__extractbyte3



#define __extractbyte4 Ifx__extractbyte4



#define __extracthw1 Ifx__extracthw1



#define __extracthw2 Ifx__extracthw2



#define __extractubyte1 Ifx__extractubyte1



#define __extractubyte2 Ifx__extractubyte2



#define __extractubyte3 Ifx__extractubyte3



#define __extractubyte4 Ifx__extractubyte4



#define __extractuhw1 Ifx__extractuhw1



#define __extractuhw2 Ifx__extractuhw2



#define __getbyte1 Ifx__getbyte1



#define __getbyte2 Ifx__getbyte2



#define __getbyte3 Ifx__getbyte3



#define __getbyte4 Ifx__getbyte4



#define __gethw1 Ifx__gethw1



#define __gethw2 Ifx__gethw2



#define __getubyte1 Ifx__getubyte1



#define __getubyte2 Ifx__getubyte2



#define __getubyte3 Ifx__getubyte3



#define __getubyte4 Ifx__getubyte4



#define __getuhw1 Ifx__getuhw1



#define __getuhw2 Ifx__getuhw2



#define __setbyte1 Ifx__setbyte1



#define __setbyte2 Ifx__setbyte2



#define __setbyte3 Ifx__setbyte3



#define __setbyte4 Ifx__setbyte4



#define __sethw1 Ifx__sethw1



#define __sethw2 Ifx__sethw2



#define __setubyte1 Ifx__setubyte1



#define __setubyte2 Ifx__setubyte2



#define __setubyte3 Ifx__setubyte3



#define __setubyte4 Ifx__setubyte4



#define __setuhw1 Ifx__setuhw1



#define __setuhw2 Ifx__setuhw2



#define __minhu Ifx__minhu



#define __minh Ifx__minh



#define __minbu Ifx__minbu



#define __minb Ifx__minb



#define __insertuhw2 Ifx__insertuhw2



#define __insertuhw1 Ifx__insertuhw1



#define __inserthw2 Ifx__inserthw2



#define __inserthw1 Ifx__inserthw1



#define __insertubyte4 Ifx__insertubyte4



#define __insertubyte3 Ifx__insertubyte3



#define __insertubyte2 Ifx__insertubyte2



#define __insertubyte1 Ifx__insertubyte1



#define __insertbyte4 Ifx__insertbyte4



#define __insertbyte3 Ifx__insertbyte3



#define __insertbyte2 Ifx__insertbyte2



#define __insertbyte1 Ifx__insertbyte1



#define __initupackhw Ifx__initupackhw



#define __initupackb Ifx__initupackb



#define __initpackhwl Ifx__initpackhwl



#define __initpackhw Ifx__initpackhw



#define __initpackbl Ifx__initpackbl



#define __initpackb Ifx__initpackb



#define __absb Ifx__absb



#define __absh Ifx__absh



#define __abssh Ifx__abssh




#define __abs Ifx__abs



#define __absdif Ifx__absdif



#define __abss Ifx__abss



#define __clo Ifx__clo



#define __cls Ifx__cls



#define __clz Ifx__clz



#define __fabs Ifx__fabs



#define __fabsf Ifx__fabsf
# 2213 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_IntrinsicsGnuc.h" 3
#define __parity Ifx__parity



#define __satb Ifx__satb



#define __satbu Ifx__satbu



#define __sath Ifx__sath



#define __sathu Ifx__sathu



#define __adds Ifx__adds



#define __addsu Ifx__addsu



#define __subs Ifx__subs



#define __subsu Ifx__subsu



#define __debug Ifx__debug



#define __mem_barrier Ifx__mem_barrier



#define __dsync Ifx__dsync



#define __isync Ifx__isync



#define __ldmst Ifx__ldmst



#define __nop Ifx__nop



#define __nops Ifx__nops



#define __rslcx Ifx__rslcx



#define __svlcx Ifx__svlcx



#define __swap Ifx__swap



#define NOP Ifx__NOP



#define __setareg Ifx__setareg



#define __stopPerfCounters Ifx__stopPerfCounters



#define __cmpAndSwap Ifx__cmpAndSwap



#define __fixpoint_to_float32 Ifx__fixpoint_to_float32



#define __getA11 Ifx__getA11



#define __setStackPointer Ifx__setStackPointer



#define __crc32 Ifx__crc32



#define __popcnt Ifx__popcnt



#define __cacheai Ifx__cacheai
# 57 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_intrinsics.h" 2 3
# 68 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_intrinsics.h" 3
#define IFX_ALIGN_8 (1)
#define IFX_ALIGN_16 (2)
#define IFX_ALIGN_32 (4)
#define IFX_ALIGN_64 (8)
#define IFX_ALIGN_128 (16)
#define IFX_ALIGN_256 (32)

#define Ifx_AlignOn256(Size) ((((Size) + (IFX_ALIGN_256 - 1)) & (~(IFX_ALIGN_256 - 1))))
#define Ifx_AlignOn128(Size) ((((Size) + (IFX_ALIGN_128 - 1)) & (~(IFX_ALIGN_128 - 1))))
#define Ifx_AlignOn64(Size) ((((Size) + (IFX_ALIGN_64 - 1)) & (~(IFX_ALIGN_64 - 1))))
#define Ifx_AlignOn32(Size) ((((Size) + (IFX_ALIGN_32 - 1)) & (~(IFX_ALIGN_32 - 1))))
#define Ifx_AlignOn16(Size) ((((Size) + (IFX_ALIGN_16 - 1)) & (~(IFX_ALIGN_16 - 1))))
#define Ifx_AlignOn8(Size) ((((Size) + (IFX_ALIGN_8 - 1)) & (~(IFX_ALIGN_8 - 1))))

#define Ifx_COUNTOF(x) (sizeof(x) / sizeof(x[0]))







static inline __attribute__ ((always_inline)) void *__cx_to_addr(uint32 cx)
{
    uint32 seg_nr = Ifx__extru(cx, 16, 4);
    return (void *)Ifx__insert(seg_nr << 28, cx, 6, 16);
}






static inline __attribute__ ((always_inline)) uint32 __addr_to_cx(void *addr)
{
    uint32 seg_nr, seg_idx;
    seg_nr = Ifx__extru((int)addr, 28, 4) << 16;
    seg_idx = Ifx__extru((int)addr, 6, 16);
    return seg_nr | seg_idx;
}



static inline __attribute__ ((always_inline)) void __ldmst_c(volatile void *address, unsigned mask, unsigned value)
{
    *(volatile uint32 *)address = (*(volatile uint32 *)address & ~(mask)) | (mask & value);
}




static inline __attribute__ ((always_inline)) uint32 __ld32(void *addr)
{
    return *(volatile uint32 *)addr;
}




static inline __attribute__ ((always_inline)) void __st32(void *addr, uint32 value)
{
    *(volatile uint32 *)addr = value;
}




static inline __attribute__ ((always_inline)) uint64 __ld64(void *addr)
{
    return *(volatile uint64 *)addr;
}




static inline __attribute__ ((always_inline)) void __st64(void *addr, uint64 value)
{
    *(volatile uint64 *)addr = value;
}




static inline __attribute__ ((always_inline)) void __ld64_lu(void *addr, uint32 *valueLower, uint32 *valueUpper)
{
    register uint64 value;
    value = __ld64(addr);
    *valueLower = (uint32)value;
    *valueUpper = (uint32)(value >> 32);
}




static inline __attribute__ ((always_inline)) void __st64_lu(void *addr, uint32 valueLower, uint32 valueUpper)
{
    register uint64 value = ((uint64)valueUpper << 32) | valueLower;
    __st64(addr, value);
}
# 58 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxport_cfg.h" 2 3
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxport_reg.h" 1 3
# 82 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxport_reg.h" 3
#define IFXPORT_REG_H 1

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxPort_regdef.h" 1 3
# 37 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxPort_regdef.h" 3
#define IFXPORT_REGDEF_H 1

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesReg.h" 1 3
# 27 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesReg.h" 3
#define IFX_TYPESREG_H 1







#define Ifx_Strict_16Bit volatile unsigned short
#define Ifx_Strict_32Bit volatile unsigned int
# 48 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesReg.h" 3
#define Ifx_VADC_RES Ifx_VADC_G_RES
#define Ifx_VADC_RESD Ifx_VADC_G_RESD
#define Ifx_VADC_CHCTR Ifx_VADC_G_CHCTR
#define Ifx_VADC_RCR Ifx_VADC_G_RCR
# 40 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxPort_regdef.h" 2 3





typedef struct _Ifx_P_ACCEN0_Bits
{
    unsigned int EN0:1;
    unsigned int EN1:1;
    unsigned int EN2:1;
    unsigned int EN3:1;
    unsigned int EN4:1;
    unsigned int EN5:1;
    unsigned int EN6:1;
    unsigned int EN7:1;
    unsigned int EN8:1;
    unsigned int EN9:1;
    unsigned int EN10:1;
    unsigned int EN11:1;
    unsigned int EN12:1;
    unsigned int EN13:1;
    unsigned int EN14:1;
    unsigned int EN15:1;
    unsigned int EN16:1;
    unsigned int EN17:1;
    unsigned int EN18:1;
    unsigned int EN19:1;
    unsigned int EN20:1;
    unsigned int EN21:1;
    unsigned int EN22:1;
    unsigned int EN23:1;
    unsigned int EN24:1;
    unsigned int EN25:1;
    unsigned int EN26:1;
    unsigned int EN27:1;
    unsigned int EN28:1;
    unsigned int EN29:1;
    unsigned int EN30:1;
    unsigned int EN31:1;
} Ifx_P_ACCEN0_Bits;


typedef struct _Ifx_P_ACCEN1_Bits
{
    unsigned int reserved_0:32;
} Ifx_P_ACCEN1_Bits;


typedef struct _Ifx_P_ESR_Bits
{
    unsigned int EN0:1;
    unsigned int EN1:1;
    unsigned int EN2:1;
    unsigned int EN3:1;
    unsigned int EN4:1;
    unsigned int EN5:1;
    unsigned int EN6:1;
    unsigned int EN7:1;
    unsigned int EN8:1;
    unsigned int EN9:1;
    unsigned int EN10:1;
    unsigned int EN11:1;
    unsigned int EN12:1;
    unsigned int EN13:1;
    unsigned int EN14:1;
    unsigned int EN15:1;
    unsigned int reserved_16:16;
} Ifx_P_ESR_Bits;


typedef struct _Ifx_P_ID_Bits
{
    unsigned int MODREV:8;
    unsigned int MODTYPE:8;
    unsigned int MODNUMBER:16;
} Ifx_P_ID_Bits;


typedef struct _Ifx_P_IN_Bits
{
    unsigned int P0:1;
    unsigned int P1:1;
    unsigned int P2:1;
    unsigned int P3:1;
    unsigned int P4:1;
    unsigned int P5:1;
    unsigned int P6:1;
    unsigned int P7:1;
    unsigned int P8:1;
    unsigned int P9:1;
    unsigned int P10:1;
    unsigned int P11:1;
    unsigned int P12:1;
    unsigned int P13:1;
    unsigned int P14:1;
    unsigned int P15:1;
    unsigned int reserved_16:16;
} Ifx_P_IN_Bits;


typedef struct _Ifx_P_IOCR0_Bits
{
    unsigned int reserved_0:3;
    unsigned int PC0:5;
    unsigned int reserved_8:3;
    unsigned int PC1:5;
    unsigned int reserved_16:3;
    unsigned int PC2:5;
    unsigned int reserved_24:3;
    unsigned int PC3:5;
} Ifx_P_IOCR0_Bits;


typedef struct _Ifx_P_IOCR12_Bits
{
    unsigned int reserved_0:3;
    unsigned int PC12:5;
    unsigned int reserved_8:3;
    unsigned int PC13:5;
    unsigned int reserved_16:3;
    unsigned int PC14:5;
    unsigned int reserved_24:3;
    unsigned int PC15:5;
} Ifx_P_IOCR12_Bits;


typedef struct _Ifx_P_IOCR4_Bits
{
    unsigned int reserved_0:3;
    unsigned int PC4:5;
    unsigned int reserved_8:3;
    unsigned int PC5:5;
    unsigned int reserved_16:3;
    unsigned int PC6:5;
    unsigned int reserved_24:3;
    unsigned int PC7:5;
} Ifx_P_IOCR4_Bits;


typedef struct _Ifx_P_IOCR8_Bits
{
    unsigned int reserved_0:3;
    unsigned int PC8:5;
    unsigned int reserved_8:3;
    unsigned int PC9:5;
    unsigned int reserved_16:3;
    unsigned int PC10:5;
    unsigned int reserved_24:3;
    unsigned int PC11:5;
} Ifx_P_IOCR8_Bits;


typedef struct _Ifx_P_LPCR0_Bits
{
    unsigned int reserved_0:1;
    unsigned int PS1:1;
    unsigned int reserved_2:30;
} Ifx_P_LPCR0_Bits;


typedef struct _Ifx_P_LPCR1_Bits
{
    unsigned int reserved_0:1;
    unsigned int PS1:1;
    unsigned int reserved_2:30;
} Ifx_P_LPCR1_Bits;


typedef struct _Ifx_P_LPCR1_P21_Bits
{
    unsigned int RDIS_CTRL:1;
    unsigned int RX_DIS:1;
    unsigned int TERM:1;
    unsigned int LRXTERM:5;
    unsigned int reserved_8:24;
} Ifx_P_LPCR1_P21_Bits;


typedef struct _Ifx_P_LPCR2_Bits
{
    unsigned int reserved_0:8;
    unsigned int LVDSR:1;
    unsigned int LVDSRL:1;
    unsigned int reserved_10:2;
    unsigned int TDIS_CTRL:1;
    unsigned int TX_DIS:1;
    unsigned int TX_PD:1;
    unsigned int TX_PWDPD:1;
    unsigned int reserved_16:16;
} Ifx_P_LPCR2_Bits;


typedef struct _Ifx_P_OMCR0_Bits
{
    unsigned int reserved_0:16;
    unsigned int PCL0:1;
    unsigned int PCL1:1;
    unsigned int PCL2:1;
    unsigned int PCL3:1;
    unsigned int reserved_20:12;
} Ifx_P_OMCR0_Bits;


typedef struct _Ifx_P_OMCR12_Bits
{
    unsigned int reserved_0:28;
    unsigned int PCL12:1;
    unsigned int PCL13:1;
    unsigned int PCL14:1;
    unsigned int PCL15:1;
} Ifx_P_OMCR12_Bits;


typedef struct _Ifx_P_OMCR4_Bits
{
    unsigned int reserved_0:20;
    unsigned int PCL4:1;
    unsigned int PCL5:1;
    unsigned int PCL6:1;
    unsigned int PCL7:1;
    unsigned int reserved_24:8;
} Ifx_P_OMCR4_Bits;


typedef struct _Ifx_P_OMCR8_Bits
{
    unsigned int reserved_0:24;
    unsigned int PCL8:1;
    unsigned int PCL9:1;
    unsigned int PCL10:1;
    unsigned int PCL11:1;
    unsigned int reserved_28:4;
} Ifx_P_OMCR8_Bits;


typedef struct _Ifx_P_OMCR_Bits
{
    unsigned int reserved_0:16;
    unsigned int PCL0:1;
    unsigned int PCL1:1;
    unsigned int PCL2:1;
    unsigned int PCL3:1;
    unsigned int PCL4:1;
    unsigned int PCL5:1;
    unsigned int PCL6:1;
    unsigned int PCL7:1;
    unsigned int PCL8:1;
    unsigned int PCL9:1;
    unsigned int PCL10:1;
    unsigned int PCL11:1;
    unsigned int PCL12:1;
    unsigned int PCL13:1;
    unsigned int PCL14:1;
    unsigned int PCL15:1;
} Ifx_P_OMCR_Bits;


typedef struct _Ifx_P_OMR_Bits
{
    unsigned int PS0:1;
    unsigned int PS1:1;
    unsigned int PS2:1;
    unsigned int PS3:1;
    unsigned int PS4:1;
    unsigned int PS5:1;
    unsigned int PS6:1;
    unsigned int PS7:1;
    unsigned int PS8:1;
    unsigned int PS9:1;
    unsigned int PS10:1;
    unsigned int PS11:1;
    unsigned int PS12:1;
    unsigned int PS13:1;
    unsigned int PS14:1;
    unsigned int PS15:1;
    unsigned int PCL0:1;
    unsigned int PCL1:1;
    unsigned int PCL2:1;
    unsigned int PCL3:1;
    unsigned int PCL4:1;
    unsigned int PCL5:1;
    unsigned int PCL6:1;
    unsigned int PCL7:1;
    unsigned int PCL8:1;
    unsigned int PCL9:1;
    unsigned int PCL10:1;
    unsigned int PCL11:1;
    unsigned int PCL12:1;
    unsigned int PCL13:1;
    unsigned int PCL14:1;
    unsigned int PCL15:1;
} Ifx_P_OMR_Bits;


typedef struct _Ifx_P_OMSR0_Bits
{
    unsigned int PS0:1;
    unsigned int PS1:1;
    unsigned int PS2:1;
    unsigned int PS3:1;
    unsigned int reserved_4:28;
} Ifx_P_OMSR0_Bits;


typedef struct _Ifx_P_OMSR12_Bits
{
    unsigned int reserved_0:12;
    unsigned int PS12:1;
    unsigned int PS13:1;
    unsigned int PS14:1;
    unsigned int PS15:1;
    unsigned int reserved_16:16;
} Ifx_P_OMSR12_Bits;


typedef struct _Ifx_P_OMSR4_Bits
{
    unsigned int reserved_0:4;
    unsigned int PS4:1;
    unsigned int PS5:1;
    unsigned int PS6:1;
    unsigned int PS7:1;
    unsigned int reserved_8:24;
} Ifx_P_OMSR4_Bits;


typedef struct _Ifx_P_OMSR8_Bits
{
    unsigned int reserved_0:8;
    unsigned int PS8:1;
    unsigned int PS9:1;
    unsigned int PS10:1;
    unsigned int PS11:1;
    unsigned int reserved_12:20;
} Ifx_P_OMSR8_Bits;


typedef struct _Ifx_P_OMSR_Bits
{
    unsigned int PS0:1;
    unsigned int PS1:1;
    unsigned int PS2:1;
    unsigned int PS3:1;
    unsigned int PS4:1;
    unsigned int PS5:1;
    unsigned int PS6:1;
    unsigned int PS7:1;
    unsigned int PS8:1;
    unsigned int PS9:1;
    unsigned int PS10:1;
    unsigned int PS11:1;
    unsigned int PS12:1;
    unsigned int PS13:1;
    unsigned int PS14:1;
    unsigned int PS15:1;
    unsigned int reserved_16:16;
} Ifx_P_OMSR_Bits;


typedef struct _Ifx_P_OUT_Bits
{
    unsigned int P0:1;
    unsigned int P1:1;
    unsigned int P2:1;
    unsigned int P3:1;
    unsigned int P4:1;
    unsigned int P5:1;
    unsigned int P6:1;
    unsigned int P7:1;
    unsigned int P8:1;
    unsigned int P9:1;
    unsigned int P10:1;
    unsigned int P11:1;
    unsigned int P12:1;
    unsigned int P13:1;
    unsigned int P14:1;
    unsigned int P15:1;
    unsigned int reserved_16:16;
} Ifx_P_OUT_Bits;


typedef struct _Ifx_P_PCSR_Bits
{
    unsigned int SEL0:1;
    unsigned int SEL1:1;
    unsigned int SEL2:1;
    unsigned int SEL3:1;
    unsigned int SEL4:1;
    unsigned int SEL5:1;
    unsigned int SEL6:1;
    unsigned int reserved_7:3;
    unsigned int SEL10:1;
    unsigned int SEL11:1;
    unsigned int reserved_12:19;
    unsigned int LCK:1;
} Ifx_P_PCSR_Bits;


typedef struct _Ifx_P_PDISC_Bits
{
    unsigned int PDIS0:1;
    unsigned int PDIS1:1;
    unsigned int PDIS2:1;
    unsigned int PDIS3:1;
    unsigned int PDIS4:1;
    unsigned int PDIS5:1;
    unsigned int PDIS6:1;
    unsigned int PDIS7:1;
    unsigned int PDIS8:1;
    unsigned int PDIS9:1;
    unsigned int PDIS10:1;
    unsigned int PDIS11:1;
    unsigned int PDIS12:1;
    unsigned int PDIS13:1;
    unsigned int PDIS14:1;
    unsigned int PDIS15:1;
    unsigned int reserved_16:16;
} Ifx_P_PDISC_Bits;


typedef struct _Ifx_P_PDR0_Bits
{
    unsigned int PD0:3;
    unsigned int PL0:1;
    unsigned int PD1:3;
    unsigned int PL1:1;
    unsigned int PD2:3;
    unsigned int PL2:1;
    unsigned int PD3:3;
    unsigned int PL3:1;
    unsigned int PD4:3;
    unsigned int PL4:1;
    unsigned int PD5:3;
    unsigned int PL5:1;
    unsigned int PD6:3;
    unsigned int PL6:1;
    unsigned int PD7:3;
    unsigned int PL7:1;
} Ifx_P_PDR0_Bits;


typedef struct _Ifx_P_PDR1_Bits
{
    unsigned int PD8:3;
    unsigned int PL8:1;
    unsigned int PD9:3;
    unsigned int PL9:1;
    unsigned int PD10:3;
    unsigned int PL10:1;
    unsigned int PD11:3;
    unsigned int PL11:1;
    unsigned int PD12:3;
    unsigned int PL12:1;
    unsigned int PD13:3;
    unsigned int PL13:1;
    unsigned int PD14:3;
    unsigned int PL14:1;
    unsigned int PD15:3;
    unsigned int PL15:1;
} Ifx_P_PDR1_Bits;







typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_ACCEN0_Bits B;
} Ifx_P_ACCEN0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_ACCEN1_Bits B;
} Ifx_P_ACCEN1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_ESR_Bits B;
} Ifx_P_ESR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_ID_Bits B;
} Ifx_P_ID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_IN_Bits B;
} Ifx_P_IN;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_IOCR0_Bits B;
} Ifx_P_IOCR0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_IOCR12_Bits B;
} Ifx_P_IOCR12;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_IOCR4_Bits B;
} Ifx_P_IOCR4;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_IOCR8_Bits B;
} Ifx_P_IOCR8;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_LPCR0_Bits B;
} Ifx_P_LPCR0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_LPCR1_Bits B;
    Ifx_P_LPCR1_P21_Bits B_P21;
} Ifx_P_LPCR1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_LPCR2_Bits B;
} Ifx_P_LPCR2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMCR_Bits B;
} Ifx_P_OMCR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMCR0_Bits B;
} Ifx_P_OMCR0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMCR12_Bits B;
} Ifx_P_OMCR12;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMCR4_Bits B;
} Ifx_P_OMCR4;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMCR8_Bits B;
} Ifx_P_OMCR8;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMR_Bits B;
} Ifx_P_OMR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMSR_Bits B;
} Ifx_P_OMSR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMSR0_Bits B;
} Ifx_P_OMSR0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMSR12_Bits B;
} Ifx_P_OMSR12;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMSR4_Bits B;
} Ifx_P_OMSR4;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OMSR8_Bits B;
} Ifx_P_OMSR8;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_OUT_Bits B;
} Ifx_P_OUT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_PCSR_Bits B;
} Ifx_P_PCSR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_PDISC_Bits B;
} Ifx_P_PDISC;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_PDR0_Bits B;
} Ifx_P_PDR0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_P_PDR1_Bits B;
} Ifx_P_PDR1;
# 740 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxPort_regdef.h" 3
typedef volatile struct _Ifx_P
{
    Ifx_P_OUT OUT;
    Ifx_P_OMR OMR;
    Ifx_P_ID ID;
    unsigned char reserved_C[4];
    Ifx_P_IOCR0 IOCR0;
    Ifx_P_IOCR4 IOCR4;
    Ifx_P_IOCR8 IOCR8;
    Ifx_P_IOCR12 IOCR12;
    unsigned char reserved_20[4];
    Ifx_P_IN IN;
    unsigned char reserved_28[24];
    Ifx_P_PDR0 PDR0;
    Ifx_P_PDR1 PDR1;
    unsigned char reserved_48[8];
    Ifx_P_ESR ESR;
    unsigned char reserved_54[12];
    Ifx_P_PDISC PDISC;
    Ifx_P_PCSR PCSR;
    unsigned char reserved_68[8];
    Ifx_P_OMSR0 OMSR0;
    Ifx_P_OMSR4 OMSR4;
    Ifx_P_OMSR8 OMSR8;
    Ifx_P_OMSR12 OMSR12;
    Ifx_P_OMCR0 OMCR0;
    Ifx_P_OMCR4 OMCR4;
    Ifx_P_OMCR8 OMCR8;
    Ifx_P_OMCR12 OMCR12;
    Ifx_P_OMSR OMSR;
    Ifx_P_OMCR OMCR;
    unsigned char reserved_98[8];
    Ifx_P_LPCR0 LPCR0;
    Ifx_P_LPCR1 LPCR1;
    Ifx_P_LPCR2 LPCR2;
    unsigned char reserved_A4[76];
    Ifx_P_ACCEN1 ACCEN1;
    Ifx_P_ACCEN0 ACCEN0;
} Ifx_P;
# 85 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxport_reg.h" 2 3





#define MODULE_P00 (*(Ifx_P*)0xF003A000u)


#define MODULE_P01 (*(Ifx_P*)0xF003A100u)


#define MODULE_P02 (*(Ifx_P*)0xF003A200u)


#define MODULE_P10 (*(Ifx_P*)0xF003B000u)


#define MODULE_P11 (*(Ifx_P*)0xF003B100u)


#define MODULE_P12 (*(Ifx_P*)0xF003B200u)


#define MODULE_P13 (*(Ifx_P*)0xF003B300u)


#define MODULE_P14 (*(Ifx_P*)0xF003B400u)


#define MODULE_P15 (*(Ifx_P*)0xF003B500u)


#define MODULE_P20 (*(Ifx_P*)0xF003C000u)


#define MODULE_P21 (*(Ifx_P*)0xF003C100u)


#define MODULE_P22 (*(Ifx_P*)0xF003C200u)


#define MODULE_P23 (*(Ifx_P*)0xF003C300u)


#define MODULE_P32 (*(Ifx_P*)0xF003D200u)


#define MODULE_P33 (*(Ifx_P*)0xF003D300u)


#define MODULE_P34 (*(Ifx_P*)0xF003D400u)


#define MODULE_P40 (*(Ifx_P*)0xF003E000u)







#define P00_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003A0FCu)


#define P00_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003A0F8u)


#define P00_ESR (*(volatile Ifx_P_ESR*)0xF003A050u)


#define P00_ID (*(volatile Ifx_P_ID*)0xF003A008u)


#define P00_IN (*(volatile Ifx_P_IN*)0xF003A024u)


#define P00_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003A010u)


#define P00_IOCR12 (*(volatile Ifx_P_IOCR12*)0xF003A01Cu)


#define P00_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003A014u)


#define P00_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003A018u)


#define P00_OMCR (*(volatile Ifx_P_OMCR*)0xF003A094u)


#define P00_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003A080u)


#define P00_OMCR12 (*(volatile Ifx_P_OMCR12*)0xF003A08Cu)


#define P00_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003A084u)


#define P00_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003A088u)


#define P00_OMR (*(volatile Ifx_P_OMR*)0xF003A004u)


#define P00_OMSR (*(volatile Ifx_P_OMSR*)0xF003A090u)


#define P00_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003A070u)


#define P00_OMSR12 (*(volatile Ifx_P_OMSR12*)0xF003A07Cu)


#define P00_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003A074u)


#define P00_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003A078u)


#define P00_OUT (*(volatile Ifx_P_OUT*)0xF003A000u)


#define P00_PCSR (*(volatile Ifx_P_PCSR*)0xF003A064u)


#define P00_PDR0 (*(volatile Ifx_P_PDR0*)0xF003A040u)


#define P00_PDR1 (*(volatile Ifx_P_PDR1*)0xF003A044u)







#define P01_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003A1FCu)


#define P01_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003A1F8u)


#define P01_ESR (*(volatile Ifx_P_ESR*)0xF003A150u)


#define P01_ID (*(volatile Ifx_P_ID*)0xF003A108u)


#define P01_IN (*(volatile Ifx_P_IN*)0xF003A124u)


#define P01_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003A110u)


#define P01_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003A114u)


#define P01_OMCR (*(volatile Ifx_P_OMCR*)0xF003A194u)


#define P01_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003A180u)


#define P01_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003A184u)


#define P01_OMR (*(volatile Ifx_P_OMR*)0xF003A104u)


#define P01_OMSR (*(volatile Ifx_P_OMSR*)0xF003A190u)


#define P01_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003A170u)


#define P01_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003A174u)


#define P01_OUT (*(volatile Ifx_P_OUT*)0xF003A100u)


#define P01_PDR0 (*(volatile Ifx_P_PDR0*)0xF003A140u)







#define P02_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003A2FCu)


#define P02_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003A2F8u)


#define P02_ESR (*(volatile Ifx_P_ESR*)0xF003A250u)


#define P02_ID (*(volatile Ifx_P_ID*)0xF003A208u)


#define P02_IN (*(volatile Ifx_P_IN*)0xF003A224u)


#define P02_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003A210u)


#define P02_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003A214u)


#define P02_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003A218u)


#define P02_OMCR (*(volatile Ifx_P_OMCR*)0xF003A294u)


#define P02_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003A280u)


#define P02_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003A284u)


#define P02_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003A288u)


#define P02_OMR (*(volatile Ifx_P_OMR*)0xF003A204u)


#define P02_OMSR (*(volatile Ifx_P_OMSR*)0xF003A290u)


#define P02_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003A270u)


#define P02_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003A274u)


#define P02_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003A278u)


#define P02_OUT (*(volatile Ifx_P_OUT*)0xF003A200u)


#define P02_PDR0 (*(volatile Ifx_P_PDR0*)0xF003A240u)


#define P02_PDR1 (*(volatile Ifx_P_PDR1*)0xF003A244u)







#define P10_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003B0FCu)


#define P10_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003B0F8u)


#define P10_ESR (*(volatile Ifx_P_ESR*)0xF003B050u)


#define P10_ID (*(volatile Ifx_P_ID*)0xF003B008u)


#define P10_IN (*(volatile Ifx_P_IN*)0xF003B024u)


#define P10_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003B010u)


#define P10_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003B014u)


#define P10_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003B018u)


#define P10_OMCR (*(volatile Ifx_P_OMCR*)0xF003B094u)


#define P10_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003B080u)


#define P10_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003B084u)


#define P10_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003B088u)


#define P10_OMR (*(volatile Ifx_P_OMR*)0xF003B004u)


#define P10_OMSR (*(volatile Ifx_P_OMSR*)0xF003B090u)


#define P10_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003B070u)


#define P10_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003B074u)


#define P10_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003B078u)


#define P10_OUT (*(volatile Ifx_P_OUT*)0xF003B000u)


#define P10_PDR0 (*(volatile Ifx_P_PDR0*)0xF003B040u)


#define P10_PDR1 (*(volatile Ifx_P_PDR1*)0xF003B044u)







#define P11_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003B1FCu)


#define P11_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003B1F8u)


#define P11_ESR (*(volatile Ifx_P_ESR*)0xF003B150u)


#define P11_ID (*(volatile Ifx_P_ID*)0xF003B108u)


#define P11_IN (*(volatile Ifx_P_IN*)0xF003B124u)


#define P11_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003B110u)


#define P11_IOCR12 (*(volatile Ifx_P_IOCR12*)0xF003B11Cu)


#define P11_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003B114u)


#define P11_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003B118u)


#define P11_OMCR (*(volatile Ifx_P_OMCR*)0xF003B194u)


#define P11_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003B180u)


#define P11_OMCR12 (*(volatile Ifx_P_OMCR12*)0xF003B18Cu)


#define P11_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003B184u)


#define P11_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003B188u)


#define P11_OMR (*(volatile Ifx_P_OMR*)0xF003B104u)


#define P11_OMSR (*(volatile Ifx_P_OMSR*)0xF003B190u)


#define P11_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003B170u)


#define P11_OMSR12 (*(volatile Ifx_P_OMSR12*)0xF003B17Cu)


#define P11_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003B174u)


#define P11_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003B178u)


#define P11_OUT (*(volatile Ifx_P_OUT*)0xF003B100u)


#define P11_PCSR (*(volatile Ifx_P_PCSR*)0xF003B164u)


#define P11_PDR0 (*(volatile Ifx_P_PDR0*)0xF003B140u)


#define P11_PDR1 (*(volatile Ifx_P_PDR1*)0xF003B144u)







#define P12_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003B2FCu)


#define P12_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003B2F8u)


#define P12_ESR (*(volatile Ifx_P_ESR*)0xF003B250u)


#define P12_ID (*(volatile Ifx_P_ID*)0xF003B208u)


#define P12_IN (*(volatile Ifx_P_IN*)0xF003B224u)


#define P12_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003B210u)


#define P12_OMCR (*(volatile Ifx_P_OMCR*)0xF003B294u)


#define P12_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003B280u)


#define P12_OMR (*(volatile Ifx_P_OMR*)0xF003B204u)


#define P12_OMSR (*(volatile Ifx_P_OMSR*)0xF003B290u)


#define P12_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003B270u)


#define P12_OUT (*(volatile Ifx_P_OUT*)0xF003B200u)


#define P12_PDR0 (*(volatile Ifx_P_PDR0*)0xF003B240u)







#define P13_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003B3FCu)


#define P13_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003B3F8u)


#define P13_ESR (*(volatile Ifx_P_ESR*)0xF003B350u)


#define P13_ID (*(volatile Ifx_P_ID*)0xF003B308u)


#define P13_IN (*(volatile Ifx_P_IN*)0xF003B324u)


#define P13_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003B310u)


#define P13_LPCR0 (*(volatile Ifx_P_LPCR0*)0xF003B3A0u)


#define P13_LPCR1 (*(volatile Ifx_P_LPCR1*)0xF003B3A4u)


#define P13_OMCR (*(volatile Ifx_P_OMCR*)0xF003B394u)


#define P13_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003B380u)


#define P13_OMR (*(volatile Ifx_P_OMR*)0xF003B304u)


#define P13_OMSR (*(volatile Ifx_P_OMSR*)0xF003B390u)


#define P13_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003B370u)


#define P13_OUT (*(volatile Ifx_P_OUT*)0xF003B300u)


#define P13_PDR0 (*(volatile Ifx_P_PDR0*)0xF003B340u)







#define P14_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003B4FCu)


#define P14_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003B4F8u)


#define P14_ESR (*(volatile Ifx_P_ESR*)0xF003B450u)


#define P14_ID (*(volatile Ifx_P_ID*)0xF003B408u)


#define P14_IN (*(volatile Ifx_P_IN*)0xF003B424u)


#define P14_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003B410u)


#define P14_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003B414u)


#define P14_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003B418u)


#define P14_OMCR (*(volatile Ifx_P_OMCR*)0xF003B494u)


#define P14_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003B480u)


#define P14_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003B484u)


#define P14_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003B488u)


#define P14_OMR (*(volatile Ifx_P_OMR*)0xF003B404u)


#define P14_OMSR (*(volatile Ifx_P_OMSR*)0xF003B490u)


#define P14_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003B470u)


#define P14_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003B474u)


#define P14_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003B478u)


#define P14_OUT (*(volatile Ifx_P_OUT*)0xF003B400u)


#define P14_PDR0 (*(volatile Ifx_P_PDR0*)0xF003B440u)


#define P14_PDR1 (*(volatile Ifx_P_PDR1*)0xF003B444u)







#define P15_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003B5FCu)


#define P15_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003B5F8u)


#define P15_ESR (*(volatile Ifx_P_ESR*)0xF003B550u)


#define P15_ID (*(volatile Ifx_P_ID*)0xF003B508u)


#define P15_IN (*(volatile Ifx_P_IN*)0xF003B524u)


#define P15_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003B510u)


#define P15_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003B514u)


#define P15_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003B518u)


#define P15_OMCR (*(volatile Ifx_P_OMCR*)0xF003B594u)


#define P15_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003B580u)


#define P15_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003B584u)


#define P15_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003B588u)


#define P15_OMR (*(volatile Ifx_P_OMR*)0xF003B504u)


#define P15_OMSR (*(volatile Ifx_P_OMSR*)0xF003B590u)


#define P15_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003B570u)


#define P15_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003B574u)


#define P15_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003B578u)


#define P15_OUT (*(volatile Ifx_P_OUT*)0xF003B500u)


#define P15_PDR0 (*(volatile Ifx_P_PDR0*)0xF003B540u)


#define P15_PDR1 (*(volatile Ifx_P_PDR1*)0xF003B544u)







#define P20_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003C0FCu)


#define P20_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003C0F8u)


#define P20_ESR (*(volatile Ifx_P_ESR*)0xF003C050u)


#define P20_ID (*(volatile Ifx_P_ID*)0xF003C008u)


#define P20_IN (*(volatile Ifx_P_IN*)0xF003C024u)


#define P20_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003C010u)


#define P20_IOCR12 (*(volatile Ifx_P_IOCR12*)0xF003C01Cu)


#define P20_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003C014u)


#define P20_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003C018u)


#define P20_OMCR (*(volatile Ifx_P_OMCR*)0xF003C094u)


#define P20_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003C080u)


#define P20_OMCR12 (*(volatile Ifx_P_OMCR12*)0xF003C08Cu)


#define P20_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003C084u)


#define P20_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003C088u)


#define P20_OMR (*(volatile Ifx_P_OMR*)0xF003C004u)


#define P20_OMSR (*(volatile Ifx_P_OMSR*)0xF003C090u)


#define P20_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003C070u)


#define P20_OMSR12 (*(volatile Ifx_P_OMSR12*)0xF003C07Cu)


#define P20_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003C074u)


#define P20_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003C078u)


#define P20_OUT (*(volatile Ifx_P_OUT*)0xF003C000u)


#define P20_PDR0 (*(volatile Ifx_P_PDR0*)0xF003C040u)


#define P20_PDR1 (*(volatile Ifx_P_PDR1*)0xF003C044u)







#define P21_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003C1FCu)


#define P21_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003C1F8u)


#define P21_ESR (*(volatile Ifx_P_ESR*)0xF003C150u)


#define P21_ID (*(volatile Ifx_P_ID*)0xF003C108u)


#define P21_IN (*(volatile Ifx_P_IN*)0xF003C124u)


#define P21_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003C110u)


#define P21_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003C114u)


#define P21_LPCR1 (*(volatile Ifx_P_LPCR1*)0xF003C1A4u)


#define P21_LPCR2 (*(volatile Ifx_P_LPCR2*)0xF003C1A8u)


#define P21_OMCR (*(volatile Ifx_P_OMCR*)0xF003C194u)


#define P21_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003C180u)


#define P21_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003C184u)


#define P21_OMR (*(volatile Ifx_P_OMR*)0xF003C104u)


#define P21_OMSR (*(volatile Ifx_P_OMSR*)0xF003C190u)


#define P21_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003C170u)


#define P21_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003C174u)


#define P21_OUT (*(volatile Ifx_P_OUT*)0xF003C100u)


#define P21_PDR0 (*(volatile Ifx_P_PDR0*)0xF003C140u)







#define P22_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003C2FCu)


#define P22_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003C2F8u)


#define P22_ESR (*(volatile Ifx_P_ESR*)0xF003C250u)


#define P22_ID (*(volatile Ifx_P_ID*)0xF003C208u)


#define P22_IN (*(volatile Ifx_P_IN*)0xF003C224u)


#define P22_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003C210u)


#define P22_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003C214u)


#define P22_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003C218u)


#define P22_LPCR0 (*(volatile Ifx_P_LPCR0*)0xF003C2A0u)


#define P22_LPCR1 (*(volatile Ifx_P_LPCR1*)0xF003C2A4u)


#define P22_OMCR (*(volatile Ifx_P_OMCR*)0xF003C294u)


#define P22_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003C280u)


#define P22_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003C284u)


#define P22_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003C288u)


#define P22_OMR (*(volatile Ifx_P_OMR*)0xF003C204u)


#define P22_OMSR (*(volatile Ifx_P_OMSR*)0xF003C290u)


#define P22_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003C270u)


#define P22_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003C274u)


#define P22_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003C278u)


#define P22_OUT (*(volatile Ifx_P_OUT*)0xF003C200u)


#define P22_PDR0 (*(volatile Ifx_P_PDR0*)0xF003C240u)


#define P22_PDR1 (*(volatile Ifx_P_PDR1*)0xF003C244u)







#define P23_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003C3FCu)


#define P23_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003C3F8u)


#define P23_ESR (*(volatile Ifx_P_ESR*)0xF003C350u)


#define P23_ID (*(volatile Ifx_P_ID*)0xF003C308u)


#define P23_IN (*(volatile Ifx_P_IN*)0xF003C324u)


#define P23_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003C310u)


#define P23_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003C314u)


#define P23_OMCR (*(volatile Ifx_P_OMCR*)0xF003C394u)


#define P23_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003C380u)


#define P23_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003C384u)


#define P23_OMR (*(volatile Ifx_P_OMR*)0xF003C304u)


#define P23_OMSR (*(volatile Ifx_P_OMSR*)0xF003C390u)


#define P23_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003C370u)


#define P23_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003C374u)


#define P23_OUT (*(volatile Ifx_P_OUT*)0xF003C300u)


#define P23_PDR0 (*(volatile Ifx_P_PDR0*)0xF003C340u)







#define P32_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003D2FCu)


#define P32_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003D2F8u)


#define P32_ESR (*(volatile Ifx_P_ESR*)0xF003D250u)


#define P32_ID (*(volatile Ifx_P_ID*)0xF003D208u)


#define P32_IN (*(volatile Ifx_P_IN*)0xF003D224u)


#define P32_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003D210u)


#define P32_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003D214u)


#define P32_OMCR (*(volatile Ifx_P_OMCR*)0xF003D294u)


#define P32_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003D280u)


#define P32_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003D284u)


#define P32_OMR (*(volatile Ifx_P_OMR*)0xF003D204u)


#define P32_OMSR (*(volatile Ifx_P_OMSR*)0xF003D290u)


#define P32_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003D270u)


#define P32_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003D274u)


#define P32_OUT (*(volatile Ifx_P_OUT*)0xF003D200u)


#define P32_PDR0 (*(volatile Ifx_P_PDR0*)0xF003D240u)







#define P33_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003D3FCu)


#define P33_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003D3F8u)


#define P33_ESR (*(volatile Ifx_P_ESR*)0xF003D350u)


#define P33_ID (*(volatile Ifx_P_ID*)0xF003D308u)


#define P33_IN (*(volatile Ifx_P_IN*)0xF003D324u)


#define P33_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003D310u)


#define P33_IOCR12 (*(volatile Ifx_P_IOCR12*)0xF003D31Cu)


#define P33_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003D314u)


#define P33_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003D318u)


#define P33_OMCR (*(volatile Ifx_P_OMCR*)0xF003D394u)


#define P33_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003D380u)


#define P33_OMCR12 (*(volatile Ifx_P_OMCR12*)0xF003D38Cu)


#define P33_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003D384u)


#define P33_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003D388u)


#define P33_OMR (*(volatile Ifx_P_OMR*)0xF003D304u)


#define P33_OMSR (*(volatile Ifx_P_OMSR*)0xF003D390u)


#define P33_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003D370u)


#define P33_OMSR12 (*(volatile Ifx_P_OMSR12*)0xF003D37Cu)


#define P33_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003D374u)


#define P33_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003D378u)


#define P33_OUT (*(volatile Ifx_P_OUT*)0xF003D300u)


#define P33_PDR0 (*(volatile Ifx_P_PDR0*)0xF003D340u)


#define P33_PDR1 (*(volatile Ifx_P_PDR1*)0xF003D344u)







#define P34_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003D4FCu)


#define P34_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003D4F8u)


#define P34_ESR (*(volatile Ifx_P_ESR*)0xF003D450u)


#define P34_ID (*(volatile Ifx_P_ID*)0xF003D408u)


#define P34_IN (*(volatile Ifx_P_IN*)0xF003D424u)


#define P34_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003D410u)


#define P34_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003D414u)


#define P34_OMCR (*(volatile Ifx_P_OMCR*)0xF003D494u)


#define P34_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003D480u)


#define P34_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003D484u)


#define P34_OMR (*(volatile Ifx_P_OMR*)0xF003D404u)


#define P34_OMSR (*(volatile Ifx_P_OMSR*)0xF003D490u)


#define P34_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003D470u)


#define P34_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003D474u)


#define P34_OUT (*(volatile Ifx_P_OUT*)0xF003D400u)


#define P34_PDR0 (*(volatile Ifx_P_PDR0*)0xF003D440u)







#define P40_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003E0FCu)


#define P40_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003E0F8u)


#define P40_ID (*(volatile Ifx_P_ID*)0xF003E008u)


#define P40_IN (*(volatile Ifx_P_IN*)0xF003E024u)


#define P40_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003E010u)


#define P40_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003E014u)


#define P40_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003E018u)


#define P40_PCSR (*(volatile Ifx_P_PCSR*)0xF003E064u)


#define P40_PDISC (*(volatile Ifx_P_PDISC*)0xF003E060u)
# 59 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxport_cfg.h" 2 3







#define IFXPORT_NUM_MODULES (16)

#define IFXPORT_OUTOUTFEATURE_NONE (0xFFFFFFFF)







typedef enum
{
    IfxPort_Index_00 = 0,
    IfxPort_Index_01 = 1,
    IfxPort_Index_02 = 2,
    IfxPort_Index_10 = 10,
    IfxPort_Index_11 = 11,
    IfxPort_Index_12 = 12,
    IfxPort_Index_13 = 13,
    IfxPort_Index_14 = 14,
    IfxPort_Index_15 = 15,
    IfxPort_Index_20 = 20,
    IfxPort_Index_21 = 21,
    IfxPort_Index_22 = 22,
    IfxPort_Index_23 = 23,
    IfxPort_Index_32 = 32,
    IfxPort_Index_33 = 33,
    IfxPort_Index_34 = 34,
    IfxPort_Index_none = -1
} IfxPort_Index;







typedef struct
{
    Ifx_P *port;
    uint16 masks;
} IfxPort_Esr_Masks;





extern const IfxPort_Esr_Masks IfxPort_cfg_esrMasks[(16)];

extern const IfxModule_IndexMap IfxPort_cfg_indexMap[(16)];
# 48 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\IfxPort_cfg.c" 2





const IfxPort_Esr_Masks IfxPort_cfg_esrMasks[(16)] = {
    {&(*(Ifx_P*)0xF003A000u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003A100u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003A200u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003B000u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003B100u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003B200u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003B300u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003B400u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003B500u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003C000u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003C100u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003C200u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003C300u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003D200u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003D300u), 0x0000FFFFUL},
    {&(*(Ifx_P*)0xF003D400u), 0x0000FFFFUL}

};

const IfxModule_IndexMap IfxPort_cfg_indexMap[(16)] = {
    {&(*(Ifx_P*)0xF003A000u), IfxPort_Index_00},
    {&(*(Ifx_P*)0xF003A100u), IfxPort_Index_01},
    {&(*(Ifx_P*)0xF003A200u), IfxPort_Index_02},
    {&(*(Ifx_P*)0xF003B000u), IfxPort_Index_10},
    {&(*(Ifx_P*)0xF003B100u), IfxPort_Index_11},
    {&(*(Ifx_P*)0xF003B200u), IfxPort_Index_12},
    {&(*(Ifx_P*)0xF003B300u), IfxPort_Index_13},
    {&(*(Ifx_P*)0xF003B400u), IfxPort_Index_14},
    {&(*(Ifx_P*)0xF003B500u), IfxPort_Index_15},
    {&(*(Ifx_P*)0xF003C000u), IfxPort_Index_20},
    {&(*(Ifx_P*)0xF003C100u), IfxPort_Index_21},
    {&(*(Ifx_P*)0xF003C200u), IfxPort_Index_22},
    {&(*(Ifx_P*)0xF003C300u), IfxPort_Index_23},
    {&(*(Ifx_P*)0xF003D200u), IfxPort_Index_32},
    {&(*(Ifx_P*)0xF003D300u), IfxPort_Index_33},
    {&(*(Ifx_P*)0xF003D400u), IfxPort_Index_34}

};
