#Start recording tcl command: 11/14/2019 11:00:49
#Project Location: D:/Project/Verilog/STEP/series_courses/01_LED_FSM; Project name: led_fsm
prj_project open "D:/Project/Verilog/STEP/series_courses/01_LED_FSM/led_fsm.ldf"
prj_run Synthesis -impl impl_led_fsm -task Synplify_Synthesis
launch_synplify_prj impl_led_fsm
prj_project close
#Stop recording: 11/14/2019 11:04:02
