// Seed: 562607097
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri id_2,
    output wand id_3,
    output wor id_4,
    output supply1 id_5,
    output wor id_6,
    input supply1 id_7,
    input uwire id_8,
    output tri1 id_9,
    input wor id_10,
    input uwire id_11
);
  wire  id_13;
  logic id_14;
  ;
  logic id_15 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output wand id_2,
    input wire id_3,
    output logic id_4,
    input uwire id_5
);
  assign id_1 = 1'b0 === 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_5,
      id_3,
      id_1,
      id_5,
      id_0
  );
  always @(posedge 1) id_4 = -1;
endmodule
