/*
 * Copyright 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __DT_BINDINGS_CLOCK_IMX8DV_H
#define __DT_BINDINGS_CLOCK_IMX8DV_H

#define IMX8DV_CLK_DUMMY		0

/* A53/A72 Subsystem Clock. */
#define IMX8DV_A53_DIV			1
#define IMX8DV_A72_DIV			2

/* LSIO CLOCKS. */
#define IMX8DV_I2C0_DIV			3
#define IMX8DV_I2C1_DIV			4
#define IMX8DV_I2C2_DIV			5
#define IMX8DV_I2C3_DIV			6
#define IMX8DV_PWM0_DIV			7
#define IMX8DV_PWM1_DIV			8
#define IMX8DV_PWM2_DIV			9
#define IMX8DV_PWM3_DIV			10
#define IMX8DV_PWM4_DIV			11
#define IMX8DV_PWM5_DIV			12
#define IMX8DV_PWM6_DIV			13
#define IMX8DV_PWM7_DIV			14
#define IMX8DV_GPT0_DIV			15
#define IMX8DV_GPT1_DIV			16
#define IMX8DV_GPT2_DIV			17
#define IMX8DV_GPT3_DIV			18
#define IMX8DV_GPT4_DIV			19

/* MegaWrap Clocks. */
#define IMX8DV_SDHC0_DIV		20
#define IMX8DV_SDHC1_DIV		21
#define IMX8DV_SDHC2_DIV		22
#define IMX8DV_ENET0_DIV		23
#define IMX8DV_ENET1_DIV		24
#define IMX8DV_ENET0_TIME_DIV	25
#define IMX8DV_ENET1_TIME_DIV	26
#define IMX8DV_QSPI_DIV			27
#define IMX8DV_SAI0_DIV			28
#define IMX8DV_SAI1_DIV			29
#define IMX8DV_SAI2_DIV			30
#define IMX8DV_UART0_DIV		31
#define IMX8DV_UART1_DIV		32
#define IMX8DV_UART2_DIV		33
#define IMX8DV_SPI0_DIV			34
#define IMX8DV_SPI1_DIV			35
#define IMX8DV_SPI2_DIV			36
#define IMX8DV_FTM0_DIV			37
#define IMX8DV_FTM1_DIV			38
#define IMX8DV_CAN0_DIV			39
#define IMX8DV_CAN1_DIV			40
#define IMX8DV_CAN2_DIV			41

/* Display Controller clocks. */
#define IMX8DV_DC0_DISP0_DIV	42
#define IMX8DV_DC0_DISP1_DIV	43
#define IMX8DV_DC0_CAPT0_DIV	44
#define IMX8DV_DC0_CAPT1_DIV	45
#define IM8DV_DC0_GPU_2_DIV		46
#define IMX8DV_DC1_DISP0_DIV	47
#define IMX8DV_DC1_DISP1_DIV	48
#define IMX8DV_DC1_CAPT0_DIV	49
#define IMX8DV_DC1_CAPT1_DIV	50
#define IM8DV_DC1_GPU_3_DIV		51

/* HSIO subsystem Clocks */
#define IMX8DV_PCIE_PER_DIV			52
#define IMX8DV_PCIE_PHY_REF_DIV		53
#define IMX8DV_PCIE_PHY_PIPE_DIV	54

/* LCD Subsystem Clocks. */
#define IMX8DV_LCD_PIXEL_DIV	55
#define IMX8DV_LCD_PWM_DIV		56
#define IMX8DV_LCD_I2C0_DIV		57
#define IMX8DV_LCD_I2C1_DIV		58

/* LVDS Subsystem Clocks */
#define IMX8DV_LVDS_0_PIXEL_DIV	58
#define IMX8DV_LVDS_0_PHY_DIV	59
#define IM8DV_LVDS_0_PWM_DIV	60
#define IM8DV_LVDS_0_I2C0_DIV	61
#define IM8DV_LVDS_0_I2C1_DIV	62
#define IMX8DV_LVDS_1_PIXEL_DIV	63
#define IMX8DV_LVDS_1_PHY_DIV	64
#define IM8DV_LVDS_1_PWM_DIV	65
#define IM8DV_LVDS_1_I2C0_DIV	66
#define IM8DV_LVDS_1_I2C1_DIV	67
#define IMX8DV_LVDS_2_PIXEL_DIV	68
#define IMX8DV_LVDS_2_PHY_DIV	69
#define IM8DV_LVDS_2_PWM_DIV	70
#define IM8DV_LVDS_2_I2C0_DIV	71
#define IM8DV_LVDS_2_I2C1_DIV	72

/* M4 subsystem Clocks */
#define IMX8DV_M4_0_CORE_DIV	73
#define IMX8DV_M4_0_LPIT_DIV	74
#define IMX8DV_M4_0_TPM_DIV		75
#define IMX8DV_M4_0_I2C_DIV		76
#define IMX8DV_M4_0_UART_DIV	77
#define IMX8DV_M4_1_CORE_DIV	78
#define IMX8DV_M4_1_LPIT_DIV	79
#define IMX8DV_M4_1_TPM_DIV		80
#define IMX8DV_M4_1_I2C_DIV		81
#define IMX8DV_M4_1_UART_DIV	82


/* Pixel Link Subsystem Clocks. */
#define IMX8DV_PL_0_PIXEL_DIV	83
#define IMX8DV_PL_0_MCLK_DIV	84
#define IMX8DV_PL_0_PWM0_DIV	85
#define IMX8DV_PL_0_PWM1_DIV	86
#define IMX8DV_PL_0_I2C_DIV		87
#define IMX8DV_PL_1_PIXEL_DIV	88
#define IMX8DV_PL_1_MCLK_DIV	89
#define IMX8DV_PL_1_PWM0_DIV	90
#define IMX8DV_PL_1_PWM1_DIV	91
#define IMX8DV_PL_1_I2C_DIV		92

/* VPU Subsytem Clocks. */
#define IMX8DV_VPU_DDR_DIV		93
#define IMX8DV_VPU_CABAC_DIV	94
#define IMX8DV_VPU_XUVI_DIV		95
#define IMX8DV_VPU_UART_DIV		96

/* VPU-Core Subsytem Clocks. */
#define IMX8DV_VPU_CORE_DIV		97

/* GPU clocks. */
#define IMX8DV_GPU0_CORE_DIV	98
#define IMX8DV_GPU0_SHADER_DIV	99
#define IMX8DV_GPU1_CORE_DIV	100
#define IMX8DV_GPU1_SHADER_DIV	101

/* LSIO Subsystem clocks. */
#define IMX8DV_I2C0_DIV_CLK		102
#define IMX8DV_I2C1_DIV_CLK		103
#define IMX8DV_I2C2_DIV_CLK		104
#define IMX8DV_I2C3_DIV_CLK		105
#define IMX8DV_I2C0_CLK			106
#define IMX8DV_I2C1_CLK			107
#define IMX8DV_I2C2_CLK			108
#define IMX8DV_I2C3_CLK			109
#define IMX8DV_PWM0_CLK			110
#define IMX8DV_PWM1_CLK			111
#define IMX8DV_PWM2_CLK			112
#define IMX8DV_PWM3_CLK			113
#define IMX8DV_PWM4_CLK			114
#define IMX8DV_PWM5_CLK			115
#define IMX8DV_PWM6_CLK			116
#define IMX8DV_PWM7_CLK			117
#define IMX8DV_GPT0_CLK			118
#define IMX8DV_GPT1_CLK			119
#define IMX8DV_GPT2_CLK			120
#define IMX8DV_GPT3_CLK			121
#define IMX8DV_GPT4_CLK			122

/* Megawrap clocks */
#define IMX8DV_SDHC_BUS_CLK		123
#define IMX8DV_ENET_BUS_CLK		124
#define IMX8DV_QSPI_CLK			125
#define IMX8DV_SDHC0_CLK		126
#define IMX8DV_SDHC1_CLK		127
#define IMX8DV_SDHC2_CLK		128
#define IMX8DV_ENET0_CLK		129
#define IMX8DV_ENET1_CLK		130
#define IMX8DV_ENET0_TIME_CLK	131
#define IMX8DV_ENET1_TIME_CLK	132
#define IMX8DV_SAI0_CLK			133
#define IMX8DV_SAI1_CLK			134
#define IMX8DV_SAI2_CLK			135
#define IMX8DV_UART0_CLK		136
#define IMX8DV_UART1_CLK		137
#define IMX8DV_UART2_CLK		138
#define IMX8DV_SPI0_CLK			139
#define IMX8DV_SPI1_CLK			140
#define IMX8DV_SPI2_CLK			141
#define IMX8DV_FTM0_CLK			142
#define IMX8DV_FTM1_CLK			143
#define IMX8DV_CAN0_CLK			144
#define IMX8DV_CAN1_CLK			145
#define IMX8DV_CAN2_CLK			146
#define IMX8DV_CAN_OSC_CLK		147
#define IMX8DV_USB_PHY_CLK		148
#define IMX8DV_ANATOP_CLK		149

/* Display Controller clocks. */
#define IMX8DV_DC0_DISP0_CLK	150
#define IMX8DV_DC0_DISP1_CLK	151
#define IMX8DV_DC0_CAPT0_CLK	152
#define IMX8DV_DC0_CAPT1_CLK	153
#define IM8DV_DC0_GPU_2_CLK		154
#define IMX8DV_DC1_DISP0_CLK	155
#define IMX8DV_DC1_DISP1_CLK	156
#define IMX8DV_DC1_CAPT0_CLK	157
#define IMX8DV_DC1_CAPT1_CLK	158
#define IM8DV_DC1_GPU_3_CLK		159

/* DMA subsystem Clock. */
#define IMX8DV_DMA_CLK			160

/* HSIO subsystem Clocks */
#define IMX8DV_PCIE_PER_CLK			161
#define IMX8DV_PCIE_PHY_REF_CLK		162
#define IMX8DV_PCIE_PHY_PIPE_CLK	163

/* LCD Subsystem Clocks. */
#define IMX8DV_LCD_PWM_CLK		164
#define IMX8DV_LCD_I2C0_CLK		165
#define IMX8DV_LCD_I2C1_CLK		166

/* LVDS Subsystem Clocks */
#define IMX8DV_LVDS_0_PHY_CLK	167
#define IM8DV_LVDS_0_PWM_CLK	168
#define IM8DV_LVDS_0_I2C0_CLK	169
#define IM8DV_LVDS_0_I2C1_CLK	170
#define IMX8DV_LVDS_1_PHY_CLK	171
#define IM8DV_LVDS_1_PWM_CLK	172
#define IM8DV_LVDS_1_I2C0_CLK	173
#define IM8DV_LVDS_1_I2C1_CLK	174
#define IMX8DV_LVDS_2_PHY_CLK	175
#define IM8DV_LVDS_2_PWM_CLK	176
#define IM8DV_LVDS_2_I2C0_CLK	177
#define IM8DV_LVDS_2_I2C1_CLK	178

/* M4 subsystem Clocks */
#define IMX8DV_M4_0_LPIT_CLK	179
#define IMX8DV_M4_0_TPM_CLK		180
#define IMX8DV_M4_0_I2C_CLK		181
#define IMX8DV_M4_0_UART_CLK	182
#define IMX8DV_M4_1_LPIT_CLK	183
#define IMX8DV_M4_1_TPM_CLK		184
#define IMX8DV_M4_1_I2C_CLK		185
#define IMX8DV_M4_1_UART_CLK	186


/* Pixel Link Subsystem Clocks. */
#define IMX8DV_PL_0_MCLK_CLK	187
#define IMX8DV_PL_0_PWM0_CLK	188
#define IMX8DV_PL_0_PWM1_CLK	189
#define IMX8DV_PL_0_I2C_CLK		190
#define IMX8DV_PL_1_MCLK_CLK	191
#define IMX8DV_PL_1_PWM0_CLK	192
#define IMX8DV_PL_1_PWM1_CLK	193
#define IMX8DV_PL_1_I2C_CLK		194

/* VPU Subsytem Clocks. */
#define IMX8DV_VPU_DDR_CLK		195
#define IMX8DV_VPU_CABAC_CLK	196
#define IMX8DV_VPU_XUVI_CLK		197
#define IMX8DV_VPU_UART_CLK		198

/* GPU clocks */
#define IMX8DV_GPU0_CORE_CLK	199
#define IMX8DV_GPU0_SHADER_CLK	200
#define IMX8DV_GPU1_CORE_CLK	201
#define IMX8DV_GPU1_SHADER_CLK	202

#define IMX8DV_CLK_END			203


#endif /* __DT_BINDINGS_CLOCK_IMX8DV_H */
