TimeQuest Timing Analyzer report for digital_recognition
Tue Mar 26 13:44:10 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_10m'
 15. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'cam_pclk'
 17. Slow 1200mV 85C Model Setup: 'dri_clk'
 18. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'clk_10m'
 20. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'dri_clk'
 23. Slow 1200mV 85C Model Hold: 'cam_pclk'
 24. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 26. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'cam_pclk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10m'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'dri_clk'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Slow 1200mV 85C Model Metastability Report
 45. Slow 1200mV 0C Model Fmax Summary
 46. Slow 1200mV 0C Model Setup Summary
 47. Slow 1200mV 0C Model Hold Summary
 48. Slow 1200mV 0C Model Recovery Summary
 49. Slow 1200mV 0C Model Removal Summary
 50. Slow 1200mV 0C Model Minimum Pulse Width Summary
 51. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'clk_10m'
 53. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Setup: 'cam_pclk'
 55. Slow 1200mV 0C Model Setup: 'dri_clk'
 56. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Hold: 'clk_10m'
 58. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 59. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 60. Slow 1200mV 0C Model Hold: 'dri_clk'
 61. Slow 1200mV 0C Model Hold: 'cam_pclk'
 62. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 64. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Slow 1200mV 0C Model Removal: 'cam_pclk'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10m'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'dri_clk'
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Output Enable Times
 79. Minimum Output Enable Times
 80. Output Disable Times
 81. Minimum Output Disable Times
 82. Slow 1200mV 0C Model Metastability Report
 83. Fast 1200mV 0C Model Setup Summary
 84. Fast 1200mV 0C Model Hold Summary
 85. Fast 1200mV 0C Model Recovery Summary
 86. Fast 1200mV 0C Model Removal Summary
 87. Fast 1200mV 0C Model Minimum Pulse Width Summary
 88. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Setup: 'clk_10m'
 90. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 91. Fast 1200mV 0C Model Setup: 'cam_pclk'
 92. Fast 1200mV 0C Model Setup: 'dri_clk'
 93. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Hold: 'clk_10m'
 95. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 96. Fast 1200mV 0C Model Hold: 'dri_clk'
 97. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Hold: 'cam_pclk'
 99. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Recovery: 'cam_pclk'
101. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
102. Fast 1200mV 0C Model Removal: 'cam_pclk'
103. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10m'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'dri_clk'
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Output Enable Times
116. Minimum Output Enable Times
117. Output Disable Times
118. Minimum Output Disable Times
119. Fast 1200mV 0C Model Metastability Report
120. Multicorner Timing Analysis Summary
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Board Trace Model Assignments
126. Input Transition Times
127. Signal Integrity Metrics (Slow 1200mv 0c Model)
128. Signal Integrity Metrics (Slow 1200mv 85c Model)
129. Signal Integrity Metrics (Fast 1200mv 0c Model)
130. Setup Transfers
131. Hold Transfers
132. Recovery Transfers
133. Removal Transfers
134. Report TCCS
135. Report RSKM
136. Unconstrained Paths
137. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; digital_recognition                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; digital_recognition.sdc ; OK     ; Tue Mar 26 13:44:06 2019 ;
+-------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------+----------+-----------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency ; Rise   ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                            ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+-----------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; altera_reserved_tck                               ; Base      ; 100.000  ; 10.0 MHz  ; 0.000  ; 50.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                   ;                                                     ; { altera_reserved_tck }                               ;
; cam_pclk                                          ; Base      ; 20.000   ; 50.0 MHz  ; 0.000  ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                   ;                                                     ; { cam_pclk }                                          ;
; clk_10m                                           ; Generated ; 100.000  ; 10.0 MHz  ; 0.000  ; 50.000   ;            ; 10        ; 1           ;       ;        ;           ;            ; false    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2]   ; { lcd:u_lcd|clk_div:u_clk_div|clk_10m }               ;
; dri_clk                                           ; Generated ; 4000.000 ; 0.25 MHz  ; 0.000  ; 2000.000 ;            ; 400       ; 1           ;       ;        ;           ;            ; false    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2]   ; { i2c_dri:u_i2c_dri|dri_clk }                         ;
; sys_clk                                           ; Base      ; 20.000   ; 50.0 MHz  ; 0.000  ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                   ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000   ; 100.0 MHz ; 0.000  ; 5.000    ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk                                           ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000   ; 100.0 MHz ; -2.083 ; 2.917    ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk                                           ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000   ; 100.0 MHz ; 0.000  ; 5.000    ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk                                           ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+----------+-----------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 51.98 MHz  ; 51.98 MHz       ; altera_reserved_tck ;      ;
; 80.22 MHz  ; 80.22 MHz       ; clk_10m             ;      ;
; 102.59 MHz ; 102.59 MHz      ; dri_clk             ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.066  ; 0.000         ;
; clk_10m                                           ; 2.332  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.855  ; 0.000         ;
; cam_pclk                                          ; 4.973  ; 0.000         ;
; dri_clk                                           ; 5.127  ; 0.000         ;
; altera_reserved_tck                               ; 40.381 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_10m                                           ; -0.360 ; -0.711        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.433  ; 0.000         ;
; altera_reserved_tck                               ; 0.452  ; 0.000         ;
; dri_clk                                           ; 0.453  ; 0.000         ;
; cam_pclk                                          ; 1.388  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.613  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cam_pclk            ; 6.690  ; 0.000         ;
; altera_reserved_tck ; 48.382 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.335 ; 0.000         ;
; cam_pclk            ; 1.387 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.718    ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.719    ; 0.000         ;
; cam_pclk                                          ; 9.657    ; 0.000         ;
; sys_clk                                           ; 9.934    ; 0.000         ;
; clk_10m                                           ; 49.551   ; 0.000         ;
; altera_reserved_tck                               ; 49.588   ; 0.000         ;
; dri_clk                                           ; 1999.790 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.066 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 8.715      ;
; 1.083 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 8.708      ;
; 1.083 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 8.708      ;
; 1.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 8.668      ;
; 1.130 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 8.661      ;
; 1.130 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 8.661      ;
; 1.181 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 8.600      ;
; 1.198 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 8.593      ;
; 1.198 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 8.593      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.114      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 8.067      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.999      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.892      ;
; 1.923 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.891      ;
; 1.925 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.889      ;
; 1.929 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.885      ;
; 1.951 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.863      ;
; 2.064 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.750      ;
; 2.064 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.750      ;
; 2.065 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.749      ;
; 2.066 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.748      ;
; 2.067 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.747      ;
; 2.073 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.741      ;
; 2.075 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.739      ;
; 2.077 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.737      ;
; 2.078 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.736      ;
; 2.265 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.549      ;
; 2.266 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.548      ;
; 2.268 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.546      ;
; 2.272 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.542      ;
; 2.294 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.520      ;
; 2.352 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.462      ;
; 2.353 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.461      ;
; 2.355 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.459      ;
; 2.359 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.455      ;
; 2.381 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.433      ;
; 2.407 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.407      ;
; 2.407 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.407      ;
; 2.408 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.406      ;
; 2.409 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.405      ;
; 2.410 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.404      ;
; 2.416 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.398      ;
; 2.418 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.396      ;
; 2.420 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.394      ;
; 2.421 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.393      ;
; 2.477 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 7.313      ;
; 2.494 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.320      ;
; 2.494 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.320      ;
; 2.495 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.319      ;
; 2.496 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.318      ;
; 2.497 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.317      ;
; 2.503 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.311      ;
; 2.505 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.309      ;
; 2.507 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.307      ;
; 2.508 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 7.306      ;
; 2.616 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.176      ;
; 2.616 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.176      ;
; 2.663 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.129      ;
; 2.663 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.129      ;
; 2.731 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.061      ;
; 2.731 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 7.061      ;
; 2.820 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 6.970      ;
; 2.907 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 6.883      ;
; 3.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.531     ; 4.082      ;
; 3.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.943      ;
; 3.539 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 3.879      ;
; 3.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.769      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10m'                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 2.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 12.348     ;
; 2.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 12.348     ;
; 2.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 12.348     ;
; 2.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 12.348     ;
; 2.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 12.348     ;
; 2.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 12.348     ;
; 2.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 12.348     ;
; 2.693 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.761     ;
; 2.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.979     ;
; 2.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.979     ;
; 2.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.979     ;
; 2.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.979     ;
; 2.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.979     ;
; 2.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.979     ;
; 2.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.979     ;
; 2.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.979     ;
; 2.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.979     ;
; 2.716 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.738     ;
; 2.753 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.701     ;
; 2.778 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.676     ;
; 2.801 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.879     ;
; 2.801 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.879     ;
; 2.801 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.879     ;
; 2.801 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.879     ;
; 2.801 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.879     ;
; 2.801 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.879     ;
; 2.801 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.879     ;
; 2.817 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.772      ; 12.003     ;
; 2.850 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.771      ; 11.969     ;
; 2.855 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.599     ;
; 2.855 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.599     ;
; 2.855 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.599     ;
; 2.855 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.599     ;
; 2.855 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.599     ;
; 2.855 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.599     ;
; 2.967 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.454      ; 11.488     ;
; 2.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.709     ;
; 2.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.709     ;
; 2.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.709     ;
; 2.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.709     ;
; 2.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.709     ;
; 2.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.709     ;
; 2.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.764      ; 11.709     ;
; 3.038 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.454      ; 11.417     ;
; 3.049 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.446      ; 11.398     ;
; 3.049 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.446      ; 11.398     ;
; 3.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.446      ; 11.397     ;
; 3.053 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.446      ; 11.394     ;
; 3.075 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.446      ; 11.372     ;
; 3.092 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.362     ;
; 3.162 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.292     ;
; 3.171 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.510     ;
; 3.171 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.510     ;
; 3.171 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.510     ;
; 3.171 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.510     ;
; 3.171 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.510     ;
; 3.171 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.510     ;
; 3.171 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.510     ;
; 3.171 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.510     ;
; 3.171 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.510     ;
; 3.185 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.269     ;
; 3.222 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.232     ;
; 3.247 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.207     ;
; 3.262 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.192     ;
; 3.262 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.192     ;
; 3.262 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.192     ;
; 3.262 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.192     ;
; 3.262 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.192     ;
; 3.262 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.192     ;
; 3.262 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.192     ;
; 3.262 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.192     ;
; 3.262 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.192     ;
; 3.262 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.192     ;
; 3.286 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.772      ; 11.534     ;
; 3.319 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.771      ; 11.500     ;
; 3.324 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.130     ;
; 3.324 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.130     ;
; 3.324 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.130     ;
; 3.324 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.130     ;
; 3.324 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.130     ;
; 3.324 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.130     ;
; 3.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.122     ;
; 3.341 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.340     ;
; 3.341 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.340     ;
; 3.341 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.340     ;
; 3.341 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.340     ;
; 3.341 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.340     ;
; 3.341 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.340     ;
; 3.341 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.340     ;
; 3.341 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.340     ;
; 3.341 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.765      ; 11.340     ;
; 3.355 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.099     ;
; 3.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.062     ;
; 3.417 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 11.037     ;
; 3.436 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.454      ; 11.019     ;
; 3.456 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.772      ; 11.364     ;
; 3.489 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.771      ; 11.330     ;
; 3.494 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 10.960     ;
; 3.494 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 10.960     ;
; 3.494 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.453      ; 10.960     ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 2.855 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -5.149     ; 1.997      ;
; 3.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -5.149     ; 1.782      ;
; 3.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -5.149     ; 1.749      ;
; 9.062 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.342     ; 0.858      ;
; 9.062 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.342     ; 0.858      ;
; 9.102 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.342     ; 0.818      ;
; 9.102 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.342     ; 0.818      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 4.973 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.011      ; 6.949      ;
; 5.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.011      ; 6.852      ;
; 5.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.011      ; 6.647      ;
; 5.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.011      ; 6.536      ;
; 5.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.012      ; 6.235      ;
; 5.713 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.012      ; 6.210      ;
; 5.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.012      ; 6.163      ;
; 5.913 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.012      ; 6.010      ;
; 6.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.012      ; 5.756      ;
; 6.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.012      ; 5.609      ;
; 7.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.011      ; 4.659      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dri_clk'                                                                                                                                                                               ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                       ; To Node                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.127    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.989      ; 8.863      ;
; 5.323    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.988      ; 8.666      ;
; 5.329    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.989      ; 8.661      ;
; 5.571    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.983      ; 8.413      ;
; 5.613    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.988      ; 8.376      ;
; 5.653    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.989      ; 8.337      ;
; 5.700    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.988      ; 8.289      ;
; 5.792    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.988      ; 8.197      ;
; 5.815    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.988      ; 8.174      ;
; 5.944    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.988      ; 8.045      ;
; 5.984    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.987      ; 8.004      ;
; 6.015    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.983      ; 7.969      ;
; 6.039    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.987      ; 7.949      ;
; 6.040    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.983      ; 7.944      ;
; 6.109    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.988      ; 7.880      ;
; 6.126    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.986      ; 7.861      ;
; 6.138    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.986      ; 7.849      ;
; 6.186    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.987      ; 7.802      ;
; 6.328    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.986      ; 7.659      ;
; 6.343    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.982      ; 7.640      ;
; 6.427    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.988      ; 7.562      ;
; 6.447    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.988      ; 7.542      ;
; 6.545    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.982      ; 7.438      ;
; 6.550    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.982      ; 7.433      ;
; 3990.252 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.102     ; 9.637      ;
; 3990.463 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.102     ; 9.426      ;
; 3990.766 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 9.128      ;
; 3990.977 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 8.917      ;
; 3991.428 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.096     ; 8.467      ;
; 3991.798 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.096     ; 8.097      ;
; 3991.804 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.103     ; 8.084      ;
; 3991.807 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.099     ; 8.085      ;
; 3991.857 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 8.037      ;
; 3991.956 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.103     ; 7.932      ;
; 3992.010 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.884      ;
; 3992.134 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.103     ; 7.754      ;
; 3992.150 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.103     ; 7.738      ;
; 3992.163 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.099     ; 7.729      ;
; 3992.167 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.099     ; 7.725      ;
; 3992.207 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.687      ;
; 3992.209 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.102     ; 7.680      ;
; 3992.214 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.096     ; 7.681      ;
; 3992.231 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.103     ; 7.657      ;
; 3992.232 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.662      ;
; 3992.240 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.098     ; 7.653      ;
; 3992.326 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.568      ;
; 3992.389 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.103     ; 7.499      ;
; 3992.391 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.096     ; 7.504      ;
; 3992.416 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.099     ; 7.476      ;
; 3992.462 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.432      ;
; 3992.501 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.393      ;
; 3992.502 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.392      ;
; 3992.502 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.392      ;
; 3992.556 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.338      ;
; 3992.569 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.325      ;
; 3992.599 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 7.295      ;
; 3992.715 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.102     ; 7.174      ;
; 3992.882 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.095     ; 7.014      ;
; 3993.096 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.098     ; 6.797      ;
; 3993.100 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 6.809      ;
; 3993.103 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 6.791      ;
; 3993.134 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 6.775      ;
; 3993.149 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.099     ; 6.743      ;
; 3993.246 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.098     ; 6.647      ;
; 3993.313 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 6.596      ;
; 3993.315 ; i2c_dri:u_i2c_dri|cnt[4]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.083     ; 6.593      ;
; 3993.328 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.102     ; 6.561      ;
; 3993.352 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.098     ; 6.541      ;
; 3993.428 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.102     ; 6.461      ;
; 3993.480 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.101     ; 6.410      ;
; 3993.603 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 6.306      ;
; 3993.637 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 6.272      ;
; 3993.641 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.098     ; 6.252      ;
; 3993.648 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.083     ; 6.260      ;
; 3993.654 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.097     ; 6.240      ;
; 3993.665 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.101     ; 6.225      ;
; 3993.679 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.083     ; 6.229      ;
; 3993.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 6.093      ;
; 3993.858 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.092     ; 6.041      ;
; 3993.859 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.098     ; 6.034      ;
; 3993.861 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.083     ; 6.047      ;
; 3993.893 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.098     ; 6.000      ;
; 3993.910 ; i2c_dri:u_i2c_dri|cnt[3]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.083     ; 5.998      ;
; 3993.932 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec     ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.100     ; 5.959      ;
; 3993.942 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.092     ; 5.957      ;
; 3993.994 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.092     ; 5.905      ;
; 3994.031 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 5.878      ;
; 3994.058 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.104     ; 5.829      ;
; 3994.070 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.092     ; 5.829      ;
; 3994.072 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.098     ; 5.821      ;
; 3994.092 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.104     ; 5.795      ;
; 3994.121 ; i2c_dri:u_i2c_dri|data_wr_t[3]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 5.785      ;
; 3994.137 ; i2c_dri:u_i2c_dri|cnt[5]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.083     ; 5.771      ;
; 3994.143 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec     ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.100     ; 5.748      ;
; 3994.151 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.092     ; 5.748      ;
; 3994.221 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.096     ; 5.674      ;
; 3994.238 ; i2c_dri:u_i2c_dri|sda_out                       ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.080     ; 5.673      ;
; 3994.246 ; i2c_dri:u_i2c_dri|cnt[4]                        ; i2c_dri:u_i2c_dri|scl                        ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.081     ; 5.664      ;
; 3994.248 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.102     ; 5.641      ;
; 3994.255 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.101     ; 5.635      ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 9.693      ;
; 40.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.048      ; 9.429      ;
; 40.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 9.325      ;
; 40.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 9.156      ;
; 41.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 8.727      ;
; 41.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 8.468      ;
; 41.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 8.343      ;
; 41.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 8.299      ;
; 42.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.064      ; 7.905      ;
; 42.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 7.135      ;
; 43.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 7.070      ;
; 43.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.067      ; 7.006      ;
; 43.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.059      ; 6.872      ;
; 43.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 6.641      ;
; 43.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 6.560      ;
; 43.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 6.206      ;
; 43.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 6.134      ;
; 44.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 5.977      ;
; 44.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 5.884      ;
; 44.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 5.223      ;
; 46.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 4.064      ;
; 46.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 3.762      ;
; 46.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 3.705      ;
; 46.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 3.657      ;
; 46.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 3.354      ;
; 46.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.048      ; 3.095      ;
; 46.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 3.074      ;
; 49.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 1.030      ;
; 92.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.624      ;
; 92.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.398      ;
; 92.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.398      ;
; 92.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.360      ;
; 92.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.256      ;
; 92.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.134      ;
; 92.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.134      ;
; 92.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.087      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.030      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.030      ;
; 92.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.861      ;
; 92.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.861      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.762      ;
; 93.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.658      ;
; 93.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.661      ;
; 93.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.654      ;
; 93.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.639      ;
; 93.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.638      ;
; 93.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.633      ;
; 93.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.631      ;
; 93.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.631      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.548      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.470      ;
; 93.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.432      ;
; 93.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.432      ;
; 93.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.430      ;
; 93.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.423      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.935      ; 4.807      ;
; -0.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.946      ; 4.827      ;
; 0.112  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 2.142      ; 2.466      ;
; 0.155  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.946      ; 5.333      ;
; 0.217  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.841      ; 5.290      ;
; 0.223  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.295      ;
; 0.223  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.295      ;
; 0.223  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.295      ;
; 0.223  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.295      ;
; 0.223  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.295      ;
; 0.223  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.295      ;
; 0.223  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.295      ;
; 0.223  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.295      ;
; 0.223  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.295      ;
; 0.223  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.295      ;
; 0.230  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.935      ; 5.397      ;
; 0.259  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.946      ; 5.437      ;
; 0.263  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.841      ; 5.336      ;
; 0.267  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 2.142      ; 2.621      ;
; 0.283  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                                                              ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 2.142      ; 2.637      ;
; 0.406  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.488      ; 1.148      ;
; 0.416  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.486      ; 1.156      ;
; 0.417  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.154      ; 5.845      ;
; 0.421  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.935      ; 5.588      ;
; 0.421  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.841      ; 5.494      ;
; 0.423  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.480      ; 1.157      ;
; 0.427  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.499      ;
; 0.427  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.499      ;
; 0.427  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.499      ;
; 0.427  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.499      ;
; 0.427  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.499      ;
; 0.427  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.499      ;
; 0.427  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.499      ;
; 0.427  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.499      ;
; 0.427  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.499      ;
; 0.427  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.840      ; 5.499      ;
; 0.431  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.480      ; 1.165      ;
; 0.435  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.149      ; 5.815      ;
; 0.435  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.149      ; 5.815      ;
; 0.435  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.149      ; 5.815      ;
; 0.435  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.149      ; 5.815      ;
; 0.435  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.149      ; 5.815      ;
; 0.435  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.149      ; 5.815      ;
; 0.435  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.149      ; 5.815      ;
; 0.435  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.149      ; 5.815      ;
; 0.435  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.149      ; 5.815      ;
; 0.438  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a18~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.482      ; 1.174      ;
; 0.440  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.473      ; 1.167      ;
; 0.444  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.479      ; 1.177      ;
; 0.446  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.484      ; 1.184      ;
; 0.450  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.946      ; 5.628      ;
; 0.452  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 5.154      ; 5.881      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.485      ; 1.192      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                                                                                   ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|col_d0                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|col_d0                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|row_d0                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|row_d0                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                                                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                                                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.433 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.746      ;
; 0.433 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.746      ;
; 0.451 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.764      ;
; 0.451 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.764      ;
; 6.092 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.765     ; 1.559      ;
; 6.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.765     ; 1.611      ;
; 6.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.765     ; 1.835      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.799      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.799      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.805      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.805      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dri_clk'                                                                                                                                                                                      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; i2c_dri:u_i2c_dri|sda_dir                          ; i2c_dri:u_i2c_dri|sda_dir                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|sda_out                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.502 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.794      ;
; 0.527 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.819      ;
; 0.545 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.837      ;
; 0.625 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; i2c_dri:u_i2c_dri|wr_flag                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.917      ;
; 0.667 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.959      ;
; 0.682 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.974      ;
; 0.693 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.985      ;
; 0.695 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.987      ;
; 0.702 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.994      ;
; 0.703 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; i2c_dri:u_i2c_dri|addr_t[5]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 0.995      ;
; 0.713 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; i2c_dri:u_i2c_dri|addr_t[12]                       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.078      ; 1.003      ;
; 0.738 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.030      ;
; 0.746 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.037      ;
; 0.748 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.040      ;
; 0.765 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.056      ;
; 0.768 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.059      ;
; 0.773 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.065      ;
; 0.775 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.066      ;
; 0.775 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.066      ;
; 0.775 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.066      ;
; 0.775 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.067      ;
; 0.787 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.079      ;
; 0.792 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.084      ;
; 0.795 ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.087      ;
; 0.797 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.089      ;
; 0.799 ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.091      ;
; 0.800 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.092      ;
; 0.804 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.096      ;
; 0.806 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.098      ;
; 0.816 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.108      ;
; 0.822 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.114      ;
; 0.839 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[0]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.131      ;
; 0.845 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.137      ;
; 0.904 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; i2c_dri:u_i2c_dri|addr_t[14]                       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.078      ; 1.194      ;
; 0.925 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; i2c_dri:u_i2c_dri|addr_t[3]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.081      ; 1.218      ;
; 0.931 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; i2c_dri:u_i2c_dri|addr_t[13]                       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.078      ; 1.221      ;
; 0.940 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.231      ;
; 0.954 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; i2c_dri:u_i2c_dri|addr_t[2]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.246      ;
; 1.000 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.292      ;
; 1.038 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.329      ;
; 1.056 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.098      ; 1.366      ;
; 1.100 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|st_done                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.082      ; 1.396      ;
; 1.103 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|scl                              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.082      ; 1.397      ;
; 1.108 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.399      ;
; 1.109 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.401      ;
; 1.117 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.408      ;
; 1.118 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.410      ;
; 1.128 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.420      ;
; 1.134 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.426      ;
; 1.136 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.058      ; 1.407      ;
; 1.142 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.435      ;
; 1.145 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.437      ;
; 1.145 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.436      ;
; 1.151 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.443      ;
; 1.159 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.451      ;
; 1.167 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[5]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.459      ;
; 1.176 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.468      ;
; 1.177 ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.469      ;
; 1.183 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.475      ;
; 1.183 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.475      ;
; 1.187 ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|scl                              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.479      ;
; 1.192 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; i2c_dri:u_i2c_dri|addr_t[7]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.077      ; 1.481      ;
; 1.192 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.484      ;
; 1.192 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.484      ;
; 1.195 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|st_done                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.486      ;
; 1.198 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.086      ; 1.496      ;
; 1.198 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.080      ; 1.490      ;
; 1.201 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.078      ; 1.491      ;
; 1.203 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.494      ;
; 1.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 0.000        ; 4.333      ; 5.772      ;
; 1.231 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.522      ;
; 1.232 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.523      ;
; 1.232 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.523      ;
; 1.240 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.531      ;
; 1.241 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.079      ; 1.532      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.388 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.537      ; 4.217      ;
; 1.875 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.538      ; 4.705      ;
; 1.883 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.538      ; 4.713      ;
; 2.016 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.538      ; 4.846      ;
; 2.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.538      ; 4.856      ;
; 2.132 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.538      ; 4.962      ;
; 2.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.538      ; 4.972      ;
; 2.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.537      ; 5.335      ;
; 2.750 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.537      ; 5.579      ;
; 2.812 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.537      ; 5.641      ;
; 2.845 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.537      ; 5.674      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.613 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 3.997      ;
; 3.737 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.121      ;
; 3.740 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.124      ;
; 3.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.027     ; 2.092      ;
; 3.797 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.183      ;
; 3.819 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.205      ;
; 3.840 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.226      ;
; 3.862 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.248      ;
; 3.921 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.307      ;
; 3.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.329      ;
; 4.026 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.434      ;
; 4.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.435      ;
; 4.029 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.437      ;
; 4.031 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.439      ;
; 4.039 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.447      ;
; 4.040 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.448      ;
; 4.041 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.449      ;
; 4.042 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.450      ;
; 4.043 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.451      ;
; 4.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.533      ;
; 4.130 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.538      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.541      ;
; 4.134 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.542      ;
; 4.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.558      ;
; 4.151 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.559      ;
; 4.153 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.561      ;
; 4.153 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.561      ;
; 4.154 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.562      ;
; 4.155 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.563      ;
; 4.156 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.564      ;
; 4.157 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.565      ;
; 4.158 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.566      ;
; 4.163 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.571      ;
; 4.164 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.572      ;
; 4.165 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.573      ;
; 4.166 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.574      ;
; 4.166 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.574      ;
; 4.167 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.575      ;
; 4.167 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.575      ;
; 4.168 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.576      ;
; 4.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.577      ;
; 4.170 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.578      ;
; 4.249 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.657      ;
; 4.252 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.660      ;
; 4.254 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.662      ;
; 4.257 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.665      ;
; 4.257 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.665      ;
; 4.258 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.666      ;
; 4.260 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.668      ;
; 4.261 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.669      ;
; 4.281 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.689      ;
; 4.284 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 4.692      ;
; 4.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.027     ; 2.613      ;
; 4.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.998     ; 2.842      ;
; 4.530 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.998     ; 2.854      ;
; 4.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.021     ; 2.844      ;
; 4.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.998     ; 2.897      ;
; 4.585 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.998     ; 2.909      ;
; 4.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.027     ; 2.899      ;
; 4.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.005     ; 2.928      ;
; 4.630 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.021     ; 2.931      ;
; 4.798 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.005     ; 3.115      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.875 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.261      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.918 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.304      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 4.999 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 5.385      ;
; 5.387 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 5.772      ;
; 5.387 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 5.772      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 6.690  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.605      ;
; 6.690  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.605      ;
; 6.690  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.605      ;
; 6.690  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.605      ;
; 6.690  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.605      ;
; 6.690  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.605      ;
; 6.690  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.605      ;
; 6.832  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 5.420      ;
; 6.832  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 5.420      ;
; 6.832  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 5.420      ;
; 6.832  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 5.420      ;
; 6.832  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 5.420      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 5.420      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 5.420      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 5.420      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 5.420      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 5.420      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 5.420      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 5.420      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 5.420      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 5.420      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 5.420      ;
; 6.921  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.979      ;
; 6.921  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.979      ;
; 6.921  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.979      ;
; 6.921  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.979      ;
; 6.921  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.979      ;
; 6.921  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.979      ;
; 6.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.979      ;
; 6.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.979      ;
; 6.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.979      ;
; 6.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.979      ;
; 6.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.979      ;
; 7.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.175      ;
; 7.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.175      ;
; 7.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.175      ;
; 7.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.175      ;
; 7.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.175      ;
; 7.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.175      ;
; 7.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.175      ;
; 7.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.120      ;
; 7.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.120      ;
; 7.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.120      ;
; 7.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.120      ;
; 7.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.120      ;
; 7.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.120      ;
; 7.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.384      ; 5.120      ;
; 7.306  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 4.946      ;
; 7.306  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 4.946      ;
; 7.306  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 4.946      ;
; 7.306  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 4.946      ;
; 7.306  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 4.946      ;
; 7.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 4.914      ;
; 7.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 4.914      ;
; 7.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 4.914      ;
; 7.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 4.914      ;
; 7.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.341      ; 4.914      ;
; 7.346  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.946      ;
; 7.346  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.946      ;
; 7.346  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.946      ;
; 7.346  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.946      ;
; 7.346  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.946      ;
; 7.346  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.946      ;
; 7.346  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.946      ;
; 7.346  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.946      ;
; 7.346  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.946      ;
; 7.346  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.946      ;
; 7.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.914      ;
; 7.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.914      ;
; 7.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.914      ;
; 7.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.914      ;
; 7.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.914      ;
; 7.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.914      ;
; 7.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.914      ;
; 7.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.914      ;
; 7.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.914      ;
; 7.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.381      ; 4.914      ;
; 7.395  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.505      ;
; 7.395  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.505      ;
; 7.395  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.505      ;
; 7.395  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.505      ;
; 7.395  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.505      ;
; 7.395  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.505      ;
; 7.427  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.473      ;
; 7.427  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.473      ;
; 7.427  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.473      ;
; 7.427  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.473      ;
; 7.427  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.473      ;
; 7.427  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.989      ; 4.473      ;
; 7.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.505      ;
; 7.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.505      ;
; 7.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.505      ;
; 7.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.505      ;
; 7.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.505      ;
; 7.476  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.473      ;
; 7.476  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.473      ;
; 7.476  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.473      ;
; 7.476  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.473      ;
; 7.476  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.038      ; 4.473      ;
; 12.094 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; dri_clk                                           ; cam_pclk    ; 20.000       ; -1.898     ; 5.919      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.048      ; 1.687      ;
; 96.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.752      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.628      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.601      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.575      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.575      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.575      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.575      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.575      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.575      ;
; 96.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.570      ;
; 96.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.570      ;
; 96.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.570      ;
; 96.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.570      ;
; 96.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.570      ;
; 96.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.570      ;
; 96.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.335      ;
; 96.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.335      ;
; 96.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.335      ;
; 96.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.335      ;
; 96.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.335      ;
; 96.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.335      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.314      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.314      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.314      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.314      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.314      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.314      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.314      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.314      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.295      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.295      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.295      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.295      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.295      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.295      ;
; 96.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.266      ;
; 96.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.266      ;
; 96.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.266      ;
; 96.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.266      ;
; 96.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.250      ;
; 96.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.250      ;
; 96.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.250      ;
; 96.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.250      ;
; 96.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.250      ;
; 96.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.250      ;
; 96.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.250      ;
; 96.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.250      ;
; 96.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.247      ;
; 96.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.247      ;
; 96.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.247      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.229      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.228      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.228      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.228      ;
; 96.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.228      ;
; 96.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.200      ;
; 96.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.200      ;
; 96.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.200      ;
; 96.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.200      ;
; 96.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.200      ;
; 96.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.200      ;
; 96.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.200      ;
; 96.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.200      ;
; 96.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.200      ;
; 96.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.970      ;
; 96.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.970      ;
; 96.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.970      ;
; 96.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.970      ;
; 96.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.970      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.629      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.928      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.008      ;
; 1.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.020      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.051      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.281      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.304      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.304      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.304      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.304      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.304      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.304      ;
; 2.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.282      ;
; 2.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.282      ;
; 2.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.282      ;
; 2.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.282      ;
; 2.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.282      ;
; 2.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.282      ;
; 2.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.282      ;
; 2.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.282      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.328      ;
; 2.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.362      ;
; 2.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.362      ;
; 2.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.362      ;
; 2.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.362      ;
; 2.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.362      ;
; 2.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.362      ;
; 2.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.362      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.401      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.401      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.401      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.401      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.401      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.401      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.401      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.401      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.401      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.634      ;
; 2.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.703      ;
; 2.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.703      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.243      ;
; 1.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.243      ;
; 1.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.243      ;
; 1.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.243      ;
; 1.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.243      ;
; 1.438 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.243      ;
; 1.438 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.243      ;
; 1.438 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.243      ;
; 1.438 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.243      ;
; 1.438 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.243      ;
; 1.438 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.243      ;
; 1.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.298      ;
; 1.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.298      ;
; 1.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.298      ;
; 1.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.298      ;
; 1.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.298      ;
; 1.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.682      ;
; 1.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.682      ;
; 1.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.682      ;
; 1.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.682      ;
; 1.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.682      ;
; 1.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.682      ;
; 1.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.682      ;
; 1.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.682      ;
; 1.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.682      ;
; 1.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.682      ;
; 1.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.298      ;
; 1.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.298      ;
; 1.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.298      ;
; 1.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.298      ;
; 1.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.298      ;
; 1.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.298      ;
; 1.510 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 4.682      ;
; 1.510 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 4.682      ;
; 1.510 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 4.682      ;
; 1.510 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 4.682      ;
; 1.510 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 4.682      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.737      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.737      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.737      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.737      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.737      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.737      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.737      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.737      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.737      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 4.737      ;
; 1.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 4.737      ;
; 1.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 4.737      ;
; 1.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 4.737      ;
; 1.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 4.737      ;
; 1.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 4.737      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.890      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.890      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.890      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.890      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.890      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.890      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.890      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.921      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.921      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.921      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.921      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.921      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.921      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 4.921      ;
; 1.853 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.709      ;
; 1.853 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.709      ;
; 1.853 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.709      ;
; 1.853 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.709      ;
; 1.853 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.564      ; 4.709      ;
; 1.904 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.709      ;
; 1.904 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.709      ;
; 1.904 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.709      ;
; 1.904 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.709      ;
; 1.904 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.709      ;
; 1.904 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 4.709      ;
; 1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 5.148      ;
; 1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 5.148      ;
; 1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 5.148      ;
; 1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 5.148      ;
; 1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 5.148      ;
; 1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 5.148      ;
; 1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 5.148      ;
; 1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 5.148      ;
; 1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 5.148      ;
; 1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.922      ; 5.148      ;
; 1.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 5.148      ;
; 1.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 5.148      ;
; 1.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 5.148      ;
; 1.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 5.148      ;
; 1.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.880      ; 5.148      ;
; 2.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 5.377      ;
; 2.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 5.377      ;
; 2.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 5.377      ;
; 2.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 5.377      ;
; 2.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 5.377      ;
; 2.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 5.377      ;
; 2.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 5.377      ;
; 6.253 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; dri_clk                                           ; cam_pclk    ; 0.000        ; -1.535     ; 5.010      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[0]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[1]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[9]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.780 ; 4.968        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.780 ; 4.968        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.811 ; 5.031        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.811 ; 5.031        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.031 ; 5.031        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.031 ; 5.031        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0]                                                                                                                               ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1]                                                                                                                               ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2]                                                                                                                               ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3]                                                                                                                               ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.671 ; 9.891        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.671 ; 9.891        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.671 ; 9.891        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.671 ; 9.891        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.671 ; 9.891        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.680 ; 9.900        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.680 ; 9.900        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.680 ; 9.900        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.680 ; 9.900        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.680 ; 9.900        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.680 ; 9.900        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.680 ; 9.900        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.680 ; 9.900        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.680 ; 9.900        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.680 ; 9.900        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.699 ; 9.934        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.701 ; 9.936        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.702 ; 9.937        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.702 ; 9.937        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.704 ; 9.939        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.704 ; 9.939        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.812 ; 10.047       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.812 ; 10.047       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.814 ; 10.049       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.816 ; 10.051       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.816 ; 10.051       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.818 ; 10.053       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10m'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.551 ; 49.771       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0]                                                                                                                          ;
; 49.551 ; 49.771       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                                                                                                          ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]  ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                     ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[0]                                                                                                                        ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[10]                                                                                                                       ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[11]                                                                                                                       ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[12]                                                                                                                       ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[13]                                                                                                                       ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[14]                                                                                                                       ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[15]                                                                                                                       ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[1]                                                                                                                        ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[2]                                                                                                                        ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[3]                                                                                                                        ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[4]                                                                                                                        ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[5]                                                                                                                        ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[6]                                                                                                                        ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[7]                                                                                                                        ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[8]                                                                                                                        ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[9]                                                                                                                        ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                            ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                            ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                            ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                            ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                            ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                            ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[5]                                                                                                                                             ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[6]                                                                                                                                             ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[7]                                                                                                                                             ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[8]                                                                                                                                             ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                             ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                             ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                             ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                             ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                             ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~48                                                                                                                       ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~49                                                                                                                       ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~58                                                                                                                       ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~59                                                                                                                       ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                             ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[3]                                                                                                                                             ;
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[4]                                                                                                                                             ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_data_wr[0]                                                                                                                                 ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_data_wr[1]                                                                                                                                 ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_data_wr[2]                                                                                                                                 ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_data_wr[3]                                                                                                                                 ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_data_wr[4]                                                                                                                                 ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_data_wr[5]                                                                                                                                 ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_data_wr[6]                                                                                                                                 ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_data_wr[7]                                                                                                                                 ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_data_wr[8]                                                                                                                                 ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_data_wr[9]                                                                                                                                 ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_raddr[0]                                                                                                                                            ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_raddr[9]                                                                                                                                            ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_we                                                                                                                                                  ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[10]                                                                                                                  ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[11]                                                                                                                  ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[12]                                                                                                                  ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[13]                                                                                                                  ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[15]                                                                                                                  ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[17]                                                                                                                  ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[3]                                                                                                                   ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[5]                                                                                                                   ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[6]                                                                                                                   ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[7]                                                                                                                   ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[8]                                                                                                                   ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[9]                                                                                                                   ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[0]                                                                                                                                                       ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[10]                                                                                                                                                      ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[11]                                                                                                                                                      ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[12]                                                                                                                                                      ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[13]                                                                                                                                                      ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[14]                                                                                                                                                      ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[15]                                                                                                                                                      ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[1]                                                                                                                                                       ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[2]                                                                                                                                                       ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[3]                                                                                                                                                       ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[4]                                                                                                                                                       ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[5]                                                                                                                                                       ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[6]                                                                                                                                                       ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[7]                                                                                                                                                       ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|cnt0[8]                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.588 ; 49.823       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a12~portb_address_reg0                                                                       ;
; 49.589 ; 49.824       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a14~portb_address_reg0                                                                       ;
; 49.589 ; 49.824       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a2~portb_address_reg0                                                                        ;
; 49.590 ; 49.825       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.590 ; 49.825       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~portb_address_reg0                                                                       ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a20~portb_address_reg0                                                                       ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a26~portb_address_reg0                                                                       ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a4~portb_address_reg0                                                                        ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a6~portb_address_reg0                                                                        ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a8~portb_address_reg0                                                                        ;
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a10~portb_address_reg0                                                                       ;
; 49.594 ; 49.829       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a18~portb_address_reg0                                                                       ;
; 49.594 ; 49.829       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a24~portb_address_reg0                                                                       ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~portb_address_reg0                                                                       ;
; 49.658 ; 49.878       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[0] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[1] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[2] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[3] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]                         ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]                         ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dri_clk'                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                             ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                        ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                       ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                       ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                       ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                       ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                       ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                        ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                        ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                        ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                        ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                        ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[8]                        ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[9]                        ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                          ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; 1999.790 ; 1999.978     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                          ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; 1999.791 ; 1999.979     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                        ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                           ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                           ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                           ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                           ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                           ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                           ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                           ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                     ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                         ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                              ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|st_done                          ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|wr_flag                          ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; 1999.792 ; 1999.980     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; 1999.792 ; 2000.012     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 1999.795 ; 1999.983     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; 1999.795 ; 1999.983     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; 1999.795 ; 1999.983     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; 1999.795 ; 1999.983     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; 1999.795 ; 1999.983     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; 1999.795 ; 1999.983     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; 1999.795 ; 1999.983     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; 1999.795 ; 1999.983     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; 1999.795 ; 1999.983     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; 1999.795 ; 1999.983     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; 1999.795 ; 2000.015     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; 1999.796 ; 2000.016     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; 1999.796 ; 2000.016     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; 1999.796 ; 1999.984     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; 1999.796 ; 1999.984     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; 1999.796 ; 1999.984     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.917 ; 2.140 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 6.794 ; 6.741 ; Rise       ; altera_reserved_tck                               ;
; cam_data[*]         ; cam_pclk            ; 2.937 ; 3.232 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]        ; cam_pclk            ; 2.397 ; 2.572 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]        ; cam_pclk            ; 2.323 ; 2.605 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]        ; cam_pclk            ; 2.396 ; 2.662 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]        ; cam_pclk            ; 2.825 ; 3.071 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]        ; cam_pclk            ; 2.484 ; 2.765 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]        ; cam_pclk            ; 2.937 ; 3.232 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]        ; cam_pclk            ; 2.630 ; 2.860 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]        ; cam_pclk            ; 2.628 ; 2.871 ; Rise       ; cam_pclk                                          ;
; cam_href            ; cam_pclk            ; 4.025 ; 4.164 ; Rise       ; cam_pclk                                          ;
; cam_vsync           ; cam_pclk            ; 1.788 ; 2.047 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]       ; sys_clk             ; 5.394 ; 5.677 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 5.387 ; 5.672 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 5.185 ; 5.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 4.777 ; 4.971 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 5.374 ; 5.551 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 4.664 ; 4.839 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 4.997 ; 5.197 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 5.372 ; 5.677 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 5.140 ; 5.326 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 5.394 ; 5.585 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 4.896 ; 5.117 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 4.759 ; 4.972 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 4.820 ; 5.049 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 4.935 ; 5.166 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 4.848 ; 5.091 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 4.707 ; 4.891 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 4.715 ; 4.890 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.383  ; 1.265  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.854 ; -1.008 ; Rise       ; altera_reserved_tck                               ;
; cam_data[*]         ; cam_pclk            ; -1.814 ; -2.047 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]        ; cam_pclk            ; -1.889 ; -2.047 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]        ; cam_pclk            ; -1.814 ; -2.078 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]        ; cam_pclk            ; -1.888 ; -2.134 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]        ; cam_pclk            ; -2.301 ; -2.527 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]        ; cam_pclk            ; -1.971 ; -2.232 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]        ; cam_pclk            ; -2.349 ; -2.636 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]        ; cam_pclk            ; -2.072 ; -2.281 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]        ; cam_pclk            ; -2.064 ; -2.280 ; Rise       ; cam_pclk                                          ;
; cam_href            ; cam_pclk            ; -1.716 ; -1.872 ; Rise       ; cam_pclk                                          ;
; cam_vsync           ; cam_pclk            ; -1.319 ; -1.568 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]       ; sys_clk             ; -3.871 ; -4.023 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; -4.576 ; -4.851 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; -4.371 ; -4.579 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; -3.979 ; -4.151 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; -4.568 ; -4.735 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; -3.871 ; -4.023 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; -4.207 ; -4.395 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; -4.562 ; -4.855 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; -4.327 ; -4.492 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; -4.572 ; -4.740 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; -4.110 ; -4.319 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; -3.962 ; -4.151 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; -4.020 ; -4.225 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; -4.131 ; -4.338 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; -4.047 ; -4.265 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; -3.912 ; -4.074 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; -3.919 ; -4.073 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.542 ; 14.252 ; Fall       ; altera_reserved_tck                               ;
; lcd_de              ; sys_clk             ; 10.639 ; 10.421 ; Rise       ; clk_10m                                           ;
; lcd_hs              ; sys_clk             ; 10.528 ; 10.306 ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ; 7.164  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]          ; sys_clk             ; 10.229 ; 10.022 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]         ; sys_clk             ; 9.610  ; 9.447  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]         ; sys_clk             ; 9.547  ; 9.410  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]         ; sys_clk             ; 9.550  ; 9.393  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]         ; sys_clk             ; 9.848  ; 9.655  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]         ; sys_clk             ; 9.858  ; 9.658  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]         ; sys_clk             ; 9.843  ; 9.741  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]         ; sys_clk             ; 9.663  ; 9.520  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]         ; sys_clk             ; 9.611  ; 9.487  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]         ; sys_clk             ; 9.584  ; 9.423  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]         ; sys_clk             ; 9.276  ; 9.180  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]        ; sys_clk             ; 9.504  ; 9.369  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]        ; sys_clk             ; 10.131 ; 10.017 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]        ; sys_clk             ; 10.229 ; 10.022 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]        ; sys_clk             ; 10.035 ; 9.853  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]        ; sys_clk             ; 10.013 ; 9.854  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]        ; sys_clk             ; 9.864  ; 9.770  ; Rise       ; clk_10m                                           ;
; lcd_vs              ; sys_clk             ; 11.481 ; 11.293 ; Rise       ; clk_10m                                           ;
; seg_led[*]          ; sys_clk             ; 11.764 ; 11.550 ; Rise       ; clk_10m                                           ;
;  seg_led[0]         ; sys_clk             ; 9.636  ; 9.501  ; Rise       ; clk_10m                                           ;
;  seg_led[1]         ; sys_clk             ; 9.604  ; 9.495  ; Rise       ; clk_10m                                           ;
;  seg_led[2]         ; sys_clk             ; 11.130 ; 10.938 ; Rise       ; clk_10m                                           ;
;  seg_led[3]         ; sys_clk             ; 9.530  ; 9.422  ; Rise       ; clk_10m                                           ;
;  seg_led[4]         ; sys_clk             ; 9.357  ; 9.290  ; Rise       ; clk_10m                                           ;
;  seg_led[5]         ; sys_clk             ; 9.405  ; 9.328  ; Rise       ; clk_10m                                           ;
;  seg_led[6]         ; sys_clk             ; 11.192 ; 11.178 ; Rise       ; clk_10m                                           ;
;  seg_led[7]         ; sys_clk             ; 11.764 ; 11.550 ; Rise       ; clk_10m                                           ;
; sel[*]              ; sys_clk             ; 9.694  ; 9.693  ; Rise       ; clk_10m                                           ;
;  sel[0]             ; sys_clk             ; 9.614  ; 9.693  ; Rise       ; clk_10m                                           ;
;  sel[1]             ; sys_clk             ; 9.657  ; 9.577  ; Rise       ; clk_10m                                           ;
;  sel[2]             ; sys_clk             ; 9.655  ; 9.563  ; Rise       ; clk_10m                                           ;
;  sel[3]             ; sys_clk             ; 9.600  ; 9.491  ; Rise       ; clk_10m                                           ;
;  sel[4]             ; sys_clk             ; 9.694  ; 9.593  ; Rise       ; clk_10m                                           ;
;  sel[5]             ; sys_clk             ; 9.671  ; 9.558  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ;        ; 6.884  ; Fall       ; clk_10m                                           ;
; cam_scl             ; sys_clk             ; 9.800  ; 9.933  ; Fall       ; dri_clk                                           ;
; cam_sda             ; sys_clk             ; 10.209 ; 10.379 ; Fall       ; dri_clk                                           ;
; sdram_addr[*]       ; sys_clk             ; 7.121  ; 7.286  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 5.314  ; 5.431  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 5.812  ; 6.005  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 5.471  ; 5.621  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 6.880  ; 7.286  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 6.223  ; 6.466  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 5.613  ; 5.760  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 5.600  ; 5.762  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 5.544  ; 5.639  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 6.401  ; 6.648  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 6.184  ; 6.380  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 7.121  ; 7.111  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 6.515  ; 6.594  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 5.813  ; 5.974  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 5.866  ; 6.017  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 5.866  ; 6.017  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 5.513  ; 5.642  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 5.294  ; 5.363  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; sys_clk             ; 6.225  ; 6.028  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 4.969  ; 5.146  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; sys_clk             ; 6.259  ; 6.259  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 4.615  ; 4.541  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 4.852  ; 4.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 4.420  ; 4.345  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 4.477  ; 4.396  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 4.823  ; 4.713  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 6.259  ; 6.259  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 4.587  ; 4.515  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 4.820  ; 4.703  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 5.252  ; 5.172  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 5.164  ; 5.034  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 5.275  ; 5.148  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 5.378  ; 5.242  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 4.957  ; 4.875  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 5.276  ; 5.166  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 4.886  ; 4.800  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 4.935  ; 4.816  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 4.699  ; 4.809  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 5.433  ; 5.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk            ; sys_clk             ; 9.483  ; 9.213  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk            ; sys_clk             ; 7.912  ; 7.669  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.168 ; 11.879 ; Fall       ; altera_reserved_tck                               ;
; lcd_de              ; sys_clk             ; 9.802  ; 9.591  ; Rise       ; clk_10m                                           ;
; lcd_hs              ; sys_clk             ; 9.695  ; 9.480  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ; 6.478  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]          ; sys_clk             ; 8.493  ; 8.399  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]         ; sys_clk             ; 8.814  ; 8.656  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]         ; sys_clk             ; 8.754  ; 8.619  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]         ; sys_clk             ; 8.756  ; 8.604  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]         ; sys_clk             ; 9.043  ; 8.855  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]         ; sys_clk             ; 9.053  ; 8.858  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]         ; sys_clk             ; 9.038  ; 8.937  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]         ; sys_clk             ; 8.865  ; 8.726  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]         ; sys_clk             ; 8.815  ; 8.694  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]         ; sys_clk             ; 8.789  ; 8.632  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]         ; sys_clk             ; 8.493  ; 8.399  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]        ; sys_clk             ; 8.712  ; 8.581  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]        ; sys_clk             ; 9.314  ; 9.202  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]        ; sys_clk             ; 9.408  ; 9.208  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]        ; sys_clk             ; 9.222  ; 9.045  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]        ; sys_clk             ; 9.201  ; 9.046  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]        ; sys_clk             ; 9.058  ; 8.966  ; Rise       ; clk_10m                                           ;
; lcd_vs              ; sys_clk             ; 10.610 ; 10.427 ; Rise       ; clk_10m                                           ;
; seg_led[*]          ; sys_clk             ; 8.570  ; 8.503  ; Rise       ; clk_10m                                           ;
;  seg_led[0]         ; sys_clk             ; 8.838  ; 8.706  ; Rise       ; clk_10m                                           ;
;  seg_led[1]         ; sys_clk             ; 8.808  ; 8.700  ; Rise       ; clk_10m                                           ;
;  seg_led[2]         ; sys_clk             ; 10.272 ; 10.086 ; Rise       ; clk_10m                                           ;
;  seg_led[3]         ; sys_clk             ; 8.731  ; 8.625  ; Rise       ; clk_10m                                           ;
;  seg_led[4]         ; sys_clk             ; 8.570  ; 8.503  ; Rise       ; clk_10m                                           ;
;  seg_led[5]         ; sys_clk             ; 8.617  ; 8.540  ; Rise       ; clk_10m                                           ;
;  seg_led[6]         ; sys_clk             ; 10.390 ; 10.379 ; Rise       ; clk_10m                                           ;
;  seg_led[7]         ; sys_clk             ; 10.880 ; 10.673 ; Rise       ; clk_10m                                           ;
; sel[*]              ; sys_clk             ; 8.800  ; 8.694  ; Rise       ; clk_10m                                           ;
;  sel[0]             ; sys_clk             ; 8.816  ; 8.892  ; Rise       ; clk_10m                                           ;
;  sel[1]             ; sys_clk             ; 8.857  ; 8.780  ; Rise       ; clk_10m                                           ;
;  sel[2]             ; sys_clk             ; 8.856  ; 8.766  ; Rise       ; clk_10m                                           ;
;  sel[3]             ; sys_clk             ; 8.800  ; 8.694  ; Rise       ; clk_10m                                           ;
;  sel[4]             ; sys_clk             ; 8.893  ; 8.796  ; Rise       ; clk_10m                                           ;
;  sel[5]             ; sys_clk             ; 8.873  ; 8.763  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ;        ; 6.198  ; Fall       ; clk_10m                                           ;
; cam_scl             ; sys_clk             ; 9.016  ; 9.146  ; Fall       ; dri_clk                                           ;
; cam_sda             ; sys_clk             ; 9.408  ; 9.574  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]       ; sys_clk             ; 4.722  ; 4.836  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 4.722  ; 4.836  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 5.199  ; 5.386  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 4.872  ; 5.018  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 6.223  ; 6.615  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 5.595  ; 5.830  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 5.011  ; 5.154  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 4.991  ; 5.149  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 4.940  ; 5.032  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 5.764  ; 6.002  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 5.555  ; 5.744  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 6.513  ; 6.501  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 5.873  ; 5.950  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 5.199  ; 5.354  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 4.908  ; 5.033  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 5.246  ; 5.393  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 4.908  ; 5.033  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 4.701  ; 4.768  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; sys_clk             ; 5.596  ; 5.406  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 4.390  ; 4.562  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; sys_clk             ; 3.860  ; 3.786  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 4.052  ; 3.980  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 4.275  ; 4.151  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 3.860  ; 3.786  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 3.914  ; 3.834  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 4.246  ; 4.139  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 5.683  ; 5.686  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 4.026  ; 3.955  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 4.244  ; 4.130  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 4.662  ; 4.585  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 4.574  ; 4.448  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 4.684  ; 4.562  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 4.783  ; 4.651  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 4.379  ; 4.299  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 4.685  ; 4.578  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 4.311  ; 4.227  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 4.358  ; 4.243  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 4.125  ; 4.233  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 4.830  ; 4.995  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 0.725  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 0.620  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk            ; sys_clk             ; 6.595  ; 6.335  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk            ; sys_clk             ; 7.169  ; 6.884  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------------+------------+--------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+-------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 10.004 ; 9.890 ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 5.648  ; 5.550 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.012  ; 5.898 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.670  ; 5.572 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.648  ; 5.550 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.669  ; 5.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.709  ; 5.611 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.130  ; 7.132 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.012  ; 5.898 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.669  ; 5.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.779  ; 5.702 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.704  ; 5.606 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.793  ; 5.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.806  ; 5.729 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.793  ; 5.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.793  ; 5.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.798  ; 5.721 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.798  ; 5.721 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 9.188 ; 9.074 ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 5.053 ; 4.955 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.367 ; 5.253 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.074 ; 4.976 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.053 ; 4.955 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.073 ; 4.975 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.111 ; 5.013 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.534 ; 6.536 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.367 ; 5.253 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.073 ; 4.975 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.182 ; 5.105 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.107 ; 5.009 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.196 ; 5.119 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.208 ; 5.131 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.196 ; 5.119 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.196 ; 5.119 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.200 ; 5.123 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.200 ; 5.123 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 9.799     ; 9.913     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 5.432     ; 5.530     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.715     ; 5.829     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.437     ; 5.535     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.432     ; 5.530     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.436     ; 5.534     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.493     ; 5.591     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.015     ; 7.013     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.715     ; 5.829     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.436     ; 5.534     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.626     ; 5.703     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.490     ; 5.588     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.600     ; 5.677     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.612     ; 5.689     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.600     ; 5.677     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.600     ; 5.677     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.602     ; 5.679     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.602     ; 5.679     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 8.987     ; 9.101     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.842     ; 4.940     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.078     ; 5.192     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.847     ; 4.945     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.842     ; 4.940     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.846     ; 4.944     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.900     ; 4.998     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.423     ; 6.421     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.078     ; 5.192     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.846     ; 4.944     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.033     ; 5.110     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.897     ; 4.995     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.007     ; 5.084     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.019     ; 5.096     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.007     ; 5.084     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.007     ; 5.084     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.010     ; 5.087     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.010     ; 5.087     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 54.86 MHz  ; 54.86 MHz       ; altera_reserved_tck ;      ;
; 85.6 MHz   ; 85.6 MHz        ; clk_10m             ;      ;
; 107.04 MHz ; 107.04 MHz      ; dri_clk             ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.566  ; 0.000         ;
; clk_10m                                           ; 2.813  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 3.287  ; 0.000         ;
; cam_pclk                                          ; 5.090  ; 0.000         ;
; dri_clk                                           ; 5.305  ; 0.000         ;
; altera_reserved_tck                               ; 40.886 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_10m                                           ; -0.552 ; -1.104        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.380  ; 0.000         ;
; altera_reserved_tck                               ; 0.400  ; 0.000         ;
; dri_clk                                           ; 0.404  ; 0.000         ;
; cam_pclk                                          ; 1.239  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.270  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cam_pclk            ; 6.901  ; 0.000         ;
; altera_reserved_tck ; 48.638 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.232 ; 0.000         ;
; cam_pclk            ; 1.311 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.716    ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.718    ; 0.000         ;
; cam_pclk                                          ; 9.556    ; 0.000         ;
; sys_clk                                           ; 9.943    ; 0.000         ;
; clk_10m                                           ; 49.302   ; 0.000         ;
; altera_reserved_tck                               ; 49.484   ; 0.000         ;
; dri_clk                                           ; 1999.658 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.566 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.240      ;
; 1.572 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.234      ;
; 1.580 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 8.236      ;
; 1.580 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 8.236      ;
; 1.586 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 8.230      ;
; 1.586 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 8.230      ;
; 1.673 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.133      ;
; 1.687 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 8.129      ;
; 1.687 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 8.129      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.649      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.643      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.542      ;
; 2.376 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.460      ;
; 2.377 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.459      ;
; 2.379 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.457      ;
; 2.384 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.452      ;
; 2.410 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.426      ;
; 2.509 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.327      ;
; 2.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.326      ;
; 2.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.325      ;
; 2.512 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.324      ;
; 2.513 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.323      ;
; 2.519 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.317      ;
; 2.521 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.315      ;
; 2.524 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.312      ;
; 2.525 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.311      ;
; 2.669 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.167      ;
; 2.670 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.166      ;
; 2.672 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.164      ;
; 2.677 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.159      ;
; 2.703 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.133      ;
; 2.709 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.127      ;
; 2.710 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.126      ;
; 2.712 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.124      ;
; 2.717 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.119      ;
; 2.743 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.093      ;
; 2.802 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.034      ;
; 2.803 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.033      ;
; 2.804 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.032      ;
; 2.805 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.031      ;
; 2.806 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.030      ;
; 2.812 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.024      ;
; 2.814 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.022      ;
; 2.817 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.019      ;
; 2.818 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.018      ;
; 2.842 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 6.994      ;
; 2.843 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 6.993      ;
; 2.844 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 6.992      ;
; 2.845 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 6.991      ;
; 2.846 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 6.990      ;
; 2.852 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 6.984      ;
; 2.854 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 6.982      ;
; 2.857 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 6.979      ;
; 2.858 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 6.978      ;
; 2.920 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 6.894      ;
; 3.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.768      ;
; 3.051 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.767      ;
; 3.056 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.762      ;
; 3.057 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.761      ;
; 3.157 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.661      ;
; 3.158 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.660      ;
; 3.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 6.601      ;
; 3.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 6.561      ;
; 3.832 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.265     ; 3.845      ;
; 3.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.268     ; 3.737      ;
; 4.056 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.268     ; 3.618      ;
; 4.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.281     ; 3.550      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10m'                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 2.813 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.578     ;
; 2.813 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.578     ;
; 2.813 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.578     ;
; 2.813 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.578     ;
; 2.813 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.578     ;
; 2.813 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.578     ;
; 2.813 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.578     ;
; 3.132 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.193      ; 11.063     ;
; 3.158 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.193      ; 11.037     ;
; 3.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 11.216     ;
; 3.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 11.216     ;
; 3.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 11.216     ;
; 3.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 11.216     ;
; 3.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 11.216     ;
; 3.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 11.216     ;
; 3.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 11.216     ;
; 3.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 11.216     ;
; 3.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 11.216     ;
; 3.200 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.994     ;
; 3.220 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.974     ;
; 3.225 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.475      ; 11.289     ;
; 3.232 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.159     ;
; 3.232 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.159     ;
; 3.232 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.159     ;
; 3.232 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.159     ;
; 3.232 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.159     ;
; 3.232 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.159     ;
; 3.232 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.159     ;
; 3.259 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.473      ; 11.253     ;
; 3.278 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.916     ;
; 3.278 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.916     ;
; 3.278 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.916     ;
; 3.278 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.916     ;
; 3.278 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.916     ;
; 3.278 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.916     ;
; 3.317 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.074     ;
; 3.317 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.074     ;
; 3.317 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.074     ;
; 3.317 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.074     ;
; 3.317 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.074     ;
; 3.317 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.074     ;
; 3.317 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.467      ; 11.074     ;
; 3.363 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.194      ; 10.833     ;
; 3.433 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.186      ; 10.755     ;
; 3.434 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.186      ; 10.754     ;
; 3.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.186      ; 10.753     ;
; 3.438 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.186      ; 10.750     ;
; 3.444 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.750     ;
; 3.453 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.186      ; 10.735     ;
; 3.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.193      ; 10.685     ;
; 3.551 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.193      ; 10.644     ;
; 3.577 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.193      ; 10.618     ;
; 3.596 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.797     ;
; 3.596 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.797     ;
; 3.596 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.797     ;
; 3.596 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.797     ;
; 3.596 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.797     ;
; 3.596 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.797     ;
; 3.596 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.797     ;
; 3.596 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.797     ;
; 3.596 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.797     ;
; 3.619 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.575     ;
; 3.636 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.193      ; 10.559     ;
; 3.639 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.555     ;
; 3.644 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.475      ; 10.870     ;
; 3.662 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.193      ; 10.533     ;
; 3.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.473      ; 10.834     ;
; 3.681 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.712     ;
; 3.681 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.712     ;
; 3.681 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.712     ;
; 3.681 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.712     ;
; 3.681 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.712     ;
; 3.681 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.712     ;
; 3.681 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.712     ;
; 3.681 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.712     ;
; 3.681 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.469      ; 10.712     ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.511     ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.511     ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.511     ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.511     ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.511     ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.511     ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.511     ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.511     ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.511     ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.511     ;
; 3.697 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.497     ;
; 3.697 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.497     ;
; 3.697 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.497     ;
; 3.697 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.497     ;
; 3.697 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.497     ;
; 3.697 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.497     ;
; 3.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.490     ;
; 3.724 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.470     ;
; 3.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.475      ; 10.785     ;
; 3.763 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.473      ; 10.749     ;
; 3.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.412     ;
; 3.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.412     ;
; 3.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.412     ;
; 3.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.192      ; 10.412     ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 3.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -4.823     ; 1.892      ;
; 3.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -4.823     ; 1.694      ;
; 3.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -4.823     ; 1.671      ;
; 9.158 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.314     ; 0.770      ;
; 9.159 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.313     ; 0.770      ;
; 9.192 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.314     ; 0.736      ;
; 9.193 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.313     ; 0.736      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.090 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.805      ; 6.627      ;
; 5.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.805      ; 6.536      ;
; 5.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.805      ; 6.344      ;
; 5.476 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.805      ; 6.241      ;
; 5.723 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.807      ; 5.996      ;
; 5.808 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.807      ; 5.911      ;
; 5.821 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.807      ; 5.898      ;
; 6.014 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.807      ; 5.705      ;
; 6.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.807      ; 5.508      ;
; 6.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.807      ; 5.363      ;
; 7.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.805      ; 4.429      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dri_clk'                                                                                                                                                                                ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                       ; To Node                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.305    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.593      ; 8.290      ;
; 5.366    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 8.228      ;
; 5.473    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.593      ; 8.122      ;
; 5.622    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.972      ;
; 5.648    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.589      ; 7.943      ;
; 5.662    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.932      ;
; 5.690    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.593      ; 7.905      ;
; 5.778    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.816      ;
; 5.785    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.809      ;
; 5.916    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.678      ;
; 5.991    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.589      ; 7.600      ;
; 6.018    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.589      ; 7.573      ;
; 6.040    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.554      ;
; 6.061    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.533      ;
; 6.101    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.493      ;
; 6.121    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.591      ; 7.472      ;
; 6.126    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.591      ; 7.467      ;
; 6.217    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.377      ;
; 6.282    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.591      ; 7.311      ;
; 6.340    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.254      ;
; 6.380    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.592      ; 7.214      ;
; 6.443    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.588      ; 7.147      ;
; 6.605    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.588      ; 6.985      ;
; 6.611    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 3.588      ; 6.979      ;
; 3990.658 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.088     ; 9.246      ;
; 3990.849 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.088     ; 9.055      ;
; 3991.145 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 8.762      ;
; 3991.336 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 8.571      ;
; 3991.878 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 8.030      ;
; 3992.093 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.086     ; 7.813      ;
; 3992.145 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.089     ; 7.758      ;
; 3992.263 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 7.645      ;
; 3992.326 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.089     ; 7.577      ;
; 3992.335 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.572      ;
; 3992.360 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.547      ;
; 3992.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.086     ; 7.453      ;
; 3992.460 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.086     ; 7.446      ;
; 3992.483 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.089     ; 7.420      ;
; 3992.515 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.089     ; 7.388      ;
; 3992.538 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.369      ;
; 3992.544 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.363      ;
; 3992.592 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.088     ; 7.312      ;
; 3992.592 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.089     ; 7.311      ;
; 3992.641 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.266      ;
; 3992.645 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.262      ;
; 3992.716 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 7.192      ;
; 3992.751 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.089     ; 7.152      ;
; 3992.764 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.143      ;
; 3992.796 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.086     ; 7.110      ;
; 3992.798 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.109      ;
; 3992.839 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.068      ;
; 3992.860 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.047      ;
; 3992.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 7.046      ;
; 3992.880 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.027      ;
; 3992.895 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 7.012      ;
; 3992.911 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 6.996      ;
; 3993.049 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.088     ; 6.855      ;
; 3993.166 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.083     ; 6.743      ;
; 3993.377 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 6.531      ;
; 3993.425 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.086     ; 6.481      ;
; 3993.428 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 6.492      ;
; 3993.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 6.454      ;
; 3993.457 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 6.463      ;
; 3993.614 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 6.293      ;
; 3993.640 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 6.267      ;
; 3993.647 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 6.273      ;
; 3993.659 ; i2c_dri:u_i2c_dri|cnt[4]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 6.262      ;
; 3993.659 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.088     ; 6.245      ;
; 3993.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.088     ; 6.146      ;
; 3993.930 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.990      ;
; 3993.939 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.087     ; 5.966      ;
; 3993.959 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 5.948      ;
; 3993.959 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.961      ;
; 3993.994 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 5.913      ;
; 3994.117 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.087     ; 5.788      ;
; 3994.126 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.794      ;
; 3994.149 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.771      ;
; 3994.155 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.765      ;
; 3994.206 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 5.701      ;
; 3994.215 ; i2c_dri:u_i2c_dri|cnt[3]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.706      ;
; 3994.235 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 5.672      ;
; 3994.239 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 5.669      ;
; 3994.287 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 5.621      ;
; 3994.290 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec     ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.087     ; 5.615      ;
; 3994.314 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 5.594      ;
; 3994.320 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.600      ;
; 3994.326 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.594      ;
; 3994.361 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.090     ; 5.541      ;
; 3994.390 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.090     ; 5.512      ;
; 3994.408 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 5.500      ;
; 3994.425 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 5.482      ;
; 3994.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 5.455      ;
; 3994.474 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 5.434      ;
; 3994.474 ; i2c_dri:u_i2c_dri|cnt[5]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.447      ;
; 3994.481 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec     ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.087     ; 5.424      ;
; 3994.486 ; i2c_dri:u_i2c_dri|data_wr_t[3]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.073     ; 5.433      ;
; 3994.533 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.389      ;
; 3994.544 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.087     ; 5.361      ;
; 3994.551 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 5.356      ;
; 3994.580 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.090     ; 5.322      ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 9.281      ;
; 41.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 9.015      ;
; 41.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 8.807      ;
; 41.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 8.762      ;
; 41.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 8.351      ;
; 42.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 8.057      ;
; 42.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 7.964      ;
; 42.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 7.922      ;
; 42.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 7.514      ;
; 43.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 6.807      ;
; 43.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 6.749      ;
; 43.547 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 6.633      ;
; 43.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 6.532      ;
; 43.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 6.230      ;
; 44.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 6.167      ;
; 44.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 5.837      ;
; 44.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.827      ;
; 44.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 5.661      ;
; 44.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 5.537      ;
; 45.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 4.969      ;
; 46.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 3.717      ;
; 46.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 3.525      ;
; 46.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 3.394      ;
; 46.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.396      ;
; 47.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 3.107      ;
; 47.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.874      ;
; 47.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.859      ;
; 49.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 0.940      ;
; 92.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.321      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.117      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.117      ;
; 92.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.055      ;
; 93.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.851      ;
; 93.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.851      ;
; 93.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.847      ;
; 93.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.802      ;
; 93.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.643      ;
; 93.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.643      ;
; 93.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.598      ;
; 93.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.598      ;
; 93.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.391      ;
; 93.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.376      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.369      ;
; 93.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.358      ;
; 93.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.356      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.335      ;
; 93.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.349      ;
; 93.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.344      ;
; 93.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.343      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.193      ;
; 93.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.187      ;
; 93.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.187      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.158      ;
; 93.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.097      ;
; 93.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.052      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.552 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.650      ; 4.313      ;
; -0.552 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.638      ; 4.301      ;
; -0.097 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.650      ; 4.768      ;
; -0.023 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.638      ; 4.830      ;
; 0.000  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.650      ; 4.865      ;
; 0.004  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 1.990      ; 2.189      ;
; 0.044  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.814      ;
; 0.044  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.814      ;
; 0.044  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.814      ;
; 0.044  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.814      ;
; 0.044  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.814      ;
; 0.044  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.814      ;
; 0.044  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.814      ;
; 0.044  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.814      ;
; 0.044  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.814      ;
; 0.044  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.814      ;
; 0.057  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.556      ; 4.828      ;
; 0.108  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.878      ;
; 0.149  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 1.990      ; 2.334      ;
; 0.152  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.638      ; 5.005      ;
; 0.160  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.650      ; 5.025      ;
; 0.166  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                              ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 1.990      ; 2.351      ;
; 0.196  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.556      ; 4.967      ;
; 0.197  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.650      ; 5.062      ;
; 0.212  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.638      ; 5.065      ;
; 0.219  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.989      ;
; 0.219  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.989      ;
; 0.219  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.989      ;
; 0.219  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.989      ;
; 0.219  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.989      ;
; 0.219  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.989      ;
; 0.219  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.989      ;
; 0.219  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.989      ;
; 0.219  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.989      ;
; 0.219  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 4.989      ;
; 0.228  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.556      ; 4.999      ;
; 0.232  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.556      ; 5.003      ;
; 0.233  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.650      ; 5.098      ;
; 0.283  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.053      ;
; 0.301  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.562      ; 5.078      ;
; 0.302  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.557      ; 5.074      ;
; 0.304  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.823      ; 5.337      ;
; 0.304  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.823      ; 5.337      ;
; 0.304  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.823      ; 5.337      ;
; 0.304  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.823      ; 5.337      ;
; 0.304  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.823      ; 5.337      ;
; 0.304  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.823      ; 5.337      ;
; 0.304  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.823      ; 5.337      ;
; 0.304  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.823      ; 5.337      ;
; 0.304  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.823      ; 5.337      ;
; 0.317  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.087      ;
; 0.321  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.828      ; 5.399      ;
; 0.327  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.549      ; 5.091      ;
; 0.328  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.549      ; 5.092      ;
; 0.329  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.549      ; 5.093      ;
; 0.335  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.105      ;
; 0.343  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.549      ; 5.107      ;
; 0.346  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.556      ; 5.117      ;
; 0.348  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.549      ; 5.112      ;
; 0.354  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.830      ; 5.434      ;
; 0.365  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.638      ; 5.218      ;
; 0.369  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.556      ; 5.140      ;
; 0.383  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.153      ;
; 0.383  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.153      ;
; 0.383  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.153      ;
; 0.383  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.153      ;
; 0.383  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.153      ;
; 0.383  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.153      ;
; 0.383  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.153      ;
; 0.383  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.153      ;
; 0.383  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.153      ;
; 0.383  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.555      ; 5.153      ;
; 0.391  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.430      ; 1.051      ;
; 0.396  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.556      ; 5.167      ;
; 0.401  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~1                                                                                                                                  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~1                                                                                                                                                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|v_raddr[4]                                                                                                                                             ; vip:u_vip|projection:u_projection|v_raddr[4]                                                                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|v_raddr[1]                                                                                                                                             ; vip:u_vip|projection:u_projection|v_raddr[1]                                                                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|v_raddr[8]                                                                                                                                             ; vip:u_vip|projection:u_projection|v_raddr[8]                                                                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|v_raddr[3]                                                                                                                                             ; vip:u_vip|projection:u_projection|v_raddr[3]                                                                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                                                                                 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                                                                                 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                                                                                 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                                                                                 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                                                                                 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                                                                                 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.380 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.166     ; 0.669      ;
; 0.381 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.167     ; 0.669      ;
; 0.404 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.166     ; 0.693      ;
; 0.405 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.167     ; 0.693      ;
; 5.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.469     ; 1.383      ;
; 5.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.469     ; 1.432      ;
; 5.905 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.469     ; 1.651      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.725      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.729      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.730      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.743      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.749      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.749      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dri_clk'                                                                                                                                                                                       ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.404 ; i2c_dri:u_i2c_dri|sda_dir                          ; i2c_dri:u_i2c_dri|sda_dir                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|sda_out                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.669      ;
; 0.473 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.738      ;
; 0.488 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.752      ;
; 0.511 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.775      ;
; 0.581 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; i2c_dri:u_i2c_dri|wr_flag                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.846      ;
; 0.623 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.887      ;
; 0.631 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; i2c_dri:u_i2c_dri|addr_t[12]                       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.895      ;
; 0.638 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.903      ;
; 0.649 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.914      ;
; 0.650 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.915      ;
; 0.650 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.915      ;
; 0.651 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.916      ;
; 0.652 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; i2c_dri:u_i2c_dri|addr_t[5]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.916      ;
; 0.662 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.926      ;
; 0.693 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.957      ;
; 0.695 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.959      ;
; 0.696 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.960      ;
; 0.700 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.964      ;
; 0.701 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.965      ;
; 0.716 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.980      ;
; 0.718 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.982      ;
; 0.719 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.983      ;
; 0.720 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.984      ;
; 0.720 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.984      ;
; 0.721 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.986      ;
; 0.721 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.985      ;
; 0.724 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 0.988      ;
; 0.733 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 0.998      ;
; 0.736 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.001      ;
; 0.743 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.007      ;
; 0.743 ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.008      ;
; 0.745 ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.009      ;
; 0.750 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.014      ;
; 0.753 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.017      ;
; 0.756 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.020      ;
; 0.758 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.022      ;
; 0.768 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.033      ;
; 0.783 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[0]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.047      ;
; 0.785 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.049      ;
; 0.821 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; i2c_dri:u_i2c_dri|addr_t[3]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.071      ; 1.087      ;
; 0.836 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; i2c_dri:u_i2c_dri|addr_t[14]                       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.100      ;
; 0.853 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; i2c_dri:u_i2c_dri|addr_t[13]                       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.117      ;
; 0.867 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.131      ;
; 0.879 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; i2c_dri:u_i2c_dri|addr_t[2]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.144      ;
; 0.906 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.171      ;
; 0.942 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.085      ; 1.222      ;
; 0.967 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.231      ;
; 0.997 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|st_done                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.262      ;
; 0.998 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|scl                              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.263      ;
; 1.012 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.051      ; 1.258      ;
; 1.015 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.279      ;
; 1.018 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.282      ;
; 1.018 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.282      ;
; 1.019 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.283      ;
; 1.019 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.283      ;
; 1.020 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.284      ;
; 1.033 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.297      ;
; 1.034 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.298      ;
; 1.034 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.298      ;
; 1.035 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.299      ;
; 1.038 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.302      ;
; 1.040 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.305      ;
; 1.043 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.307      ;
; 1.044 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.308      ;
; 1.045 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.309      ;
; 1.053 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.317      ;
; 1.055 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.320      ;
; 1.055 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.320      ;
; 1.058 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.322      ;
; 1.062 ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.327      ;
; 1.063 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.074      ; 1.332      ;
; 1.067 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.331      ;
; 1.073 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|st_done                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.068      ; 1.336      ;
; 1.075 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.339      ;
; 1.077 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; i2c_dri:u_i2c_dri|addr_t[7]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.068      ; 1.340      ;
; 1.077 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[5]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.341      ;
; 1.077 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.342      ;
; 1.081 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.345      ;
; 1.082 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.068      ; 1.345      ;
; 1.087 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.352      ;
; 1.088 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.352      ;
; 1.092 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.356      ;
; 1.096 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.360      ;
; 1.098 ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|scl                              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.362      ;
; 1.102 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.070      ; 1.367      ;
; 1.111 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.375      ;
; 1.115 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.072      ; 1.382      ;
; 1.115 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.379      ;
; 1.116 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.069      ; 1.380      ;
; 1.129 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 0.000        ; 3.901      ; 5.245      ;
; 1.129 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.066      ; 1.390      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.239 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 3.786      ;
; 1.667 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.274      ; 4.216      ;
; 1.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.274      ; 4.236      ;
; 1.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.274      ; 4.318      ;
; 1.778 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.274      ; 4.327      ;
; 1.869 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.274      ; 4.418      ;
; 1.879 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.274      ; 4.428      ;
; 2.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 4.773      ;
; 2.446 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 4.993      ;
; 2.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 5.067      ;
; 2.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 5.107      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.270 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.616      ;
; 3.356 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.702      ;
; 3.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.825     ; 1.881      ;
; 3.407 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.753      ;
; 3.423 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 3.773      ;
; 3.442 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 3.792      ;
; 3.467 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 3.817      ;
; 3.486 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 3.836      ;
; 3.560 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 3.910      ;
; 3.579 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 3.929      ;
; 3.635 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.004      ;
; 3.636 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.005      ;
; 3.639 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.008      ;
; 3.641 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.010      ;
; 3.649 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.018      ;
; 3.650 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.019      ;
; 3.651 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.020      ;
; 3.652 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.021      ;
; 3.653 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.022      ;
; 3.717 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.086      ;
; 3.721 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.090      ;
; 3.722 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.091      ;
; 3.723 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.092      ;
; 3.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.094      ;
; 3.726 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.095      ;
; 3.727 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.096      ;
; 3.727 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.096      ;
; 3.735 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.104      ;
; 3.736 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.105      ;
; 3.737 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.106      ;
; 3.738 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.107      ;
; 3.739 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.108      ;
; 3.748 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.117      ;
; 3.772 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.141      ;
; 3.773 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.142      ;
; 3.776 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.145      ;
; 3.778 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.147      ;
; 3.786 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.155      ;
; 3.787 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.156      ;
; 3.788 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.157      ;
; 3.789 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.158      ;
; 3.790 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.159      ;
; 3.803 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.172      ;
; 3.809 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.178      ;
; 3.812 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.181      ;
; 3.813 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.182      ;
; 3.834 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.203      ;
; 3.854 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.223      ;
; 3.860 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.229      ;
; 3.863 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.232      ;
; 3.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.825     ; 2.344      ;
; 3.864 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.233      ;
; 3.885 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.254      ;
; 4.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 2.538      ;
; 4.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.802     ; 2.554      ;
; 4.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.802     ; 2.565      ;
; 4.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.800     ; 2.617      ;
; 4.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.825     ; 2.598      ;
; 4.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.802     ; 2.621      ;
; 4.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.802     ; 2.632      ;
; 4.135 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 2.626      ;
; 4.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.800     ; 2.786      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.422 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.772      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.816      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 4.909      ;
; 4.878 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.226      ;
; 4.878 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.226      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 6.901  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 5.185      ;
; 6.901  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 5.185      ;
; 6.901  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 5.185      ;
; 6.901  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 5.185      ;
; 6.901  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 5.185      ;
; 6.901  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 5.185      ;
; 6.901  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 5.185      ;
; 7.013  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 5.026      ;
; 7.013  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 5.026      ;
; 7.013  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 5.026      ;
; 7.013  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 5.026      ;
; 7.013  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 5.026      ;
; 7.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 5.026      ;
; 7.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 5.026      ;
; 7.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 5.026      ;
; 7.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 5.026      ;
; 7.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 5.026      ;
; 7.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 5.026      ;
; 7.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 5.026      ;
; 7.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 5.026      ;
; 7.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 5.026      ;
; 7.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 5.026      ;
; 7.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.633      ;
; 7.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.633      ;
; 7.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.633      ;
; 7.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.633      ;
; 7.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.633      ;
; 7.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.633      ;
; 7.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.633      ;
; 7.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.633      ;
; 7.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.633      ;
; 7.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.633      ;
; 7.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.633      ;
; 7.321  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.765      ;
; 7.321  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.765      ;
; 7.321  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.765      ;
; 7.321  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.765      ;
; 7.321  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.765      ;
; 7.321  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.765      ;
; 7.321  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.765      ;
; 7.371  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.715      ;
; 7.371  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.715      ;
; 7.371  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.715      ;
; 7.371  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.715      ;
; 7.371  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.715      ;
; 7.371  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.715      ;
; 7.371  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.174      ; 4.715      ;
; 7.453  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 4.586      ;
; 7.453  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 4.586      ;
; 7.453  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 4.586      ;
; 7.453  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 4.586      ;
; 7.453  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 4.586      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 4.545      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 4.545      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 4.545      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 4.545      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.127      ; 4.545      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.586      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.586      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.586      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.586      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.586      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.586      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.586      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.586      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.586      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.586      ;
; 7.506  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.193      ;
; 7.506  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.193      ;
; 7.506  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.193      ;
; 7.506  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.193      ;
; 7.506  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.193      ;
; 7.506  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.193      ;
; 7.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.545      ;
; 7.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.545      ;
; 7.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.545      ;
; 7.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.545      ;
; 7.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.545      ;
; 7.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.545      ;
; 7.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.545      ;
; 7.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.545      ;
; 7.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.545      ;
; 7.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.168      ; 4.545      ;
; 7.547  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.152      ;
; 7.547  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.152      ;
; 7.547  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.152      ;
; 7.547  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.152      ;
; 7.547  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.152      ;
; 7.547  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.787      ; 4.152      ;
; 7.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.193      ;
; 7.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.193      ;
; 7.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.193      ;
; 7.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.193      ;
; 7.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.193      ;
; 7.598  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.152      ;
; 7.598  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.152      ;
; 7.598  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.152      ;
; 7.598  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.152      ;
; 7.598  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.838      ; 4.152      ;
; 12.731 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; dri_clk                                           ; cam_pclk    ; 20.000       ; -1.682     ; 5.499      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 1.523      ;
; 96.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.536      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.420      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.394      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.361      ;
; 96.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.138      ;
; 96.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.138      ;
; 96.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.138      ;
; 96.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.138      ;
; 96.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.138      ;
; 96.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.138      ;
; 96.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.115      ;
; 96.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.115      ;
; 96.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.115      ;
; 96.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.115      ;
; 96.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.115      ;
; 96.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.115      ;
; 96.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.115      ;
; 96.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.115      ;
; 96.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.096      ;
; 96.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.096      ;
; 96.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.096      ;
; 96.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.096      ;
; 96.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.096      ;
; 96.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.096      ;
; 96.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.074      ;
; 96.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.074      ;
; 96.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.074      ;
; 96.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.074      ;
; 96.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.056      ;
; 96.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.056      ;
; 96.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.056      ;
; 96.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.056      ;
; 96.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.056      ;
; 96.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.056      ;
; 96.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.056      ;
; 96.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.056      ;
; 96.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.053      ;
; 96.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.053      ;
; 96.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.053      ;
; 96.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.040      ;
; 96.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.040      ;
; 96.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.040      ;
; 96.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.040      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.036      ;
; 96.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.016      ;
; 96.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.016      ;
; 96.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.016      ;
; 96.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.016      ;
; 96.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.016      ;
; 96.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.016      ;
; 96.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.016      ;
; 96.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.016      ;
; 96.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.016      ;
; 97.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.783      ;
; 97.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.783      ;
; 97.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.783      ;
; 97.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.783      ;
; 97.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.783      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.500      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.740      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.813      ;
; 1.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.830      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.836      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.044      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.071      ;
; 1.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.057      ;
; 1.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.057      ;
; 1.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.057      ;
; 1.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.057      ;
; 1.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.057      ;
; 1.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.057      ;
; 1.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.057      ;
; 1.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.057      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.096      ;
; 1.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.135      ;
; 1.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.135      ;
; 1.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.135      ;
; 1.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.135      ;
; 1.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.135      ;
; 1.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.135      ;
; 1.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.135      ;
; 1.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.172      ;
; 1.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.172      ;
; 1.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.172      ;
; 1.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.172      ;
; 1.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.172      ;
; 1.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.172      ;
; 1.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.172      ;
; 1.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.172      ;
; 1.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.172      ;
; 2.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.364      ;
; 2.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.364      ;
; 2.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.364      ;
; 2.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.364      ;
; 2.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.364      ;
; 2.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.364      ;
; 2.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.364      ;
; 2.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.364      ;
; 2.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.364      ;
; 2.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.364      ;
; 2.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.443      ;
; 2.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.443      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 3.891      ;
; 1.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 3.891      ;
; 1.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 3.891      ;
; 1.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 3.891      ;
; 1.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 3.891      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 3.939      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 3.939      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 3.939      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 3.939      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 3.939      ;
; 1.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.891      ;
; 1.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.891      ;
; 1.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.891      ;
; 1.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.891      ;
; 1.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.891      ;
; 1.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.891      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.297      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.297      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.297      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.297      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.297      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.297      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.297      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.297      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.297      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.297      ;
; 1.412 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.939      ;
; 1.412 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.939      ;
; 1.412 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.939      ;
; 1.412 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.939      ;
; 1.412 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.939      ;
; 1.412 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 3.939      ;
; 1.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.297      ;
; 1.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.297      ;
; 1.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.297      ;
; 1.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.297      ;
; 1.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.297      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.345      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.345      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.345      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.345      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.345      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.345      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.345      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.345      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.345      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.345      ;
; 1.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.345      ;
; 1.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.345      ;
; 1.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.345      ;
; 1.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.345      ;
; 1.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.345      ;
; 1.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.515      ;
; 1.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.515      ;
; 1.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.515      ;
; 1.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.515      ;
; 1.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.515      ;
; 1.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.515      ;
; 1.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.515      ;
; 1.624 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.554      ;
; 1.624 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.554      ;
; 1.624 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.554      ;
; 1.624 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.554      ;
; 1.624 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.554      ;
; 1.624 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.554      ;
; 1.624 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.554      ;
; 1.725 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 4.305      ;
; 1.725 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 4.305      ;
; 1.725 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 4.305      ;
; 1.725 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 4.305      ;
; 1.725 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.305      ; 4.305      ;
; 1.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 4.305      ;
; 1.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 4.305      ;
; 1.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 4.305      ;
; 1.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 4.305      ;
; 1.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 4.305      ;
; 1.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.252      ; 4.305      ;
; 1.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.711      ;
; 1.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.711      ;
; 1.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.711      ;
; 1.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.711      ;
; 1.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.711      ;
; 1.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.711      ;
; 1.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.711      ;
; 1.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.711      ;
; 1.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.711      ;
; 1.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 4.711      ;
; 1.830 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.711      ;
; 1.830 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.711      ;
; 1.830 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.711      ;
; 1.830 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.711      ;
; 1.830 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.606      ; 4.711      ;
; 2.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.941      ;
; 2.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.941      ;
; 2.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.941      ;
; 2.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.941      ;
; 2.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.941      ;
; 2.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.941      ;
; 2.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.655      ; 4.941      ;
; 5.757 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; dri_clk                                           ; cam_pclk    ; 0.000        ; -1.388     ; 4.644      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.762 ; 4.946        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.762 ; 4.946        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.834 ; 5.050        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.834 ; 5.050        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.033 ; 5.033        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.033 ; 5.033        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[0]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[1]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[9]                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                             ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                             ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]               ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                      ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                      ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                      ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                      ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                      ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0]                                                                                                                               ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1]                                                                                                                               ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2]                                                                                                                               ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3]                                                                                                                               ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.575 ; 9.791        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.575 ; 9.791        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.575 ; 9.791        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.575 ; 9.791        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.575 ; 9.791        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.613 ; 9.829        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.613 ; 9.829        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.613 ; 9.829        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.613 ; 9.829        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.613 ; 9.829        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.613 ; 9.829        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.613 ; 9.829        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.613 ; 9.829        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.613 ; 9.829        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.613 ; 9.829        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.639 ; 9.869        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.640 ; 9.870        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.640 ; 9.870        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.647 ; 9.877        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.817 ; 9.817        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9|clk0                                                                                   ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_vsync_d0|clk                                                                                                                                                ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_vsync_d1|clk                                                                                                                                                ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_fps_cnt[0]|clk                                                                                                                                             ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_fps_cnt[1]|clk                                                                                                                                             ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_fps_cnt[2]|clk                                                                                                                                             ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_fps_cnt[3]|clk                                                                                                                                             ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|frame_val_flag|clk                                                                                                                                              ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0|clk0                                                                                   ;
; 9.845 ; 9.845        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                              ;
; 9.845 ; 9.845        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[1]|clk                                                                                                                                              ;
; 9.845 ; 9.845        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[2]|clk                                                                                                                                              ;
; 9.845 ; 9.845        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[3]|clk                                                                                                                                              ;
; 9.845 ; 9.845        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[4]|clk                                                                                                                                              ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                              ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[10]|clk                                                                                                                                             ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[11]|clk                                                                                                                                             ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[12]|clk                                                                                                                                             ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[1]|clk                                                                                                                                              ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[2]|clk                                                                                                                                              ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[3]|clk                                                                                                                                              ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[4]|clk                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10m'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0]                                                                                                                                     ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                                                                                                                     ;
; 49.317 ; 49.533       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0]                                                                                                                                     ;
; 49.317 ; 49.533       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[1]                                                                                                                                     ;
; 49.317 ; 49.533       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[2]                                                                                                                                     ;
; 49.317 ; 49.533       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[3]                                                                                                                                     ;
; 49.324 ; 49.540       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|project_done_flag                                                                                                                                                ;
; 49.326 ; 49.542       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cur_state.st_process                                                                                                                                             ;
; 49.366 ; 49.582       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                        ;
; 49.366 ; 49.582       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                        ;
; 49.367 ; 49.583       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                        ;
; 49.367 ; 49.583       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                        ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                 ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                 ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                 ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                             ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                 ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                 ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                 ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                  ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                  ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                  ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                  ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                  ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                  ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]           ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ;
; 49.368 ; 49.584       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                      ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                  ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                  ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                  ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                  ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                  ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                 ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                 ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                            ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                            ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                            ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                            ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                            ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                            ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                            ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                            ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                        ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                       ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                       ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                        ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                        ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                        ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                        ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                        ;
; 49.369 ; 49.585       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.578 ; 49.794       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dri_clk'                                                                                     ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                             ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                       ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                       ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                       ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                       ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                       ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[8]                        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[9]                        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                         ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                              ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|st_done                          ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; 1999.658 ; 1999.842     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                           ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                           ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                           ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                           ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                           ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                           ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                           ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                     ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                          ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|wr_flag                          ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; 1999.659 ; 1999.843     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; 1999.660 ; 1999.844     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; 1999.660 ; 1999.844     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; 1999.660 ; 1999.844     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; 1999.660 ; 1999.844     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                          ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; 1999.661 ; 1999.845     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; 1999.662 ; 1999.846     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; 1999.665 ; 1999.849     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 1999.861 ; 1999.861     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_dri|dri_clk~clkctrl|inclk[0]                 ;
; 1999.861 ; 1999.861     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_dri|dri_clk~clkctrl|outclk                   ;
; 1999.882 ; 1999.882     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[13]|clk                         ;
; 1999.882 ; 1999.882     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[15]|clk                         ;
; 1999.882 ; 1999.882     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[1]|clk                          ;
; 1999.882 ; 1999.882     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[20]|clk                         ;
; 1999.882 ; 1999.882     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[21]|clk                         ;
; 1999.882 ; 1999.882     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[22]|clk                         ;
; 1999.882 ; 1999.882     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[3]|clk                          ;
; 1999.882 ; 1999.882     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[4]|clk                          ;
; 1999.882 ; 1999.882     ; 0.000          ; High Pulse Width ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[7]|clk                          ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.935 ; 2.249 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 6.726 ; 6.652 ; Rise       ; altera_reserved_tck                               ;
; cam_data[*]         ; cam_pclk            ; 2.560 ; 2.689 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]        ; cam_pclk            ; 2.047 ; 2.051 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]        ; cam_pclk            ; 1.977 ; 2.080 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]        ; cam_pclk            ; 2.053 ; 2.134 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]        ; cam_pclk            ; 2.463 ; 2.503 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]        ; cam_pclk            ; 2.145 ; 2.225 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]        ; cam_pclk            ; 2.560 ; 2.689 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]        ; cam_pclk            ; 2.271 ; 2.331 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]        ; cam_pclk            ; 2.273 ; 2.338 ; Rise       ; cam_pclk                                          ;
; cam_href            ; cam_pclk            ; 3.605 ; 3.528 ; Rise       ; cam_pclk                                          ;
; cam_vsync           ; cam_pclk            ; 1.453 ; 1.590 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]       ; sys_clk             ; 4.793 ; 4.876 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 4.759 ; 4.876 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 4.590 ; 4.624 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 4.187 ; 4.227 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 4.746 ; 4.766 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 4.094 ; 4.102 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 4.392 ; 4.443 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 4.744 ; 4.874 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 4.535 ; 4.547 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 4.793 ; 4.771 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 4.288 ; 4.374 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 4.174 ; 4.224 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 4.227 ; 4.292 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 4.336 ; 4.402 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 4.246 ; 4.338 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 4.134 ; 4.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 4.147 ; 4.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.161  ; 0.978  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.018 ; -1.244 ; Rise       ; altera_reserved_tck                               ;
; cam_data[*]         ; cam_pclk            ; -1.521 ; -1.585 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]        ; cam_pclk            ; -1.590 ; -1.585 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]        ; cam_pclk            ; -1.521 ; -1.612 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]        ; cam_pclk            ; -1.595 ; -1.665 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]        ; cam_pclk            ; -1.989 ; -2.019 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]        ; cam_pclk            ; -1.683 ; -1.752 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]        ; cam_pclk            ; -2.028 ; -2.139 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]        ; cam_pclk            ; -1.762 ; -1.812 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]        ; cam_pclk            ; -1.762 ; -1.810 ; Rise       ; cam_pclk                                          ;
; cam_href            ; cam_pclk            ; -1.415 ; -1.420 ; Rise       ; cam_pclk                                          ;
; cam_vsync           ; cam_pclk            ; -1.030 ; -1.163 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]       ; sys_clk             ; -3.387 ; -3.383 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; -4.038 ; -4.153 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; -3.863 ; -3.884 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; -3.476 ; -3.503 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; -4.028 ; -4.044 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; -3.387 ; -3.383 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; -3.689 ; -3.736 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; -4.024 ; -4.150 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; -3.811 ; -3.811 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; -4.059 ; -4.025 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; -3.589 ; -3.669 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; -3.464 ; -3.501 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; -3.515 ; -3.566 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; -3.619 ; -3.671 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; -3.533 ; -3.609 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; -3.426 ; -3.427 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; -3.438 ; -3.428 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.624 ; 13.173 ; Fall       ; altera_reserved_tck                               ;
; lcd_de              ; sys_clk             ; 10.012 ; 9.663  ; Rise       ; clk_10m                                           ;
; lcd_hs              ; sys_clk             ; 9.938  ; 9.542  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ; 6.768  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]          ; sys_clk             ; 9.603  ; 9.313  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]         ; sys_clk             ; 9.019  ; 8.791  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]         ; sys_clk             ; 8.961  ; 8.756  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]         ; sys_clk             ; 8.962  ; 8.742  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]         ; sys_clk             ; 9.254  ; 8.970  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]         ; sys_clk             ; 9.272  ; 8.976  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]         ; sys_clk             ; 9.210  ; 9.066  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]         ; sys_clk             ; 9.058  ; 8.861  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]         ; sys_clk             ; 9.008  ; 8.832  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]         ; sys_clk             ; 8.994  ; 8.767  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]         ; sys_clk             ; 8.690  ; 8.553  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]        ; sys_clk             ; 8.920  ; 8.720  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]        ; sys_clk             ; 9.494  ; 9.298  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]        ; sys_clk             ; 9.603  ; 9.313  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]        ; sys_clk             ; 9.414  ; 9.164  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]        ; sys_clk             ; 9.393  ; 9.158  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]        ; sys_clk             ; 9.227  ; 9.087  ; Rise       ; clk_10m                                           ;
; lcd_vs              ; sys_clk             ; 10.837 ; 10.431 ; Rise       ; clk_10m                                           ;
; seg_led[*]          ; sys_clk             ; 11.096 ; 10.669 ; Rise       ; clk_10m                                           ;
;  seg_led[0]         ; sys_clk             ; 9.028  ; 8.845  ; Rise       ; clk_10m                                           ;
;  seg_led[1]         ; sys_clk             ; 9.001  ; 8.839  ; Rise       ; clk_10m                                           ;
;  seg_led[2]         ; sys_clk             ; 10.486 ; 10.128 ; Rise       ; clk_10m                                           ;
;  seg_led[3]         ; sys_clk             ; 8.925  ; 8.767  ; Rise       ; clk_10m                                           ;
;  seg_led[4]         ; sys_clk             ; 8.763  ; 8.656  ; Rise       ; clk_10m                                           ;
;  seg_led[5]         ; sys_clk             ; 8.808  ; 8.689  ; Rise       ; clk_10m                                           ;
;  seg_led[6]         ; sys_clk             ; 10.394 ; 10.278 ; Rise       ; clk_10m                                           ;
;  seg_led[7]         ; sys_clk             ; 11.096 ; 10.669 ; Rise       ; clk_10m                                           ;
; sel[*]              ; sys_clk             ; 9.099  ; 9.101  ; Rise       ; clk_10m                                           ;
;  sel[0]             ; sys_clk             ; 8.930  ; 9.101  ; Rise       ; clk_10m                                           ;
;  sel[1]             ; sys_clk             ; 9.066  ; 8.899  ; Rise       ; clk_10m                                           ;
;  sel[2]             ; sys_clk             ; 9.062  ; 8.885  ; Rise       ; clk_10m                                           ;
;  sel[3]             ; sys_clk             ; 9.000  ; 8.831  ; Rise       ; clk_10m                                           ;
;  sel[4]             ; sys_clk             ; 9.099  ; 8.912  ; Rise       ; clk_10m                                           ;
;  sel[5]             ; sys_clk             ; 9.068  ; 8.895  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ;        ; 6.266  ; Fall       ; clk_10m                                           ;
; cam_scl             ; sys_clk             ; 8.909  ; 9.147  ; Fall       ; dri_clk                                           ;
; cam_sda             ; sys_clk             ; 9.276  ; 9.565  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]       ; sys_clk             ; 6.417  ; 6.883  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 4.875  ; 5.077  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 5.312  ; 5.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 5.009  ; 5.252  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 6.268  ; 6.883  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 5.697  ; 6.060  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 5.147  ; 5.390  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 5.117  ; 5.415  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 5.055  ; 5.301  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 5.829  ; 6.284  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 5.635  ; 5.994  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 6.417  ; 6.565  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 5.930  ; 6.208  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 5.301  ; 5.601  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 5.354  ; 5.639  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 5.354  ; 5.639  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 5.043  ; 5.268  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 4.839  ; 5.018  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; sys_clk             ; 5.863  ; 5.493  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 4.559  ; 4.818  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; sys_clk             ; 5.750  ; 5.645  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 4.289  ; 4.179  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 4.524  ; 4.339  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 4.106  ; 3.997  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 4.160  ; 4.043  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 4.496  ; 4.328  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 5.750  ; 5.645  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 4.260  ; 4.156  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 4.492  ; 4.317  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 4.927  ; 4.727  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 4.816  ; 4.615  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 4.940  ; 4.707  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 5.039  ; 4.795  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 4.638  ; 4.463  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 4.948  ; 4.722  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 4.572  ; 4.396  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 4.616  ; 4.413  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 4.317  ; 4.473  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 4.972  ; 5.245  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 0.997  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 0.868  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk            ; sys_clk             ; 8.924  ; 8.443  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk            ; sys_clk             ; 7.441  ; 6.961  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.298 ; 10.850 ; Fall       ; altera_reserved_tck                               ;
; lcd_de              ; sys_clk             ; 9.227  ; 8.890  ; Rise       ; clk_10m                                           ;
; lcd_hs              ; sys_clk             ; 9.154  ; 8.773  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ; 6.120  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]          ; sys_clk             ; 7.956  ; 7.823  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]         ; sys_clk             ; 8.272  ; 8.052  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]         ; sys_clk             ; 8.216  ; 8.018  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]         ; sys_clk             ; 8.217  ; 8.005  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]         ; sys_clk             ; 8.497  ; 8.223  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]         ; sys_clk             ; 8.515  ; 8.229  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]         ; sys_clk             ; 8.455  ; 8.316  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]         ; sys_clk             ; 8.309  ; 8.119  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]         ; sys_clk             ; 8.262  ; 8.091  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]         ; sys_clk             ; 8.248  ; 8.029  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]         ; sys_clk             ; 7.956  ; 7.823  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]        ; sys_clk             ; 8.177  ; 7.983  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]        ; sys_clk             ; 8.727  ; 8.538  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]        ; sys_clk             ; 8.832  ; 8.552  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]        ; sys_clk             ; 8.651  ; 8.409  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]        ; sys_clk             ; 8.631  ; 8.404  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]        ; sys_clk             ; 8.472  ; 8.336  ; Rise       ; clk_10m                                           ;
; lcd_vs              ; sys_clk             ; 10.016 ; 9.625  ; Rise       ; clk_10m                                           ;
; seg_led[*]          ; sys_clk             ; 8.025  ; 7.921  ; Rise       ; clk_10m                                           ;
;  seg_led[0]         ; sys_clk             ; 8.280  ; 8.103  ; Rise       ; clk_10m                                           ;
;  seg_led[1]         ; sys_clk             ; 8.254  ; 8.097  ; Rise       ; clk_10m                                           ;
;  seg_led[2]         ; sys_clk             ; 9.679  ; 9.334  ; Rise       ; clk_10m                                           ;
;  seg_led[3]         ; sys_clk             ; 8.177  ; 8.024  ; Rise       ; clk_10m                                           ;
;  seg_led[4]         ; sys_clk             ; 8.025  ; 7.921  ; Rise       ; clk_10m                                           ;
;  seg_led[5]         ; sys_clk             ; 8.069  ; 7.953  ; Rise       ; clk_10m                                           ;
;  seg_led[6]         ; sys_clk             ; 9.642  ; 9.531  ; Rise       ; clk_10m                                           ;
;  seg_led[7]         ; sys_clk             ; 10.265 ; 9.853  ; Rise       ; clk_10m                                           ;
; sel[*]              ; sys_clk             ; 8.186  ; 8.088  ; Rise       ; clk_10m                                           ;
;  sel[0]             ; sys_clk             ; 8.186  ; 8.352  ; Rise       ; clk_10m                                           ;
;  sel[1]             ; sys_clk             ; 8.319  ; 8.156  ; Rise       ; clk_10m                                           ;
;  sel[2]             ; sys_clk             ; 8.315  ; 8.143  ; Rise       ; clk_10m                                           ;
;  sel[3]             ; sys_clk             ; 8.251  ; 8.088  ; Rise       ; clk_10m                                           ;
;  sel[4]             ; sys_clk             ; 8.350  ; 8.169  ; Rise       ; clk_10m                                           ;
;  sel[5]             ; sys_clk             ; 8.319  ; 8.152  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ;        ; 5.637  ; Fall       ; clk_10m                                           ;
; cam_scl             ; sys_clk             ; 8.194  ; 8.423  ; Fall       ; dri_clk                                           ;
; cam_sda             ; sys_clk             ; 8.546  ; 8.825  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]       ; sys_clk             ; 4.331  ; 4.526  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 4.331  ; 4.526  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 4.749  ; 5.053  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 4.458  ; 4.693  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 5.667  ; 6.259  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 5.120  ; 5.470  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 4.593  ; 4.827  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 4.560  ; 4.847  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 4.503  ; 4.741  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 5.247  ; 5.686  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 5.061  ; 5.407  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 5.860  ; 6.000  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 5.343  ; 5.612  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 4.739  ; 5.029  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 4.488  ; 4.705  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 4.787  ; 5.061  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 4.488  ; 4.705  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 4.296  ; 4.469  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; sys_clk             ; 5.280  ; 4.923  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 4.027  ; 4.278  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; sys_clk             ; 3.589  ; 3.484  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 3.769  ; 3.662  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 3.991  ; 3.813  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 3.589  ; 3.484  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 3.641  ; 3.528  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 3.964  ; 3.801  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 5.218  ; 5.119  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 3.740  ; 3.639  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 3.960  ; 3.792  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 4.382  ; 4.188  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 4.271  ; 4.077  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 4.395  ; 4.170  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 4.490  ; 4.254  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 4.105  ; 3.935  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 4.402  ; 4.183  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 4.042  ; 3.871  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 4.083  ; 3.887  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 3.790  ; 3.942  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 4.420  ; 4.682  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 0.536  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 0.412  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk            ; sys_clk             ; 6.140  ; 5.759  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk            ; sys_clk             ; 6.747  ; 6.247  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 9.207 ; 9.114 ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 5.253 ; 5.178 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.616 ; 5.523 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.274 ; 5.199 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.253 ; 5.178 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.274 ; 5.199 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.311 ; 5.236 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.551 ; 6.524 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.616 ; 5.523 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.274 ; 5.199 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.392 ; 5.293 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.304 ; 5.229 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.405 ; 5.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.420 ; 5.321 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.405 ; 5.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.405 ; 5.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.412 ; 5.313 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.412 ; 5.313 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 8.465 ; 8.372 ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.721 ; 4.646 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.027 ; 4.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.742 ; 4.667 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.721 ; 4.646 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.741 ; 4.666 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.777 ; 4.702 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.018 ; 5.991 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.027 ; 4.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.741 ; 4.666 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.858 ; 4.759 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.770 ; 4.695 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.871 ; 4.772 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.886 ; 4.787 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.871 ; 4.772 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.871 ; 4.772 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.877 ; 4.778 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.877 ; 4.778 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 8.886     ; 8.979     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.947     ; 5.022     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.213     ; 5.306     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.952     ; 5.027     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.947     ; 5.022     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.951     ; 5.026     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.005     ; 5.080     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.297     ; 6.324     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.213     ; 5.306     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.951     ; 5.026     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.100     ; 5.199     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.004     ; 5.079     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.081     ; 5.180     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.091     ; 5.190     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.081     ; 5.180     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.081     ; 5.180     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.082     ; 5.181     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.082     ; 5.181     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 8.153     ; 8.246     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.424     ; 4.499     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.636     ; 4.729     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.429     ; 4.504     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.424     ; 4.499     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.429     ; 4.504     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.480     ; 4.555     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.773     ; 5.800     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.636     ; 4.729     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.429     ; 4.504     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.574     ; 4.673     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.479     ; 4.554     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.556     ; 4.655     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.566     ; 4.665     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.556     ; 4.655     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.556     ; 4.655     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.557     ; 4.656     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.557     ; 4.656     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 5.972  ; 0.000         ;
; clk_10m                                           ; 6.598  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 6.951  ; 0.000         ;
; cam_pclk                                          ; 7.735  ; 0.000         ;
; dri_clk                                           ; 8.235  ; 0.000         ;
; altera_reserved_tck                               ; 45.977 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_10m                                           ; -0.079 ; -0.154        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.166  ; 0.000         ;
; dri_clk                                           ; 0.184  ; 0.000         ;
; altera_reserved_tck                               ; 0.186  ; 0.000         ;
; cam_pclk                                          ; 0.464  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.500  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cam_pclk            ; 8.544  ; 0.000         ;
; altera_reserved_tck ; 49.509 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; cam_pclk            ; 0.431 ; 0.000         ;
; altera_reserved_tck ; 0.562 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.734    ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.756    ; 0.000         ;
; cam_pclk                                          ; 9.338    ; 0.000         ;
; sys_clk                                           ; 9.594    ; 0.000         ;
; altera_reserved_tck                               ; 49.483   ; 0.000         ;
; clk_10m                                           ; 49.577   ; 0.000         ;
; dri_clk                                           ; 1999.608 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.972 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.904      ;
; 5.984 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.898      ;
; 5.984 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.898      ;
; 6.064 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.812      ;
; 6.076 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.806      ;
; 6.076 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.806      ;
; 6.114 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.762      ;
; 6.126 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.756      ;
; 6.126 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.756      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.632      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.540      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.393 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.490      ;
; 6.430 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.462      ;
; 6.437 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.455      ;
; 6.438 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.454      ;
; 6.442 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.450      ;
; 6.448 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.444      ;
; 6.482 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.410      ;
; 6.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.409      ;
; 6.485 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.407      ;
; 6.486 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.406      ;
; 6.487 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.405      ;
; 6.496 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.396      ;
; 6.498 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.394      ;
; 6.501 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.391      ;
; 6.502 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.390      ;
; 6.507 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.385      ;
; 6.514 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.378      ;
; 6.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.377      ;
; 6.519 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.373      ;
; 6.524 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.368      ;
; 6.525 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.367      ;
; 6.531 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.361      ;
; 6.532 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.360      ;
; 6.536 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.356      ;
; 6.542 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.350      ;
; 6.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.333      ;
; 6.560 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.332      ;
; 6.562 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.330      ;
; 6.563 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.329      ;
; 6.564 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.328      ;
; 6.573 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.319      ;
; 6.575 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.317      ;
; 6.576 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.316      ;
; 6.577 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.315      ;
; 6.578 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.314      ;
; 6.579 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.313      ;
; 6.579 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.313      ;
; 6.580 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.312      ;
; 6.581 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.311      ;
; 6.590 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.302      ;
; 6.592 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.300      ;
; 6.595 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.297      ;
; 6.596 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.296      ;
; 6.652 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.231      ;
; 6.652 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.231      ;
; 6.717 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.163      ;
; 6.744 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.139      ;
; 6.744 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.139      ;
; 6.794 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.089      ;
; 6.794 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.089      ;
; 6.794 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.086      ;
; 6.811 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.069      ;
; 6.974 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.196     ; 1.757      ;
; 7.035 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.197     ; 1.695      ;
; 7.036 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.197     ; 1.694      ;
; 7.097 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.197     ; 1.633      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10m'                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 6.598 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.356      ;
; 6.598 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.356      ;
; 6.598 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.356      ;
; 6.598 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.356      ;
; 6.598 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.356      ;
; 6.598 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.356      ;
; 6.598 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.356      ;
; 6.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.860      ; 5.122      ;
; 6.734 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.220      ;
; 6.734 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.220      ;
; 6.734 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.220      ;
; 6.734 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.220      ;
; 6.734 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.220      ;
; 6.734 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.220      ;
; 6.734 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.220      ;
; 6.737 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.860      ; 5.110      ;
; 6.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.197      ;
; 6.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.197      ;
; 6.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.197      ;
; 6.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.197      ;
; 6.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.197      ;
; 6.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.197      ;
; 6.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.197      ;
; 6.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.197      ;
; 6.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.197      ;
; 6.769 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 5.076      ;
; 6.774 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.236      ;
; 6.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.172      ;
; 6.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.172      ;
; 6.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.172      ;
; 6.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.172      ;
; 6.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.172      ;
; 6.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.172      ;
; 6.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.172      ;
; 6.784 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 5.061      ;
; 6.798 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.210      ;
; 6.837 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 5.009      ;
; 6.837 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 5.009      ;
; 6.837 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 5.009      ;
; 6.837 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 5.009      ;
; 6.837 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 5.009      ;
; 6.837 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 5.009      ;
; 6.861 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.860      ; 4.986      ;
; 6.873 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.860      ; 4.974      ;
; 6.895 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.061      ;
; 6.895 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.061      ;
; 6.895 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.061      ;
; 6.895 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.061      ;
; 6.895 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.061      ;
; 6.895 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.061      ;
; 6.895 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.061      ;
; 6.895 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.061      ;
; 6.895 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.061      ;
; 6.904 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.942      ;
; 6.905 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.940      ;
; 6.909 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.860      ; 4.938      ;
; 6.910 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.100      ;
; 6.920 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.925      ;
; 6.921 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.860      ; 4.926      ;
; 6.933 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.852      ; 4.906      ;
; 6.934 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.852      ; 4.905      ;
; 6.934 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.852      ; 4.905      ;
; 6.934 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.074      ;
; 6.939 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.852      ; 4.900      ;
; 6.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.852      ; 4.896      ;
; 6.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.013      ;
; 6.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.013      ;
; 6.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.013      ;
; 6.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.013      ;
; 6.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.013      ;
; 6.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.013      ;
; 6.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.013      ;
; 6.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.013      ;
; 6.943 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.013      ;
; 6.946 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.860      ; 4.901      ;
; 6.947 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.860      ; 4.900      ;
; 6.953 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.892      ;
; 6.958 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 2.001      ; 5.052      ;
; 6.968 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.877      ;
; 6.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.873      ;
; 6.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.873      ;
; 6.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.873      ;
; 6.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.873      ;
; 6.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.873      ;
; 6.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.873      ;
; 6.982 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.999      ; 5.026      ;
; 7.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.831      ;
; 7.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.831      ;
; 7.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.831      ;
; 7.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.831      ;
; 7.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.831      ;
; 7.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.831      ;
; 7.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.831      ;
; 7.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.831      ;
; 7.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.831      ;
; 7.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.858      ; 4.831      ;
; 7.021 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.825      ;
; 7.021 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.825      ;
; 7.021 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.825      ;
; 7.021 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.859      ; 4.825      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 6.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.166     ; 0.870      ;
; 7.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.166     ; 0.787      ;
; 7.073 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.166     ; 0.748      ;
; 9.591 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.142     ; 0.359      ;
; 9.591 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.142     ; 0.359      ;
; 9.600 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.142     ; 0.350      ;
; 9.600 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.142     ; 0.350      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 3.102      ;
; 7.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 3.075      ;
; 7.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.953      ;
; 7.917 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.920      ;
; 8.082 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.941      ; 2.756      ;
; 8.098 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.941      ; 2.740      ;
; 8.101 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.941      ; 2.737      ;
; 8.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.941      ; 2.664      ;
; 8.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.941      ; 2.582      ;
; 8.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.941      ; 2.531      ;
; 8.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.125      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dri_clk'                                                                                                                                                                                ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                       ; To Node                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 8.235    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.942      ; 3.694      ;
; 8.237    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.943      ; 3.693      ;
; 8.250    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.938      ; 3.675      ;
; 8.326    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.943      ; 3.604      ;
; 8.338    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.938      ; 3.587      ;
; 8.347    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.942      ; 3.582      ;
; 8.360    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.938      ; 3.565      ;
; 8.364    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.942      ; 3.565      ;
; 8.395    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.942      ; 3.534      ;
; 8.414    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.942      ; 3.515      ;
; 8.451    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.943      ; 3.479      ;
; 8.487    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.942      ; 3.442      ;
; 8.532    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.940      ; 3.395      ;
; 8.533    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.942      ; 3.396      ;
; 8.533    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.941      ; 3.395      ;
; 8.549    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.940      ; 3.378      ;
; 8.550    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.941      ; 3.378      ;
; 8.581    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.937      ; 3.343      ;
; 8.585    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.942      ; 3.344      ;
; 8.599    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.940      ; 3.328      ;
; 8.600    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.941      ; 3.328      ;
; 8.622    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.937      ; 3.302      ;
; 8.640    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.942      ; 3.289      ;
; 8.670    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.937      ; 3.254      ;
; 3995.611 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.050     ; 4.316      ;
; 3995.742 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.050     ; 4.185      ;
; 3995.899 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 4.032      ;
; 3996.030 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.901      ;
; 3996.301 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.050     ; 3.626      ;
; 3996.302 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 3.624      ;
; 3996.306 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 3.620      ;
; 3996.310 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.045     ; 3.622      ;
; 3996.407 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 3.519      ;
; 3996.414 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.048     ; 3.515      ;
; 3996.431 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.500      ;
; 3996.459 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 3.467      ;
; 3996.469 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 3.457      ;
; 3996.490 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.045     ; 3.442      ;
; 3996.516 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.415      ;
; 3996.522 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.409      ;
; 3996.550 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 3.376      ;
; 3996.569 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.048     ; 3.360      ;
; 3996.569 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.362      ;
; 3996.588 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.048     ; 3.341      ;
; 3996.621 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.047     ; 3.309      ;
; 3996.634 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.297      ;
; 3996.635 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.296      ;
; 3996.647 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.284      ;
; 3996.657 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.045     ; 3.275      ;
; 3996.660 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.271      ;
; 3996.660 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.271      ;
; 3996.668 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.050     ; 3.259      ;
; 3996.682 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.048     ; 3.247      ;
; 3996.728 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.203      ;
; 3996.731 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.200      ;
; 3996.739 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.045     ; 3.193      ;
; 3996.783 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 3.148      ;
; 3996.829 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.044     ; 3.104      ;
; 3996.870 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 3.067      ;
; 3996.895 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.050     ; 3.032      ;
; 3996.896 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 3.041      ;
; 3996.953 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.050     ; 2.974      ;
; 3996.963 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.047     ; 2.967      ;
; 3996.970 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.967      ;
; 3996.972 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 2.959      ;
; 3997.007 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.048     ; 2.922      ;
; 3997.033 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.047     ; 2.897      ;
; 3997.067 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.047     ; 2.863      ;
; 3997.068 ; i2c_dri:u_i2c_dri|cnt[4]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.869      ;
; 3997.068 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.049     ; 2.860      ;
; 3997.094 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 2.832      ;
; 3997.104 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.833      ;
; 3997.106 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.831      ;
; 3997.114 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 2.812      ;
; 3997.130 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.807      ;
; 3997.139 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 2.787      ;
; 3997.168 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.046     ; 2.763      ;
; 3997.196 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 2.730      ;
; 3997.199 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 2.727      ;
; 3997.204 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.733      ;
; 3997.220 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 2.706      ;
; 3997.232 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.705      ;
; 3997.258 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.679      ;
; 3997.281 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.047     ; 2.649      ;
; 3997.284 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.047     ; 2.646      ;
; 3997.291 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.646      ;
; 3997.307 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.047     ; 2.623      ;
; 3997.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 2.617      ;
; 3997.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec     ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.049     ; 2.619      ;
; 3997.313 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.049     ; 2.615      ;
; 3997.332 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.605      ;
; 3997.333 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.050     ; 2.594      ;
; 3997.335 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 2.591      ;
; 3997.344 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.050     ; 2.583      ;
; 3997.347 ; i2c_dri:u_i2c_dri|cnt[3]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.590      ;
; 3997.381 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.047     ; 2.549      ;
; 3997.391 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.049     ; 2.537      ;
; 3997.408 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.038     ; 2.531      ;
; 3997.409 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.051     ; 2.517      ;
; 3997.418 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.044     ; 2.515      ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 4.285      ;
; 46.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.179      ;
; 46.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 4.112      ;
; 46.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 4.045      ;
; 46.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 3.901      ;
; 46.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.884      ;
; 46.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 3.834      ;
; 46.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 3.730      ;
; 46.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 3.625      ;
; 47.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.188      ;
; 47.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.177      ;
; 47.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.153      ;
; 47.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.098      ;
; 47.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.986      ;
; 47.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.888      ;
; 47.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.779      ;
; 47.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.723      ;
; 47.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.684      ;
; 47.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.606      ;
; 47.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.335      ;
; 48.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.795      ;
; 48.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.665      ;
; 48.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.579      ;
; 48.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.531      ;
; 48.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.480      ;
; 48.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.356      ;
; 48.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.273      ;
; 49.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 0.422      ;
; 96.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.302      ;
; 96.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.208      ;
; 96.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.208      ;
; 96.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.196      ;
; 96.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.129      ;
; 96.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.142      ;
; 96.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.140      ;
; 96.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.136      ;
; 96.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.134      ;
; 96.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.129      ;
; 96.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.127      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.119      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.102      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.102      ;
; 96.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.062      ;
; 96.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.035      ;
; 96.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.035      ;
; 96.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.968      ;
; 96.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.968      ;
; 96.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.975      ;
; 96.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.974      ;
; 96.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.972      ;
; 96.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.963      ;
; 96.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.961      ;
; 96.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.928      ;
; 96.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.918      ;
; 96.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.926      ;
; 96.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.922      ;
; 96.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.920      ;
; 97.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.901      ;
; 97.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.915      ;
; 97.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.913      ;
; 97.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.905      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.893      ;
; 97.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.887      ;
; 97.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.883      ;
; 97.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.880      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.879      ;
; 97.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.877      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.866      ;
; 97.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.866      ;
; 97.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.864      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 2.080      ; 2.105      ;
; -0.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 2.072      ; 2.117      ;
; -0.016 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.948      ; 1.016      ;
; 0.027  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                                                              ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.948      ; 1.059      ;
; 0.037  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.948      ; 1.069      ;
; 0.089  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.027      ; 2.220      ;
; 0.100  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.229      ;
; 0.100  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.229      ;
; 0.100  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.229      ;
; 0.100  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.229      ;
; 0.100  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.229      ;
; 0.100  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.229      ;
; 0.100  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.229      ;
; 0.100  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.229      ;
; 0.100  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.229      ;
; 0.100  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.229      ;
; 0.137  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.266      ;
; 0.139  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.227      ; 0.470      ;
; 0.141  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.226      ; 0.471      ;
; 0.143  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.221      ; 0.468      ;
; 0.148  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a18~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.226      ; 0.478      ;
; 0.150  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.226      ; 0.480      ;
; 0.151  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.228      ; 0.483      ;
; 0.153  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 2.080      ; 2.337      ;
; 0.154  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.226      ; 0.484      ;
; 0.154  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.225      ; 0.483      ;
; 0.155  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.226      ; 0.485      ;
; 0.155  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.218      ; 0.477      ;
; 0.157  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.225      ; 0.486      ;
; 0.161  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a8~porta_address_reg0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.226      ; 0.491      ;
; 0.163  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.225      ; 0.492      ;
; 0.164  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.225      ; 0.493      ;
; 0.165  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 2.080      ; 2.349      ;
; 0.165  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.228      ; 0.497      ;
; 0.167  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a8~porta_address_reg0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.226      ; 0.497      ;
; 0.169  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.218      ; 0.491      ;
; 0.171  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a26~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.224      ; 0.499      ;
; 0.171  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a26~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.224      ; 0.499      ;
; 0.173  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a24~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.227      ; 0.504      ;
; 0.175  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.027      ; 2.306      ;
; 0.176  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a26~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.224      ; 0.504      ;
; 0.179  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.226      ; 0.509      ;
; 0.180  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a24~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.227      ; 0.511      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a18~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.227      ; 0.516      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a8~porta_address_reg0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.226      ; 0.515      ;
; 0.186  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.315      ;
; 0.186  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.315      ;
; 0.186  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.315      ;
; 0.186  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.315      ;
; 0.186  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.315      ;
; 0.186  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.315      ;
; 0.186  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.315      ;
; 0.186  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.315      ;
; 0.186  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.315      ;
; 0.186  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 2.025      ; 2.315      ;
; 0.186  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                                                                                   ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                                                                           ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; seg_bcd_dri:u_seg_bcd_dri|cnt[1]                                                                                                                                                                                         ; seg_bcd_dri:u_seg_bcd_dri|cnt[1]                                                                                                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; seg_bcd_dri:u_seg_bcd_dri|cnt[2]                                                                                                                                                                                         ; seg_bcd_dri:u_seg_bcd_dri|cnt[2]                                                                                                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; seg_bcd_dri:u_seg_bcd_dri|cnt[0]                                                                                                                                                                                         ; seg_bcd_dri:u_seg_bcd_dri|cnt[0]                                                                                                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|v_raddr[0]                                                                                                                                                                             ; vip:u_vip|projection:u_projection|v_raddr[0]                                                                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|v_raddr[2]                                                                                                                                                                             ; vip:u_vip|projection:u_projection|v_raddr[2]                                                                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|v_raddr[5]                                                                                                                                                                             ; vip:u_vip|projection:u_projection|v_raddr[5]                                                                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|v_raddr[6]                                                                                                                                                                             ; vip:u_vip|projection:u_projection|v_raddr[6]                                                                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; vip:u_vip|projection:u_projection|v_raddr[7]                                                                                                                                                                             ; vip:u_vip|projection:u_projection|v_raddr[7]                                                                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 2.072      ; 2.363      ;
; 0.187  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~porta_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.226      ; 0.517      ;
; 0.187  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                                                                               ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.166 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.068     ; 0.307      ;
; 0.166 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.068     ; 0.307      ;
; 0.173 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.068     ; 0.314      ;
; 0.173 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.068     ; 0.314      ;
; 2.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.001     ; 0.661      ;
; 2.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.001     ; 0.696      ;
; 2.671 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]   ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.001     ; 0.774      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dri_clk'                                                                                                                                                                                       ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.184 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; i2c_dri:u_i2c_dri|sda_dir                          ; i2c_dri:u_i2c_dri|sda_dir                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|sda_out                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.191 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.314      ;
; 0.212 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.335      ;
; 0.214 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.337      ;
; 0.238 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 0.000        ; 2.106      ; 2.448      ;
; 0.249 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; i2c_dri:u_i2c_dri|wr_flag                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.372      ;
; 0.261 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.384      ;
; 0.266 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; i2c_dri:u_i2c_dri|addr_t[12]                       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.388      ;
; 0.268 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; i2c_dri:u_i2c_dri|addr_t[5]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.390      ;
; 0.271 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.393      ;
; 0.279 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.401      ;
; 0.280 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.402      ;
; 0.282 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.405      ;
; 0.295 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.417      ;
; 0.295 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.417      ;
; 0.297 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.420      ;
; 0.301 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.423      ;
; 0.306 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.428      ;
; 0.308 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.432      ;
; 0.316 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.439      ;
; 0.316 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.439      ;
; 0.320 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.443      ;
; 0.321 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.443      ;
; 0.324 ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.446      ;
; 0.324 ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.446      ;
; 0.327 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.449      ;
; 0.328 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.450      ;
; 0.329 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.452      ;
; 0.333 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; i2c_dri:u_i2c_dri|addr_t[14]                       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.455      ;
; 0.335 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.458      ;
; 0.340 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; i2c_dri:u_i2c_dri|addr_t[13]                       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.462      ;
; 0.341 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[0]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.463      ;
; 0.342 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 0.000        ; 2.107      ; 2.553      ;
; 0.342 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.465      ;
; 0.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 0.000        ; 2.106      ; 2.553      ;
; 0.346 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.468      ;
; 0.349 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; i2c_dri:u_i2c_dri|addr_t[2]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.472      ;
; 0.362 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; i2c_dri:u_i2c_dri|addr_t[3]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.040      ; 0.486      ;
; 0.386 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.509      ;
; 0.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.541      ;
; 0.422 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.047      ; 0.553      ;
; 0.438 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|st_done                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.561      ;
; 0.440 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|scl                              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.563      ;
; 0.444 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.566      ;
; 0.444 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.566      ;
; 0.446 ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.568      ;
; 0.451 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.573      ;
; 0.452 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; i2c_dri:u_i2c_dri|addr_t[7]                        ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.026      ; 0.563      ;
; 0.454 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.579      ;
; 0.458 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.580      ;
; 0.459 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.581      ;
; 0.459 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.581      ;
; 0.462 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|st_done                          ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.584      ;
; 0.464 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.588      ;
; 0.466 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.589      ;
; 0.466 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.588      ;
; 0.468 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.592      ;
; 0.469 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.591      ;
; 0.470 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.592      ;
; 0.471 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.593      ;
; 0.476 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.598      ;
; 0.480 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.044      ; 0.608      ;
; 0.480 ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|scl                              ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.603      ;
; 0.481 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 0.000        ; 2.104      ; 2.689      ;
; 0.482 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.604      ;
; 0.486 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[5]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.608      ;
; 0.489 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; i2c_dri:u_i2c_dri|addr_t[11]                       ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.030      ; 0.603      ;
; 0.489 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.611      ;
; 0.490 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.612      ;
; 0.493 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.616      ;
; 0.493 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.038      ; 0.615      ;
; 0.496 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.619      ;
; 0.498 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; dri_clk                                           ; dri_clk     ; 0.000        ; 0.039      ; 0.621      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a2~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.479      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a2~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.487      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.190      ; 1.818      ;
; 0.670 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.025      ;
; 0.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.034      ;
; 0.685 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.040      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.070      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.095      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.103      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.190      ; 2.277      ;
; 1.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.190      ; 2.367      ;
; 1.035 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.190      ; 2.389      ;
; 1.043 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.190      ; 2.397      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.500 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.668      ;
; 1.530 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.698      ;
; 1.537 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.708      ;
; 1.553 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.721      ;
; 1.557 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.728      ;
; 1.567 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.738      ;
; 1.587 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.758      ;
; 1.590 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.761      ;
; 1.610 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.781      ;
; 1.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.953     ; 0.894      ;
; 1.662 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.842      ;
; 1.663 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.843      ;
; 1.665 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.845      ;
; 1.667 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.847      ;
; 1.674 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.854      ;
; 1.675 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.855      ;
; 1.676 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.856      ;
; 1.677 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.857      ;
; 1.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.858      ;
; 1.692 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.872      ;
; 1.693 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.873      ;
; 1.695 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.875      ;
; 1.697 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.877      ;
; 1.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.884      ;
; 1.705 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.885      ;
; 1.706 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.886      ;
; 1.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.887      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.888      ;
; 1.715 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.895      ;
; 1.716 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.896      ;
; 1.718 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.898      ;
; 1.718 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.898      ;
; 1.720 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.900      ;
; 1.724 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.904      ;
; 1.727 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.907      ;
; 1.728 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.908      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.909      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.909      ;
; 1.730 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.910      ;
; 1.731 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.911      ;
; 1.732 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.912      ;
; 1.733 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.913      ;
; 1.748 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.928      ;
; 1.754 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.934      ;
; 1.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.939      ;
; 1.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.942      ;
; 1.763 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.943      ;
; 1.771 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.951      ;
; 1.777 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.957      ;
; 1.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.962      ;
; 1.785 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.965      ;
; 1.786 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.966      ;
; 1.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.953     ; 1.092      ;
; 1.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.948     ; 1.179      ;
; 1.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.948     ; 1.191      ;
; 1.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.948     ; 1.197      ;
; 1.960 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.948     ; 1.206      ;
; 1.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.948     ; 1.210      ;
; 1.972 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.953     ; 1.213      ;
; 1.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.228      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.168      ;
; 2.004 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.948     ; 1.250      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.027 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.198      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.050 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.221      ;
; 2.063 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.311      ;
; 2.217 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.387      ;
; 2.217 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.387      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 8.544  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.462      ;
; 8.544  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.462      ;
; 8.544  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.462      ;
; 8.544  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.462      ;
; 8.544  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.462      ;
; 8.544  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.462      ;
; 8.544  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.462      ;
; 8.623  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.371      ;
; 8.623  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.371      ;
; 8.623  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.371      ;
; 8.623  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.371      ;
; 8.623  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.371      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.371      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.371      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.371      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.371      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.371      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.371      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.371      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.371      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.371      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.371      ;
; 8.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.199      ;
; 8.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.199      ;
; 8.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.199      ;
; 8.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.199      ;
; 8.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.199      ;
; 8.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.199      ;
; 8.663  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 2.199      ;
; 8.663  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 2.199      ;
; 8.663  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 2.199      ;
; 8.663  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 2.199      ;
; 8.663  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 2.199      ;
; 8.743  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.263      ;
; 8.743  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.263      ;
; 8.743  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.263      ;
; 8.743  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.263      ;
; 8.743  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.263      ;
; 8.743  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.263      ;
; 8.743  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.263      ;
; 8.796  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.210      ;
; 8.796  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.210      ;
; 8.796  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.210      ;
; 8.796  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.210      ;
; 8.796  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.210      ;
; 8.796  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.210      ;
; 8.796  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.109      ; 2.210      ;
; 8.822  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.172      ;
; 8.822  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.172      ;
; 8.822  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.172      ;
; 8.822  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.172      ;
; 8.822  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.172      ;
; 8.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.172      ;
; 8.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.172      ;
; 8.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.172      ;
; 8.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.172      ;
; 8.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.172      ;
; 8.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.172      ;
; 8.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.172      ;
; 8.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.172      ;
; 8.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.172      ;
; 8.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.172      ;
; 8.845  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.000      ;
; 8.845  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.000      ;
; 8.845  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.000      ;
; 8.845  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.000      ;
; 8.845  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.000      ;
; 8.845  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.000      ;
; 8.862  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 2.000      ;
; 8.862  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 2.000      ;
; 8.862  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 2.000      ;
; 8.862  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 2.000      ;
; 8.862  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 2.000      ;
; 8.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.119      ;
; 8.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.119      ;
; 8.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.119      ;
; 8.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.119      ;
; 8.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.097      ; 2.119      ;
; 8.890  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.119      ;
; 8.890  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.119      ;
; 8.890  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.119      ;
; 8.890  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.119      ;
; 8.890  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.119      ;
; 8.890  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.119      ;
; 8.890  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.119      ;
; 8.890  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.119      ;
; 8.890  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.119      ;
; 8.890  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.112      ; 2.119      ;
; 8.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 1.947      ;
; 8.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 1.947      ;
; 8.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 1.947      ;
; 8.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 1.947      ;
; 8.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 1.947      ;
; 8.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 1.947      ;
; 8.915  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 1.947      ;
; 8.915  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 1.947      ;
; 8.915  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 1.947      ;
; 8.915  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 1.947      ;
; 8.915  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.965      ; 1.947      ;
; 16.350 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; dri_clk                                           ; cam_pclk    ; 20.000       ; -0.976     ; 2.571      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 0.748      ;
; 98.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.760      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.719      ;
; 98.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.691      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.665      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.665      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.665      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.665      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.665      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.665      ;
; 98.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.649      ;
; 98.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.649      ;
; 98.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.649      ;
; 98.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.649      ;
; 98.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.649      ;
; 98.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.649      ;
; 98.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.541      ;
; 98.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.541      ;
; 98.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.541      ;
; 98.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.541      ;
; 98.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.541      ;
; 98.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.541      ;
; 98.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.537      ;
; 98.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.537      ;
; 98.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.537      ;
; 98.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.537      ;
; 98.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.537      ;
; 98.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.537      ;
; 98.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.537      ;
; 98.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.537      ;
; 98.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.534      ;
; 98.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.534      ;
; 98.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.534      ;
; 98.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.534      ;
; 98.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.525      ;
; 98.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.525      ;
; 98.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.525      ;
; 98.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.525      ;
; 98.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.525      ;
; 98.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.525      ;
; 98.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.524      ;
; 98.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.524      ;
; 98.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.524      ;
; 98.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.524      ;
; 98.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.524      ;
; 98.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.524      ;
; 98.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.524      ;
; 98.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.524      ;
; 98.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.523      ;
; 98.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.523      ;
; 98.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.523      ;
; 98.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.508      ;
; 98.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.508      ;
; 98.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.508      ;
; 98.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.508      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.500      ;
; 98.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.485      ;
; 98.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.485      ;
; 98.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.485      ;
; 98.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.485      ;
; 98.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.485      ;
; 98.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.485      ;
; 98.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.485      ;
; 98.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.485      ;
; 98.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.485      ;
; 98.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.376      ;
; 98.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.376      ;
; 98.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.376      ;
; 98.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.376      ;
; 98.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.376      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.810      ;
; 0.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.810      ;
; 0.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.810      ;
; 0.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.810      ;
; 0.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.810      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.810      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.810      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.810      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.810      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.810      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.810      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.852      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.852      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.852      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.852      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.852      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.009      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.009      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.009      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.009      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.009      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.009      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.009      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.009      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.009      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.009      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.852      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.852      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.852      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.852      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.852      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 1.852      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.009      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.009      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.009      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.009      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.009      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.051      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.051      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.051      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.051      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.051      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.051      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.051      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.051      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.051      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.051      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.051      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.051      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.051      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.051      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.051      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.090      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.090      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.090      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.090      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.090      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.090      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.090      ;
; 0.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.132      ;
; 0.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.132      ;
; 0.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.132      ;
; 0.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.132      ;
; 0.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.132      ;
; 0.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.132      ;
; 0.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.132      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 2.030      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 2.030      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 2.030      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 2.030      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 2.030      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.030      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.030      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.030      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.030      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.030      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.030      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.229      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.229      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.229      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.229      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.229      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.229      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.229      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.229      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.229      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 2.229      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.229      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.229      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.229      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.229      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 2.229      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.310      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.310      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.310      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.310      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.310      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.310      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 2.310      ;
; 2.799 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; dri_clk                                           ; cam_pclk    ; 0.000        ; -0.779     ; 2.184      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.683      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.811      ;
; 0.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.843      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.957      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 0.972      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 0.972      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 0.972      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 0.972      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 0.972      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 0.972      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 0.972      ;
; 0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 0.972      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.992      ;
; 0.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.018      ;
; 0.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.018      ;
; 0.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.018      ;
; 0.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.018      ;
; 0.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.018      ;
; 0.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.018      ;
; 0.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.018      ;
; 0.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.035      ;
; 0.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.035      ;
; 0.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.035      ;
; 0.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.035      ;
; 0.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.035      ;
; 0.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.035      ;
; 0.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.035      ;
; 0.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.035      ;
; 0.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.035      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 1.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 1.170      ;
; 1.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 1.170      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~porta_address_reg0   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~porta_we_reg         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~porta_datain_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.844 ; 5.028        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.844 ; 5.028        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.338 ; 9.568        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.338 ; 9.568        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.340 ; 9.570        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.352 ; 9.582        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.352 ; 9.582        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.354 ; 9.584        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.383 ; 9.567        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.383 ; 9.567        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.383 ; 9.567        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0]                                                                                                                               ;
; 9.383 ; 9.567        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1]                                                                                                                               ;
; 9.383 ; 9.567        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2]                                                                                                                               ;
; 9.383 ; 9.567        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3]                                                                                                                               ;
; 9.383 ; 9.567        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                              ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[10]|clk                                                                                                                                             ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[11]|clk                                                                                                                                             ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[12]|clk                                                                                                                                             ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[1]|clk                                                                                                                                              ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[2]|clk                                                                                                                                              ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[3]|clk                                                                                                                                              ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[4]|clk                                                                                                                                              ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[8]|clk                                                                                                                                              ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[9]|clk                                                                                                                                              ;
; 9.563 ; 9.563        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_vsync_d0|clk                                                                                                                                                ;
; 9.563 ; 9.563        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_vsync_d1|clk                                                                                                                                                ;
; 9.563 ; 9.563        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_fps_cnt[0]|clk                                                                                                                                             ;
; 9.563 ; 9.563        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_fps_cnt[1]|clk                                                                                                                                             ;
; 9.563 ; 9.563        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_fps_cnt[2]|clk                                                                                                                                             ;
; 9.563 ; 9.563        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_fps_cnt[3]|clk                                                                                                                                             ;
; 9.563 ; 9.563        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|frame_val_flag|clk                                                                                                                                              ;
; 9.565 ; 9.565        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                              ;
; 9.565 ; 9.565        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[1]|clk                                                                                                                                              ;
; 9.565 ; 9.565        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[2]|clk                                                                                                                                              ;
; 9.565 ; 9.565        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[3]|clk                                                                                                                                              ;
; 9.565 ; 9.565        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[4]|clk                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a10~portb_address_reg0                                                     ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a14~portb_address_reg0                                                     ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a0~portb_address_reg0                                                      ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a12~portb_address_reg0                                                     ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~portb_address_reg0                                                     ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a18~portb_address_reg0                                                     ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a20~portb_address_reg0                                                     ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~portb_address_reg0                                                     ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a24~portb_address_reg0                                                     ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a26~portb_address_reg0                                                     ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a2~portb_address_reg0                                                      ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a4~portb_address_reg0                                                      ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a6~portb_address_reg0                                                      ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a8~portb_address_reg0                                                      ;
; 49.497 ; 49.713       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                            ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                            ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10m'                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0]                                                                                                                                                              ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[1]                                                                                                                                                              ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[2]                                                                                                                                                              ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[3]                                                                                                                                                              ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|project_done_flag                                                                                                                                                                         ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0]                                                                                                                                                              ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                                                                                                                                              ;
; 49.592 ; 49.776       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cur_state.st_process                                                                                                                                                                      ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                 ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                 ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                 ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                 ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                 ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                 ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                                  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                         ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a4~portb_address_reg0                                         ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a10~porta_we_reg       ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_4dc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ;
; 49.620 ; 49.850       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_2dc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a0~porta_we_reg        ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a12~porta_we_reg       ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a14~porta_address_reg0 ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a14~porta_we_reg       ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a16~porta_we_reg       ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a18~porta_we_reg       ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a20~porta_we_reg       ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~porta_address_reg0 ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~porta_we_reg       ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a26~porta_we_reg       ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a2~porta_address_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a2~porta_we_reg        ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a6~porta_we_reg        ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a8~porta_we_reg        ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_4dc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                       ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_4dc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                        ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_4dc1:auto_generated|ram_block1a0~porta_we_reg                                                                                             ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_2dc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                       ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_2dc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                        ;
; 49.621 ; 49.851       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_2dc1:auto_generated|ram_block1a0~porta_we_reg                                                                                             ;
; 49.622 ; 49.852       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.622 ; 49.852       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 49.622 ; 49.852       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a24~porta_we_reg       ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|num1[0]                                                                                                                                                                                           ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|num1[1]                                                                                                                                                                                           ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|num1[2]                                                                                                                                                                                           ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                                                                           ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|seg_led[0]                                                                                                                                                                                        ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|seg_led[1]                                                                                                                                                                                        ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|seg_led[2]                                                                                                                                                                                        ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|seg_led[3]                                                                                                                                                                                        ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|seg_led[4]                                                                                                                                                                                        ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|seg_led[5]                                                                                                                                                                                        ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|seg_led[6]                                                                                                                                                                                        ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; seg_bcd_dri:u_seg_bcd_dri|seg_led[7]                                                                                                                                                                                        ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                          ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                          ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                          ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                           ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                          ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                           ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                           ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                       ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                       ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                       ;
; 49.680 ; 49.864       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dri_clk'                                                                                     ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                             ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; 1999.608 ; 1999.824     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 1999.609 ; 1999.825     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; 1999.609 ; 1999.825     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; 1999.609 ; 1999.825     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; 1999.609 ; 1999.825     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; 1999.609 ; 1999.825     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[8]                        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[9]                        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                           ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                           ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                           ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                           ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                           ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                           ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                           ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                     ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                         ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                              ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                          ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                          ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|st_done                          ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|wr_flag                          ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; 1999.610 ; 1999.826     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[12]|clk                         ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[16]|clk                         ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[17]|clk                         ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[18]|clk                         ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[19]|clk                         ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|i2c_data[9]|clk                          ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|init_reg_cnt[0]|clk                      ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|init_reg_cnt[1]|clk                      ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|init_reg_cnt[2]|clk                      ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|init_reg_cnt[3]|clk                      ;
; 1999.829 ; 1999.829     ; 0.000          ; Low Pulse Width  ; dri_clk ; Rise       ; u_i2c_cfg|init_reg_cnt[4]|clk                      ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.725 ; 0.945 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 2.537 ; 2.850 ; Rise       ; altera_reserved_tck                               ;
; cam_data[*]         ; cam_pclk            ; 1.415 ; 2.058 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]        ; cam_pclk            ; 1.158 ; 1.761 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]        ; cam_pclk            ; 1.127 ; 1.759 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]        ; cam_pclk            ; 1.176 ; 1.801 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]        ; cam_pclk            ; 1.359 ; 2.019 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]        ; cam_pclk            ; 1.201 ; 1.855 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]        ; cam_pclk            ; 1.415 ; 2.058 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]        ; cam_pclk            ; 1.281 ; 1.891 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]        ; cam_pclk            ; 1.285 ; 1.893 ; Rise       ; cam_pclk                                          ;
; cam_href            ; cam_pclk            ; 1.838 ; 2.459 ; Rise       ; cam_pclk                                          ;
; cam_vsync           ; cam_pclk            ; 0.920 ; 1.488 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]       ; sys_clk             ; 2.573 ; 3.222 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 2.573 ; 3.218 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 2.475 ; 3.109 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 2.293 ; 2.889 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 2.525 ; 3.140 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 2.227 ; 2.810 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 2.362 ; 2.953 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 2.568 ; 3.222 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 2.467 ; 3.079 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 2.564 ; 3.196 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 2.339 ; 2.915 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 2.293 ; 2.885 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 2.326 ; 2.927 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 2.374 ; 2.992 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 2.343 ; 2.953 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 2.254 ; 2.839 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 2.252 ; 2.841 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.901  ; 0.599  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.068 ; -0.368 ; Rise       ; altera_reserved_tck                               ;
; cam_data[*]         ; cam_pclk            ; -0.911 ; -1.516 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]        ; cam_pclk            ; -0.940 ; -1.516 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]        ; cam_pclk            ; -0.911 ; -1.517 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]        ; cam_pclk            ; -0.958 ; -1.556 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]        ; cam_pclk            ; -1.131 ; -1.763 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]        ; cam_pclk            ; -0.982 ; -1.607 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]        ; cam_pclk            ; -1.177 ; -1.818 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]        ; cam_pclk            ; -1.032 ; -1.610 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]        ; cam_pclk            ; -1.032 ; -1.611 ; Rise       ; cam_pclk                                          ;
; cam_href            ; cam_pclk            ; -0.870 ; -1.448 ; Rise       ; cam_pclk                                          ;
; cam_vsync           ; cam_pclk            ; -0.717 ; -1.277 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]       ; sys_clk             ; -1.863 ; -2.433 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; -2.202 ; -2.836 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; -2.102 ; -2.720 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; -1.927 ; -2.508 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; -2.154 ; -2.761 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; -1.863 ; -2.433 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; -1.997 ; -2.581 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; -2.197 ; -2.840 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; -2.094 ; -2.692 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; -2.187 ; -2.804 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; -1.976 ; -2.545 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; -1.927 ; -2.505 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; -1.958 ; -2.545 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; -2.005 ; -2.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; -1.974 ; -2.570 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; -1.889 ; -2.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; -1.888 ; -2.463 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.611  ; 7.033  ; Fall       ; altera_reserved_tck                               ;
; lcd_de              ; sys_clk             ; 4.608  ; 4.718  ; Rise       ; clk_10m                                           ;
; lcd_hs              ; sys_clk             ; 4.519  ; 4.619  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ; 3.107  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]          ; sys_clk             ; 4.425  ; 4.507  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]         ; sys_clk             ; 4.146  ; 4.200  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]         ; sys_clk             ; 4.125  ; 4.177  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]         ; sys_clk             ; 4.122  ; 4.174  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]         ; sys_clk             ; 4.237  ; 4.302  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]         ; sys_clk             ; 4.242  ; 4.306  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]         ; sys_clk             ; 4.291  ; 4.372  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]         ; sys_clk             ; 4.182  ; 4.242  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]         ; sys_clk             ; 4.174  ; 4.228  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]         ; sys_clk             ; 4.128  ; 4.181  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]         ; sys_clk             ; 4.019  ; 4.062  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]        ; sys_clk             ; 4.107  ; 4.155  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]        ; sys_clk             ; 4.391  ; 4.484  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]        ; sys_clk             ; 4.425  ; 4.507  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]        ; sys_clk             ; 4.346  ; 4.423  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]        ; sys_clk             ; 4.344  ; 4.424  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]        ; sys_clk             ; 4.303  ; 4.387  ; Rise       ; clk_10m                                           ;
; lcd_vs              ; sys_clk             ; 4.957  ; 5.135  ; Rise       ; clk_10m                                           ;
; seg_led[*]          ; sys_clk             ; 5.149  ; 5.281  ; Rise       ; clk_10m                                           ;
;  seg_led[0]         ; sys_clk             ; 4.167  ; 4.230  ; Rise       ; clk_10m                                           ;
;  seg_led[1]         ; sys_clk             ; 4.165  ; 4.227  ; Rise       ; clk_10m                                           ;
;  seg_led[2]         ; sys_clk             ; 4.820  ; 4.982  ; Rise       ; clk_10m                                           ;
;  seg_led[3]         ; sys_clk             ; 4.111  ; 4.178  ; Rise       ; clk_10m                                           ;
;  seg_led[4]         ; sys_clk             ; 4.063  ; 4.121  ; Rise       ; clk_10m                                           ;
;  seg_led[5]         ; sys_clk             ; 4.086  ; 4.148  ; Rise       ; clk_10m                                           ;
;  seg_led[6]         ; sys_clk             ; 5.149  ; 5.281  ; Rise       ; clk_10m                                           ;
;  seg_led[7]         ; sys_clk             ; 5.073  ; 5.270  ; Rise       ; clk_10m                                           ;
; sel[*]              ; sys_clk             ; 4.306  ; 4.294  ; Rise       ; clk_10m                                           ;
;  sel[0]             ; sys_clk             ; 4.306  ; 4.217  ; Rise       ; clk_10m                                           ;
;  sel[1]             ; sys_clk             ; 4.199  ; 4.289  ; Rise       ; clk_10m                                           ;
;  sel[2]             ; sys_clk             ; 4.195  ; 4.281  ; Rise       ; clk_10m                                           ;
;  sel[3]             ; sys_clk             ; 4.157  ; 4.228  ; Rise       ; clk_10m                                           ;
;  sel[4]             ; sys_clk             ; 4.203  ; 4.294  ; Rise       ; clk_10m                                           ;
;  sel[5]             ; sys_clk             ; 4.207  ; 4.274  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ;        ; 3.289  ; Fall       ; clk_10m                                           ;
; cam_scl             ; sys_clk             ; 4.724  ; 4.607  ; Fall       ; dri_clk                                           ;
; cam_sda             ; sys_clk             ; 4.940  ; 4.802  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]       ; sys_clk             ; 3.636  ; 3.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 2.544  ; 2.435  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 2.787  ; 2.663  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 2.617  ; 2.503  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.335  ; 3.163  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.032  ; 2.877  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 2.727  ; 2.607  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 2.667  ; 2.550  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 2.655  ; 2.511  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.094  ; 2.920  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 2.991  ; 2.827  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 3.636  ; 3.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.159  ; 2.961  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 2.790  ; 2.651  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 2.820  ; 2.679  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 2.820  ; 2.679  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 2.632  ; 2.513  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 2.536  ; 2.408  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; sys_clk             ; 2.747  ; 2.906  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 2.350  ; 2.281  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; sys_clk             ; 3.069  ; 3.199  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 2.087  ; 2.145  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 2.153  ; 2.222  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 1.976  ; 2.022  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 1.995  ; 2.045  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 2.146  ; 2.215  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 3.069  ; 3.199  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 2.071  ; 2.128  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 2.141  ; 2.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 2.356  ; 2.467  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 2.290  ; 2.378  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 2.350  ; 2.459  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 2.392  ; 2.513  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 2.230  ; 2.327  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 2.358  ; 2.467  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 2.198  ; 2.285  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 2.209  ; 2.293  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 2.213  ; 2.146  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 2.591  ; 2.472  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; -0.544 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; -0.498 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk            ; sys_clk             ; 4.112  ; 4.242  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk            ; sys_clk             ; 3.461  ; 3.675  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.423  ; 5.845  ; Fall       ; altera_reserved_tck                               ;
; lcd_de              ; sys_clk             ; 4.232  ; 4.337  ; Rise       ; clk_10m                                           ;
; lcd_hs              ; sys_clk             ; 4.146  ; 4.242  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ; 2.795  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]          ; sys_clk             ; 3.665  ; 3.707  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]         ; sys_clk             ; 3.788  ; 3.840  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]         ; sys_clk             ; 3.768  ; 3.817  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]         ; sys_clk             ; 3.765  ; 3.815  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]         ; sys_clk             ; 3.875  ; 3.937  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]         ; sys_clk             ; 3.880  ; 3.942  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]         ; sys_clk             ; 3.927  ; 4.004  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]         ; sys_clk             ; 3.822  ; 3.880  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]         ; sys_clk             ; 3.815  ; 3.867  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]         ; sys_clk             ; 3.770  ; 3.821  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]         ; sys_clk             ; 3.665  ; 3.707  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]        ; sys_clk             ; 3.750  ; 3.796  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]        ; sys_clk             ; 4.022  ; 4.112  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]        ; sys_clk             ; 4.055  ; 4.134  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]        ; sys_clk             ; 3.980  ; 4.054  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]        ; sys_clk             ; 3.977  ; 4.055  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]        ; sys_clk             ; 3.938  ; 4.019  ; Rise       ; clk_10m                                           ;
; lcd_vs              ; sys_clk             ; 4.565  ; 4.736  ; Rise       ; clk_10m                                           ;
; seg_led[*]          ; sys_clk             ; 3.707  ; 3.763  ; Rise       ; clk_10m                                           ;
;  seg_led[0]         ; sys_clk             ; 3.807  ; 3.867  ; Rise       ; clk_10m                                           ;
;  seg_led[1]         ; sys_clk             ; 3.805  ; 3.865  ; Rise       ; clk_10m                                           ;
;  seg_led[2]         ; sys_clk             ; 4.434  ; 4.590  ; Rise       ; clk_10m                                           ;
;  seg_led[3]         ; sys_clk             ; 3.754  ; 3.818  ; Rise       ; clk_10m                                           ;
;  seg_led[4]         ; sys_clk             ; 3.707  ; 3.763  ; Rise       ; clk_10m                                           ;
;  seg_led[5]         ; sys_clk             ; 3.729  ; 3.789  ; Rise       ; clk_10m                                           ;
;  seg_led[6]         ; sys_clk             ; 4.787  ; 4.916  ; Rise       ; clk_10m                                           ;
;  seg_led[7]         ; sys_clk             ; 4.676  ; 4.866  ; Rise       ; clk_10m                                           ;
; sel[*]              ; sys_clk             ; 3.798  ; 3.858  ; Rise       ; clk_10m                                           ;
;  sel[0]             ; sys_clk             ; 3.945  ; 3.858  ; Rise       ; clk_10m                                           ;
;  sel[1]             ; sys_clk             ; 3.841  ; 3.928  ; Rise       ; clk_10m                                           ;
;  sel[2]             ; sys_clk             ; 3.837  ; 3.920  ; Rise       ; clk_10m                                           ;
;  sel[3]             ; sys_clk             ; 3.798  ; 3.867  ; Rise       ; clk_10m                                           ;
;  sel[4]             ; sys_clk             ; 3.845  ; 3.933  ; Rise       ; clk_10m                                           ;
;  sel[5]             ; sys_clk             ; 3.845  ; 3.910  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ;        ; 2.962  ; Fall       ; clk_10m                                           ;
; cam_scl             ; sys_clk             ; 4.347  ; 4.235  ; Fall       ; dri_clk                                           ;
; cam_sda             ; sys_clk             ; 4.555  ; 4.423  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]       ; sys_clk             ; 2.264  ; 2.159  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 2.264  ; 2.159  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 2.495  ; 2.376  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 2.332  ; 2.223  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.021  ; 2.856  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 2.731  ; 2.583  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 2.440  ; 2.325  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 2.383  ; 2.270  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 2.373  ; 2.233  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 2.795  ; 2.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 2.696  ; 2.537  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 3.351  ; 3.171  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 2.858  ; 2.666  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 2.502  ; 2.368  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 2.348  ; 2.234  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 2.529  ; 2.393  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 2.348  ; 2.234  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 2.259  ; 2.136  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; sys_clk             ; 2.461  ; 2.614  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 2.076  ; 2.010  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; sys_clk             ; 1.718  ; 1.763  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 1.824  ; 1.880  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 1.888  ; 1.955  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 1.718  ; 1.763  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 1.736  ; 1.784  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 1.881  ; 1.948  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 2.805  ; 2.932  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 1.808  ; 1.863  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 1.877  ; 1.941  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 2.085  ; 2.193  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 2.020  ; 2.104  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 2.080  ; 2.185  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 2.119  ; 2.237  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 1.965  ; 2.058  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 2.087  ; 2.193  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 1.934  ; 2.018  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 1.944  ; 2.026  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 1.946  ; 1.881  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 2.308  ; 2.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk            ; sys_clk             ; 2.875  ; 2.983  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk            ; sys_clk             ; 3.121  ; 3.304  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 4.643 ; 4.629 ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 2.523 ; 2.510 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.662 ; 2.648 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.535 ; 2.522 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.523 ; 2.510 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.535 ; 2.522 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.549 ; 2.536 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.469 ; 3.504 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.662 ; 2.648 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.535 ; 2.522 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.617 ; 2.616 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.554 ; 2.541 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.609 ; 2.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.612 ; 2.611 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.609 ; 2.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.609 ; 2.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.604 ; 2.603 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.604 ; 2.603 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 4.271 ; 4.257 ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 2.250 ; 2.237 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.376 ; 2.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.261 ; 2.248 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.250 ; 2.237 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.261 ; 2.248 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.275 ; 2.262 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.195 ; 3.230 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.376 ; 2.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.261 ; 2.248 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.342 ; 2.341 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.280 ; 2.267 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.335 ; 2.334 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.337 ; 2.336 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.335 ; 2.334 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.335 ; 2.334 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.329 ; 2.328 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.329 ; 2.328 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 4.733     ; 4.747     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 2.626     ; 2.639     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.763     ; 2.777     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.630     ; 2.643     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.626     ; 2.639     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.630     ; 2.643     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.660     ; 2.673     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.620     ; 3.585     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.763     ; 2.777     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.630     ; 2.643     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.736     ; 2.737     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.661     ; 2.674     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.728     ; 2.729     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.736     ; 2.737     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.728     ; 2.729     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.728     ; 2.729     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.727     ; 2.728     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.727     ; 2.728     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; cam_sda         ; sys_clk    ; 4.356     ; 4.370     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 2.348     ; 2.361     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.472     ; 2.486     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.352     ; 2.365     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.348     ; 2.361     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.351     ; 2.364     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.380     ; 2.393     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.342     ; 3.307     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.472     ; 2.486     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.351     ; 2.364     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.457     ; 2.458     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.381     ; 2.394     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.448     ; 2.449     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.456     ; 2.457     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.448     ; 2.449     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.448     ; 2.449     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.447     ; 2.448     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.447     ; 2.448     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.066  ; -0.552 ; 6.690    ; 0.431   ; 4.716               ;
;  altera_reserved_tck                               ; 40.381 ; 0.186  ; 48.382   ; 0.562   ; 49.483              ;
;  cam_pclk                                          ; 4.973  ; 0.464  ; 6.690    ; 0.431   ; 9.338               ;
;  clk_10m                                           ; 2.332  ; -0.552 ; N/A      ; N/A     ; 49.302              ;
;  dri_clk                                           ; 5.127  ; 0.184  ; N/A      ; N/A     ; 1999.608            ;
;  sys_clk                                           ; N/A    ; N/A    ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.066  ; 1.500  ; N/A      ; N/A     ; 4.718               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.855  ; 0.166  ; N/A      ; N/A     ; 4.716               ;
; Design-wide TNS                                    ; 0.0    ; -1.104 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                               ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  cam_pclk                                          ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk_10m                                           ; 0.000  ; -1.104 ; N/A      ; N/A     ; 0.000               ;
;  dri_clk                                           ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                           ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.935 ; 2.249 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 6.794 ; 6.741 ; Rise       ; altera_reserved_tck                               ;
; cam_data[*]         ; cam_pclk            ; 2.937 ; 3.232 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]        ; cam_pclk            ; 2.397 ; 2.572 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]        ; cam_pclk            ; 2.323 ; 2.605 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]        ; cam_pclk            ; 2.396 ; 2.662 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]        ; cam_pclk            ; 2.825 ; 3.071 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]        ; cam_pclk            ; 2.484 ; 2.765 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]        ; cam_pclk            ; 2.937 ; 3.232 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]        ; cam_pclk            ; 2.630 ; 2.860 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]        ; cam_pclk            ; 2.628 ; 2.871 ; Rise       ; cam_pclk                                          ;
; cam_href            ; cam_pclk            ; 4.025 ; 4.164 ; Rise       ; cam_pclk                                          ;
; cam_vsync           ; cam_pclk            ; 1.788 ; 2.047 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]       ; sys_clk             ; 5.394 ; 5.677 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 5.387 ; 5.672 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 5.185 ; 5.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 4.777 ; 4.971 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 5.374 ; 5.551 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 4.664 ; 4.839 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 4.997 ; 5.197 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 5.372 ; 5.677 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 5.140 ; 5.326 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 5.394 ; 5.585 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 4.896 ; 5.117 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 4.759 ; 4.972 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 4.820 ; 5.049 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 4.935 ; 5.166 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 4.848 ; 5.091 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 4.707 ; 4.891 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 4.715 ; 4.890 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.383  ; 1.265  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.068 ; -0.368 ; Rise       ; altera_reserved_tck                               ;
; cam_data[*]         ; cam_pclk            ; -0.911 ; -1.516 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]        ; cam_pclk            ; -0.940 ; -1.516 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]        ; cam_pclk            ; -0.911 ; -1.517 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]        ; cam_pclk            ; -0.958 ; -1.556 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]        ; cam_pclk            ; -1.131 ; -1.763 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]        ; cam_pclk            ; -0.982 ; -1.607 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]        ; cam_pclk            ; -1.177 ; -1.818 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]        ; cam_pclk            ; -1.032 ; -1.610 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]        ; cam_pclk            ; -1.032 ; -1.611 ; Rise       ; cam_pclk                                          ;
; cam_href            ; cam_pclk            ; -0.870 ; -1.420 ; Rise       ; cam_pclk                                          ;
; cam_vsync           ; cam_pclk            ; -0.717 ; -1.163 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]       ; sys_clk             ; -1.863 ; -2.433 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; -2.202 ; -2.836 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; -2.102 ; -2.720 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; -1.927 ; -2.508 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; -2.154 ; -2.761 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; -1.863 ; -2.433 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; -1.997 ; -2.581 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; -2.197 ; -2.840 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; -2.094 ; -2.692 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; -2.187 ; -2.804 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; -1.976 ; -2.545 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; -1.927 ; -2.505 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; -1.958 ; -2.545 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; -2.005 ; -2.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; -1.974 ; -2.570 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; -1.889 ; -2.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; -1.888 ; -2.463 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.542 ; 14.252 ; Fall       ; altera_reserved_tck                               ;
; lcd_de              ; sys_clk             ; 10.639 ; 10.421 ; Rise       ; clk_10m                                           ;
; lcd_hs              ; sys_clk             ; 10.528 ; 10.306 ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ; 7.164  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]          ; sys_clk             ; 10.229 ; 10.022 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]         ; sys_clk             ; 9.610  ; 9.447  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]         ; sys_clk             ; 9.547  ; 9.410  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]         ; sys_clk             ; 9.550  ; 9.393  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]         ; sys_clk             ; 9.848  ; 9.655  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]         ; sys_clk             ; 9.858  ; 9.658  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]         ; sys_clk             ; 9.843  ; 9.741  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]         ; sys_clk             ; 9.663  ; 9.520  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]         ; sys_clk             ; 9.611  ; 9.487  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]         ; sys_clk             ; 9.584  ; 9.423  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]         ; sys_clk             ; 9.276  ; 9.180  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]        ; sys_clk             ; 9.504  ; 9.369  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]        ; sys_clk             ; 10.131 ; 10.017 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]        ; sys_clk             ; 10.229 ; 10.022 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]        ; sys_clk             ; 10.035 ; 9.853  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]        ; sys_clk             ; 10.013 ; 9.854  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]        ; sys_clk             ; 9.864  ; 9.770  ; Rise       ; clk_10m                                           ;
; lcd_vs              ; sys_clk             ; 11.481 ; 11.293 ; Rise       ; clk_10m                                           ;
; seg_led[*]          ; sys_clk             ; 11.764 ; 11.550 ; Rise       ; clk_10m                                           ;
;  seg_led[0]         ; sys_clk             ; 9.636  ; 9.501  ; Rise       ; clk_10m                                           ;
;  seg_led[1]         ; sys_clk             ; 9.604  ; 9.495  ; Rise       ; clk_10m                                           ;
;  seg_led[2]         ; sys_clk             ; 11.130 ; 10.938 ; Rise       ; clk_10m                                           ;
;  seg_led[3]         ; sys_clk             ; 9.530  ; 9.422  ; Rise       ; clk_10m                                           ;
;  seg_led[4]         ; sys_clk             ; 9.357  ; 9.290  ; Rise       ; clk_10m                                           ;
;  seg_led[5]         ; sys_clk             ; 9.405  ; 9.328  ; Rise       ; clk_10m                                           ;
;  seg_led[6]         ; sys_clk             ; 11.192 ; 11.178 ; Rise       ; clk_10m                                           ;
;  seg_led[7]         ; sys_clk             ; 11.764 ; 11.550 ; Rise       ; clk_10m                                           ;
; sel[*]              ; sys_clk             ; 9.694  ; 9.693  ; Rise       ; clk_10m                                           ;
;  sel[0]             ; sys_clk             ; 9.614  ; 9.693  ; Rise       ; clk_10m                                           ;
;  sel[1]             ; sys_clk             ; 9.657  ; 9.577  ; Rise       ; clk_10m                                           ;
;  sel[2]             ; sys_clk             ; 9.655  ; 9.563  ; Rise       ; clk_10m                                           ;
;  sel[3]             ; sys_clk             ; 9.600  ; 9.491  ; Rise       ; clk_10m                                           ;
;  sel[4]             ; sys_clk             ; 9.694  ; 9.593  ; Rise       ; clk_10m                                           ;
;  sel[5]             ; sys_clk             ; 9.671  ; 9.558  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ;        ; 6.884  ; Fall       ; clk_10m                                           ;
; cam_scl             ; sys_clk             ; 9.800  ; 9.933  ; Fall       ; dri_clk                                           ;
; cam_sda             ; sys_clk             ; 10.209 ; 10.379 ; Fall       ; dri_clk                                           ;
; sdram_addr[*]       ; sys_clk             ; 7.121  ; 7.286  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 5.314  ; 5.431  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 5.812  ; 6.005  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 5.471  ; 5.621  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 6.880  ; 7.286  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 6.223  ; 6.466  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 5.613  ; 5.760  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 5.600  ; 5.762  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 5.544  ; 5.639  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 6.401  ; 6.648  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 6.184  ; 6.380  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 7.121  ; 7.111  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 6.515  ; 6.594  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 5.813  ; 5.974  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 5.866  ; 6.017  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 5.866  ; 6.017  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 5.513  ; 5.642  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 5.294  ; 5.363  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; sys_clk             ; 6.225  ; 6.028  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 4.969  ; 5.146  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; sys_clk             ; 6.259  ; 6.259  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 4.615  ; 4.541  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 4.852  ; 4.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 4.420  ; 4.345  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 4.477  ; 4.396  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 4.823  ; 4.713  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 6.259  ; 6.259  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 4.587  ; 4.515  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 4.820  ; 4.703  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 5.252  ; 5.172  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 5.164  ; 5.034  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 5.275  ; 5.148  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 5.378  ; 5.242  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 4.957  ; 4.875  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 5.276  ; 5.166  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 4.886  ; 4.800  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 4.935  ; 4.816  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 4.699  ; 4.809  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 5.433  ; 5.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk            ; sys_clk             ; 9.483  ; 9.213  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk            ; sys_clk             ; 7.912  ; 7.669  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.423  ; 5.845  ; Fall       ; altera_reserved_tck                               ;
; lcd_de              ; sys_clk             ; 4.232  ; 4.337  ; Rise       ; clk_10m                                           ;
; lcd_hs              ; sys_clk             ; 4.146  ; 4.242  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ; 2.795  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]          ; sys_clk             ; 3.665  ; 3.707  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]         ; sys_clk             ; 3.788  ; 3.840  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]         ; sys_clk             ; 3.768  ; 3.817  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]         ; sys_clk             ; 3.765  ; 3.815  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]         ; sys_clk             ; 3.875  ; 3.937  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]         ; sys_clk             ; 3.880  ; 3.942  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]         ; sys_clk             ; 3.927  ; 4.004  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]         ; sys_clk             ; 3.822  ; 3.880  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]         ; sys_clk             ; 3.815  ; 3.867  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]         ; sys_clk             ; 3.770  ; 3.821  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]         ; sys_clk             ; 3.665  ; 3.707  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]        ; sys_clk             ; 3.750  ; 3.796  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]        ; sys_clk             ; 4.022  ; 4.112  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]        ; sys_clk             ; 4.055  ; 4.134  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]        ; sys_clk             ; 3.980  ; 4.054  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]        ; sys_clk             ; 3.977  ; 4.055  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]        ; sys_clk             ; 3.938  ; 4.019  ; Rise       ; clk_10m                                           ;
; lcd_vs              ; sys_clk             ; 4.565  ; 4.736  ; Rise       ; clk_10m                                           ;
; seg_led[*]          ; sys_clk             ; 3.707  ; 3.763  ; Rise       ; clk_10m                                           ;
;  seg_led[0]         ; sys_clk             ; 3.807  ; 3.867  ; Rise       ; clk_10m                                           ;
;  seg_led[1]         ; sys_clk             ; 3.805  ; 3.865  ; Rise       ; clk_10m                                           ;
;  seg_led[2]         ; sys_clk             ; 4.434  ; 4.590  ; Rise       ; clk_10m                                           ;
;  seg_led[3]         ; sys_clk             ; 3.754  ; 3.818  ; Rise       ; clk_10m                                           ;
;  seg_led[4]         ; sys_clk             ; 3.707  ; 3.763  ; Rise       ; clk_10m                                           ;
;  seg_led[5]         ; sys_clk             ; 3.729  ; 3.789  ; Rise       ; clk_10m                                           ;
;  seg_led[6]         ; sys_clk             ; 4.787  ; 4.916  ; Rise       ; clk_10m                                           ;
;  seg_led[7]         ; sys_clk             ; 4.676  ; 4.866  ; Rise       ; clk_10m                                           ;
; sel[*]              ; sys_clk             ; 3.798  ; 3.858  ; Rise       ; clk_10m                                           ;
;  sel[0]             ; sys_clk             ; 3.945  ; 3.858  ; Rise       ; clk_10m                                           ;
;  sel[1]             ; sys_clk             ; 3.841  ; 3.928  ; Rise       ; clk_10m                                           ;
;  sel[2]             ; sys_clk             ; 3.837  ; 3.920  ; Rise       ; clk_10m                                           ;
;  sel[3]             ; sys_clk             ; 3.798  ; 3.867  ; Rise       ; clk_10m                                           ;
;  sel[4]             ; sys_clk             ; 3.845  ; 3.933  ; Rise       ; clk_10m                                           ;
;  sel[5]             ; sys_clk             ; 3.845  ; 3.910  ; Rise       ; clk_10m                                           ;
; lcd_pclk            ; sys_clk             ;        ; 2.962  ; Fall       ; clk_10m                                           ;
; cam_scl             ; sys_clk             ; 4.347  ; 4.235  ; Fall       ; dri_clk                                           ;
; cam_sda             ; sys_clk             ; 4.555  ; 4.423  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]       ; sys_clk             ; 2.264  ; 2.159  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 2.264  ; 2.159  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 2.495  ; 2.376  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 2.332  ; 2.223  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.021  ; 2.856  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 2.731  ; 2.583  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 2.440  ; 2.325  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 2.383  ; 2.270  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 2.373  ; 2.233  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 2.795  ; 2.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 2.696  ; 2.537  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 3.351  ; 3.171  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 2.858  ; 2.666  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 2.502  ; 2.368  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 2.348  ; 2.234  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 2.529  ; 2.393  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 2.348  ; 2.234  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 2.259  ; 2.136  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; sys_clk             ; 2.461  ; 2.614  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 2.076  ; 2.010  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; sys_clk             ; 1.718  ; 1.763  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; sys_clk             ; 1.824  ; 1.880  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; sys_clk             ; 1.888  ; 1.955  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; sys_clk             ; 1.718  ; 1.763  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; sys_clk             ; 1.736  ; 1.784  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; sys_clk             ; 1.881  ; 1.948  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; sys_clk             ; 2.805  ; 2.932  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; sys_clk             ; 1.808  ; 1.863  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; sys_clk             ; 1.877  ; 1.941  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; sys_clk             ; 2.085  ; 2.193  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; sys_clk             ; 2.020  ; 2.104  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; sys_clk             ; 2.080  ; 2.185  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; sys_clk             ; 2.119  ; 2.237  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; sys_clk             ; 1.965  ; 2.058  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; sys_clk             ; 2.087  ; 2.193  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; sys_clk             ; 1.934  ; 2.018  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; sys_clk             ; 1.944  ; 2.026  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 1.946  ; 1.881  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 2.308  ; 2.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk            ; sys_clk             ; 2.875  ; 2.983  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk            ; sys_clk             ; 3.121  ; 3.304  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; cam_sda             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_pclk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_href            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_vsync           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sel[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_pclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_rgb[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 5835       ; 0        ; 84       ; 0          ;
; clk_10m                                           ; altera_reserved_tck                               ; false path ; 0        ; 0        ; 0          ;
; cam_pclk                                          ; cam_pclk                                          ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                          ; 21         ; 0        ; 0        ; 0          ;
; altera_reserved_tck                               ; clk_10m                                           ; false path ; 0        ; 0        ; 0          ;
; clk_10m                                           ; clk_10m                                           ; 51926      ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m                                           ; 22         ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m                                           ; 61764      ; 0        ; 0        ; 0          ;
; dri_clk                                           ; dri_clk                                           ; 0          ; 0        ; 0        ; 2113       ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk                                           ; 0          ; 0        ; 69       ; 0          ;
; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 33         ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2159       ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4          ; 1        ; 0        ; 0          ;
; dri_clk                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 1        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; false path ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 5835       ; 0        ; 84       ; 0          ;
; clk_10m                                           ; altera_reserved_tck                               ; false path ; 0        ; 0        ; 0          ;
; cam_pclk                                          ; cam_pclk                                          ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                          ; 21         ; 0        ; 0        ; 0          ;
; altera_reserved_tck                               ; clk_10m                                           ; false path ; 0        ; 0        ; 0          ;
; clk_10m                                           ; clk_10m                                           ; 51926      ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m                                           ; 22         ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m                                           ; 61764      ; 0        ; 0        ; 0          ;
; dri_clk                                           ; dri_clk                                           ; 0          ; 0        ; 0        ; 2113       ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk                                           ; 0          ; 0        ; 69       ; 0          ;
; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 33         ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2159       ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4          ; 1        ; 0        ; 0          ;
; dri_clk                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 1        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; false path ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                    ;
+---------------------------------------------------+---------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck ; 226        ; 0        ; 1        ; 0        ;
; dri_clk                                           ; cam_pclk            ; 0          ; 33       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk            ; 99         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                               ; clk_10m             ; false path ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                     ;
+---------------------------------------------------+---------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck ; 226        ; 0        ; 1        ; 0        ;
; dri_clk                                           ; cam_pclk            ; 0          ; 33       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk            ; 99         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                               ; clk_10m             ; false path ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 74    ; 74   ;
; Unconstrained Output Port Paths ; 97    ; 97   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Mar 26 13:44:05 2019
Info: Command: quartus_sta digital_recognition -c digital_recognition
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'digital_recognition.sdc'
Warning (332060): Node: lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|projection:u_projection|cur_state.st_process was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|projection:u_projection|project_done_flag was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.066
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.066               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.332               0.000 clk_10m 
    Info (332119):     2.855               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.973               0.000 cam_pclk 
    Info (332119):     5.127               0.000 dri_clk 
    Info (332119):    40.381               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.360              -0.711 clk_10m 
    Info (332119):     0.433               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
    Info (332119):     0.453               0.000 dri_clk 
    Info (332119):     1.388               0.000 cam_pclk 
    Info (332119):     3.613               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.690               0.000 cam_pclk 
    Info (332119):    48.382               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.335               0.000 altera_reserved_tck 
    Info (332119):     1.387               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.719               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.657               0.000 cam_pclk 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    49.551               0.000 clk_10m 
    Info (332119):    49.588               0.000 altera_reserved_tck 
    Info (332119):  1999.790               0.000 dri_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|projection:u_projection|cur_state.st_process was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|projection:u_projection|project_done_flag was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 1.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.566               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.813               0.000 clk_10m 
    Info (332119):     3.287               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.090               0.000 cam_pclk 
    Info (332119):     5.305               0.000 dri_clk 
    Info (332119):    40.886               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.552
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.552              -1.104 clk_10m 
    Info (332119):     0.380               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.400               0.000 altera_reserved_tck 
    Info (332119):     0.404               0.000 dri_clk 
    Info (332119):     1.239               0.000 cam_pclk 
    Info (332119):     3.270               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.901               0.000 cam_pclk 
    Info (332119):    48.638               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.232               0.000 altera_reserved_tck 
    Info (332119):     1.311               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.716               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.718               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.556               0.000 cam_pclk 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    49.302               0.000 clk_10m 
    Info (332119):    49.484               0.000 altera_reserved_tck 
    Info (332119):  1999.658               0.000 dri_clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|projection:u_projection|cur_state.st_process was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|projection:u_projection|project_done_flag was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 5.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.972               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.598               0.000 clk_10m 
    Info (332119):     6.951               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.735               0.000 cam_pclk 
    Info (332119):     8.235               0.000 dri_clk 
    Info (332119):    45.977               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.079              -0.154 clk_10m 
    Info (332119):     0.166               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.184               0.000 dri_clk 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.464               0.000 cam_pclk 
    Info (332119):     1.500               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 8.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.544               0.000 cam_pclk 
    Info (332119):    49.509               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.431               0.000 cam_pclk 
    Info (332119):     0.562               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.756               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.338               0.000 cam_pclk 
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    49.483               0.000 altera_reserved_tck 
    Info (332119):    49.577               0.000 clk_10m 
    Info (332119):  1999.608               0.000 dri_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4761 megabytes
    Info: Processing ended: Tue Mar 26 13:44:10 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


