<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/drune/Developer/github.com/Specialist-PK/special20k/impl/gwsynthesis/special20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/drune/Developer/github.com/Specialist-PK/special20k/src/tang20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/drune/Developer/github.com/Specialist-PK/special20k/src/special20k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Apr  7 21:26:58 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8862</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5941</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>69</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1436</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>7</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27mhz </td>
</tr>
<tr>
<td>2</td>
<td>clkU12mhz</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clkU12mhz </td>
</tr>
<tr>
<td>3</td>
<td>clkU32mhz</td>
<td>Base</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td></td>
<td></td>
<td>clkU32mhz </td>
</tr>
<tr>
<td>4</td>
<td>clkB27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27mhz_d </td>
</tr>
<tr>
<td>5</td>
<td>cpu_div[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cpu_div_3_s0/Q </td>
</tr>
<tr>
<td>6</td>
<td>clkU_sound</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sndclkd/clkd_s0/Q </td>
</tr>
<tr>
<td>7</td>
<td>CSD</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CSD_s7/F </td>
</tr>
<tr>
<td>8</td>
<td>CSC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CSC_s2/F </td>
</tr>
<tr>
<td>9</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>11</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>12</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>13</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>14</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>4.004</td>
<td>0.000</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>15</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438
<td>0.000</td>
<td>8.008</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>16</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625
<td>0.000</td>
<td>12.012</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>17</td>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>div5/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clkU12mhz</td>
<td>12.000(MHz)</td>
<td>49.547(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clkU32mhz</td>
<td>32.000(MHz)</td>
<td>128.986(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkB27mhz</td>
<td>27.000(MHz)</td>
<td>259.529(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cpu_div[3]</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">55.465(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkU_sound</td>
<td>100.000(MHz)</td>
<td>438.249(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>371.250(MHz)</td>
<td>372.740(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>124.875(MHz)</td>
<td>159.312(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>div5/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>104.944(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27mhz!</h4>
<h4>No timing paths to get frequency of CSD!</h4>
<h4>No timing paths to get frequency of CSC!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU12mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU12mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU32mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU32mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkB27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkB27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_div[3]</td>
<td>Setup</td>
<td>-137.466</td>
<td>64</td>
</tr>
<tr>
<td>cpu_div[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU_sound</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU_sound</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSD</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSD</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-15.362</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[2]</td>
<td>cpuA/M17_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>16.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-14.910</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_7_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-14.772</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_1_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-14.767</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_1_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-14.764</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_4_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-14.764</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_3_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-14.764</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_2_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-14.764</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_0_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-14.580</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_5_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.544</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-14.580</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_6_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.544</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-14.580</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[2]</td>
<td>cpuA/M16_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.544</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-14.556</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_2_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.521</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-14.473</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/M3_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.438</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-14.450</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/FC_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.414</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-14.218</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/M2_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-14.098</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/halt_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>15.062</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-13.880</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/Z_3_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>14.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-13.781</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/M9_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>14.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-13.781</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/M8_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>14.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-13.766</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/save_rp_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>14.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-13.762</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/save_alu_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>14.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-13.758</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/W_1_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>14.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-13.758</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/W_0_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>14.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-13.746</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[0]</td>
<td>cpuA/W_6_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>14.710</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-13.706</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[2]</td>
<td>cpuA/M15_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.216</td>
<td>14.670</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.885</td>
<td>sndclkd/n132_s0/I2</td>
<td>sndclkd/clkd_s0/D</td>
<td>clkU_sound:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-2.207</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.851</td>
<td>n31_s0/I3</td>
<td>cpu_div_3_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.243</td>
<td>beep_s0/Q</td>
<td>fifosndr[0]_12_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.818</td>
<td>0.622</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.243</td>
<td>beep_s0/Q</td>
<td>fifosndr[0]_13_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.818</td>
<td>0.622</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.143</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.143</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.024</td>
<td>beep_s0/Q</td>
<td>fifosndr[0]_15_s1/RESET</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.818</td>
<td>0.840</td>
</tr>
<tr>
<td>8</td>
<td>0.052</td>
<td>cpuA/odata_4_s1/Q</td>
<td>low_mem_inst/sp_inst_8/DI[0]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.149</td>
<td>0.485</td>
</tr>
<tr>
<td>9</td>
<td>0.070</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[8]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.911</td>
</tr>
<tr>
<td>10</td>
<td>0.075</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[8]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.917</td>
</tr>
<tr>
<td>11</td>
<td>0.075</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_8_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[16]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.917</td>
</tr>
<tr>
<td>12</td>
<td>0.075</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[8]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.917</td>
</tr>
<tr>
<td>13</td>
<td>0.075</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[8]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.917</td>
</tr>
<tr>
<td>14</td>
<td>0.076</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[13]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.917</td>
</tr>
<tr>
<td>15</td>
<td>0.077</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[21]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.918</td>
</tr>
<tr>
<td>16</td>
<td>0.082</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_10_G[21]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.923</td>
</tr>
<tr>
<td>17</td>
<td>0.082</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[21]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.923</td>
</tr>
<tr>
<td>18</td>
<td>0.082</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[21]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.923</td>
</tr>
<tr>
<td>19</td>
<td>0.086</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[13]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.927</td>
</tr>
<tr>
<td>20</td>
<td>0.086</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[13]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.927</td>
</tr>
<tr>
<td>21</td>
<td>0.086</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[13]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.927</td>
</tr>
<tr>
<td>22</td>
<td>0.086</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[13]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.927</td>
</tr>
<tr>
<td>23</td>
<td>0.128</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_5_G[16]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.969</td>
</tr>
<tr>
<td>24</td>
<td>0.142</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_9_G[8]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.983</td>
</tr>
<tr>
<td>25</td>
<td>0.142</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_4_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[12]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.983</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_0_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_2_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_5_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_6_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_7_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_1_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_3_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_4_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/wr_n_s0/PRESET</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/M17_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/rd__s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/jmp_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/halt_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_alu_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_a_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_r_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_rp_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/incdec_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_0_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_1_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_2_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_3_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_4_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_5_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.888</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_6_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.827</td>
<td>3.992</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.456</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/F_6_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>2</td>
<td>0.459</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/IR_3_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>3</td>
<td>0.459</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/IR_2_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>4</td>
<td>0.462</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/IR_1_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>5</td>
<td>0.462</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/IR_4_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>6</td>
<td>0.462</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/IR_5_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>7</td>
<td>0.462</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/IR_6_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>8</td>
<td>0.579</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/RFSH_n_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.590</td>
</tr>
<tr>
<td>9</td>
<td>0.581</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Fp_6_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>10</td>
<td>0.703</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/Req_Inhibit_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>11</td>
<td>0.706</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/WR_n_i_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
<tr>
<td>12</td>
<td>0.706</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/IORQ_n_i_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
<tr>
<td>13</td>
<td>0.731</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Fp_0_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.742</td>
</tr>
<tr>
<td>14</td>
<td>0.788</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/R_2_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>15</td>
<td>0.788</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/I_0_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>16</td>
<td>0.788</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/I_1_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>17</td>
<td>0.788</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/I_2_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>18</td>
<td>0.788</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/I_6_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>19</td>
<td>0.788</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_7_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>20</td>
<td>0.793</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/FChanged_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.804</td>
</tr>
<tr>
<td>21</td>
<td>0.793</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_6_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.804</td>
</tr>
<tr>
<td>22</td>
<td>0.793</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_4_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.804</td>
</tr>
<tr>
<td>23</td>
<td>0.793</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_3_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.804</td>
</tr>
<tr>
<td>24</td>
<td>0.793</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_2_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.804</td>
</tr>
<tr>
<td>25</td>
<td>0.793</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_0_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.804</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/cdiv_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/clkd_s0</td>
</tr>
<tr>
<td>3</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_13_s0</td>
</tr>
<tr>
<td>6</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[2]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>VRAM_inst/mux_inst_16/I1</td>
</tr>
<tr>
<td>224.823</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_16/O</td>
</tr>
<tr>
<td>225.657</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>VRAM_inst/mux_inst_19/I0</td>
</tr>
<tr>
<td>226.212</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_19/O</td>
</tr>
<tr>
<td>226.383</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>VRAM_inst/mux_inst_20/I1</td>
</tr>
<tr>
<td>226.836</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_20/O</td>
</tr>
<tr>
<td>227.520</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td>i_cpu_data_2_s9/I0</td>
</tr>
<tr>
<td>227.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s9/F</td>
</tr>
<tr>
<td>228.061</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>i_cpu_data_2_s4/I2</td>
</tr>
<tr>
<td>228.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s4/F</td>
</tr>
<tr>
<td>229.377</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>i_cpu_data_2_s1/I1</td>
</tr>
<tr>
<td>229.894</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s1/F</td>
</tr>
<tr>
<td>230.594</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_cpu_data_2_s0/I0</td>
</tr>
<tr>
<td>231.149</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s0/F</td>
</tr>
<tr>
<td>232.149</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpuA/n963_s6/I1</td>
</tr>
<tr>
<td>232.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n963_s6/F</td>
</tr>
<tr>
<td>233.083</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>cpuA/n967_s6/I0</td>
</tr>
<tr>
<td>233.536</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C33[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n967_s6/F</td>
</tr>
<tr>
<td>234.662</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>cpuA/M16_s7/I2</td>
</tr>
<tr>
<td>235.217</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">cpuA/M16_s7/F</td>
</tr>
<tr>
<td>236.103</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>cpuA/M17_s6/I1</td>
</tr>
<tr>
<td>236.565</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">cpuA/M17_s6/F</td>
</tr>
<tr>
<td>236.710</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">cpuA/M17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpuA/M17_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M17_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpuA/M17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.510, 33.750%; route: 8.556, 52.407%; tC2Q: 2.260, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.167</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>cpuA/W_7_s6/I1</td>
</tr>
<tr>
<td>233.722</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.783</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][A]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.353</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C29[3][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.257</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" font-weight:bold;">cpuA/Z_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>cpuA/Z_7_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_7_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>cpuA/Z_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 31.895%; route: 8.551, 53.867%; tC2Q: 2.260, 14.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.073</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpuA/n838_s4/I1</td>
</tr>
<tr>
<td>233.628</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s4/F</td>
</tr>
<tr>
<td>234.306</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>cpuA/n1279_s13/I3</td>
</tr>
<tr>
<td>234.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n1279_s13/F</td>
</tr>
<tr>
<td>235.549</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>cpuA/n1280_s11/I2</td>
</tr>
<tr>
<td>236.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1280_s11/F</td>
</tr>
<tr>
<td>236.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>cpuA/Z_1_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>cpuA/Z_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.618, 35.702%; route: 7.858, 49.936%; tC2Q: 2.260, 14.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.167</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>cpuA/W_7_s6/I1</td>
</tr>
<tr>
<td>233.722</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.783</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][A]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.353</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C29[3][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.115</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>cpuA/Z_1_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>cpuA/Z_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 32.185%; route: 8.408, 53.448%; tC2Q: 2.260, 14.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.167</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>cpuA/W_7_s6/I1</td>
</tr>
<tr>
<td>233.722</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.783</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][A]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.353</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C29[3][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.111</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cpuA/Z_4_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_4_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cpuA/Z_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 32.191%; route: 8.405, 53.439%; tC2Q: 2.260, 14.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.167</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>cpuA/W_7_s6/I1</td>
</tr>
<tr>
<td>233.722</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.783</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][A]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.353</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C29[3][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.111</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cpuA/Z_3_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_3_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cpuA/Z_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 32.191%; route: 8.405, 53.439%; tC2Q: 2.260, 14.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.167</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>cpuA/W_7_s6/I1</td>
</tr>
<tr>
<td>233.722</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.783</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][A]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.353</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C29[3][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.111</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">cpuA/Z_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpuA/Z_2_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpuA/Z_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 32.191%; route: 8.405, 53.439%; tC2Q: 2.260, 14.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.167</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>cpuA/W_7_s6/I1</td>
</tr>
<tr>
<td>233.722</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.783</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][A]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.353</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C29[3][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.111</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" font-weight:bold;">cpuA/Z_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>cpuA/Z_0_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_0_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>cpuA/Z_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 32.191%; route: 8.405, 53.439%; tC2Q: 2.260, 14.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.073</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpuA/n838_s4/I1</td>
</tr>
<tr>
<td>233.628</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s4/F</td>
</tr>
<tr>
<td>234.577</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>cpuA/n3322_s3/I1</td>
</tr>
<tr>
<td>234.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s3/F</td>
</tr>
<tr>
<td>235.466</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>cpuA/n3322_s2/I0</td>
</tr>
<tr>
<td>235.928</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s2/F</td>
</tr>
<tr>
<td>235.928</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">cpuA/Z_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>cpuA/Z_5_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_5_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>cpuA/Z_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.326, 34.263%; route: 7.958, 51.198%; tC2Q: 2.260, 14.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.167</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>cpuA/W_7_s6/I1</td>
</tr>
<tr>
<td>233.722</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.783</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][A]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.353</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C29[3][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>235.928</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td style=" font-weight:bold;">cpuA/Z_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>cpuA/Z_6_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_6_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>cpuA/Z_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 32.572%; route: 8.221, 52.889%; tC2Q: 2.260, 14.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[2]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>VRAM_inst/mux_inst_16/I1</td>
</tr>
<tr>
<td>224.823</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_16/O</td>
</tr>
<tr>
<td>225.657</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>VRAM_inst/mux_inst_19/I0</td>
</tr>
<tr>
<td>226.212</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_19/O</td>
</tr>
<tr>
<td>226.383</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>VRAM_inst/mux_inst_20/I1</td>
</tr>
<tr>
<td>226.836</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_20/O</td>
</tr>
<tr>
<td>227.520</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td>i_cpu_data_2_s9/I0</td>
</tr>
<tr>
<td>227.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s9/F</td>
</tr>
<tr>
<td>228.061</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>i_cpu_data_2_s4/I2</td>
</tr>
<tr>
<td>228.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s4/F</td>
</tr>
<tr>
<td>229.377</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>i_cpu_data_2_s1/I1</td>
</tr>
<tr>
<td>229.894</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s1/F</td>
</tr>
<tr>
<td>230.594</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_cpu_data_2_s0/I0</td>
</tr>
<tr>
<td>231.149</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s0/F</td>
</tr>
<tr>
<td>232.149</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>cpuA/n963_s6/I1</td>
</tr>
<tr>
<td>232.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n963_s6/F</td>
</tr>
<tr>
<td>233.083</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>cpuA/n967_s6/I0</td>
</tr>
<tr>
<td>233.536</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C33[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n967_s6/F</td>
</tr>
<tr>
<td>234.662</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>cpuA/M16_s7/I2</td>
</tr>
<tr>
<td>235.232</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">cpuA/M16_s7/F</td>
</tr>
<tr>
<td>235.234</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>cpuA/M16_s4/I2</td>
</tr>
<tr>
<td>235.783</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">cpuA/M16_s4/F</td>
</tr>
<tr>
<td>235.928</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" font-weight:bold;">cpuA/M16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>cpuA/M16_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M16_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>cpuA/M16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.612, 36.104%; route: 7.672, 49.357%; tC2Q: 2.260, 14.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.073</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpuA/n838_s4/I1</td>
</tr>
<tr>
<td>233.628</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s4/F</td>
</tr>
<tr>
<td>234.306</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>cpuA/n1279_s13/I3</td>
</tr>
<tr>
<td>234.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n1279_s13/F</td>
</tr>
<tr>
<td>235.533</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpuA/n1279_s11/I3</td>
</tr>
<tr>
<td>235.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1279_s11/F</td>
</tr>
<tr>
<td>235.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">cpuA/Z_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpuA/Z_2_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpuA/Z_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.419, 34.915%; route: 7.842, 50.524%; tC2Q: 2.260, 14.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>231.911</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cpuA/n974_s1/I1</td>
</tr>
<tr>
<td>232.428</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n974_s1/F</td>
</tr>
<tr>
<td>233.093</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>cpuA/n963_s3/I3</td>
</tr>
<tr>
<td>233.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n963_s3/F</td>
</tr>
<tr>
<td>234.351</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cpuA/M3_s7/I1</td>
</tr>
<tr>
<td>234.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">cpuA/M3_s7/F</td>
</tr>
<tr>
<td>234.923</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td>cpuA/M3_s4/I2</td>
</tr>
<tr>
<td>235.493</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C34[3][B]</td>
<td style=" background: #97FFFF;">cpuA/M3_s4/F</td>
</tr>
<tr>
<td>235.821</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">cpuA/M3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>cpuA/M3_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M3_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>cpuA/M3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.449, 35.297%; route: 7.729, 50.064%; tC2Q: 2.260, 14.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/FC_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.414</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>cpuA/n1346_s16/I2</td>
</tr>
<tr>
<td>233.984</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1346_s16/F</td>
</tr>
<tr>
<td>234.157</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>cpuA/n1346_s11/I3</td>
</tr>
<tr>
<td>234.528</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n1346_s11/F</td>
</tr>
<tr>
<td>235.426</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpuA/n1346_s9/I1</td>
</tr>
<tr>
<td>235.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n1346_s9/F</td>
</tr>
<tr>
<td>235.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cpuA/FC_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpuA/FC_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/FC_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cpuA/FC_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.250, 34.060%; route: 7.904, 51.278%; tC2Q: 2.260, 14.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>231.911</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cpuA/n974_s1/I1</td>
</tr>
<tr>
<td>232.428</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n974_s1/F</td>
</tr>
<tr>
<td>233.093</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>cpuA/n963_s3/I3</td>
</tr>
<tr>
<td>233.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n963_s3/F</td>
</tr>
<tr>
<td>234.351</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cpuA/M3_s7/I1</td>
</tr>
<tr>
<td>234.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">cpuA/M3_s7/F</td>
</tr>
<tr>
<td>235.094</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][B]</td>
<td>cpuA/M2_s4/I2</td>
</tr>
<tr>
<td>235.421</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][B]</td>
<td style=" background: #97FFFF;">cpuA/M2_s4/F</td>
</tr>
<tr>
<td>235.566</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">cpuA/M2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>cpuA/M2_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M2_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>cpuA/M2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.206, 34.290%; route: 7.716, 50.824%; tC2Q: 2.260, 14.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/halt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>231.403</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td>cpuA/n1069_s7/I0</td>
</tr>
<tr>
<td>231.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s7/F</td>
</tr>
<tr>
<td>232.283</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>cpuA/n1041_s2/I1</td>
</tr>
<tr>
<td>232.654</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s2/F</td>
</tr>
<tr>
<td>233.395</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td>cpuA/halt_s3/I2</td>
</tr>
<tr>
<td>233.944</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td style=" background: #97FFFF;">cpuA/halt_s3/F</td>
</tr>
<tr>
<td>233.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>cpuA/halt_s2/I0</td>
</tr>
<tr>
<td>234.494</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">cpuA/halt_s2/F</td>
</tr>
<tr>
<td>235.446</td>
<td>0.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">cpuA/halt_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cpuA/halt_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/halt_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cpuA/halt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.343, 35.472%; route: 7.459, 49.523%; tC2Q: 2.260, 15.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.244</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>cpuA/n3322_s5/I1</td>
</tr>
<tr>
<td>233.697</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s5/F</td>
</tr>
<tr>
<td>234.766</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cpuA/n1278_s11/I2</td>
</tr>
<tr>
<td>235.228</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1278_s11/F</td>
</tr>
<tr>
<td>235.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cpuA/Z_3_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_3_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cpuA/Z_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.853, 32.693%; route: 7.731, 52.082%; tC2Q: 2.260, 15.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.335</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>224.788</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>224.792</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.245</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.901</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.354</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.281</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>i_cpu_data_5_s14/I0</td>
</tr>
<tr>
<td>227.652</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s14/F</td>
</tr>
<tr>
<td>228.049</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.000</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>i_cpu_data_5_s2/I0</td>
</tr>
<tr>
<td>229.570</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s2/F</td>
</tr>
<tr>
<td>229.572</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>i_cpu_data_5_s0/I1</td>
</tr>
<tr>
<td>229.943</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R27C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>231.625</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>cpuA/ccc_s34/S0</td>
</tr>
<tr>
<td>231.876</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">cpuA/ccc_s34/O</td>
</tr>
<tr>
<td>232.307</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>cpuA/n3395_s6/I2</td>
</tr>
<tr>
<td>232.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s6/F</td>
</tr>
<tr>
<td>233.416</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>cpuA/n3395_s3/I3</td>
</tr>
<tr>
<td>233.933</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s3/F</td>
</tr>
<tr>
<td>234.580</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>cpuA/n3394_s1/I2</td>
</tr>
<tr>
<td>235.129</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n3394_s1/F</td>
</tr>
<tr>
<td>235.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">cpuA/M9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>cpuA/M9_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M9_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>cpuA/M9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.996, 33.881%; route: 7.490, 50.793%; tC2Q: 2.260, 15.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.335</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>224.788</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>224.792</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.245</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.901</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.354</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.281</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>i_cpu_data_5_s14/I0</td>
</tr>
<tr>
<td>227.652</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s14/F</td>
</tr>
<tr>
<td>228.049</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.000</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>i_cpu_data_5_s2/I0</td>
</tr>
<tr>
<td>229.570</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s2/F</td>
</tr>
<tr>
<td>229.572</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>i_cpu_data_5_s0/I1</td>
</tr>
<tr>
<td>229.943</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R27C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>231.625</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>cpuA/ccc_s34/S0</td>
</tr>
<tr>
<td>231.876</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">cpuA/ccc_s34/O</td>
</tr>
<tr>
<td>232.307</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>cpuA/n3395_s6/I2</td>
</tr>
<tr>
<td>232.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s6/F</td>
</tr>
<tr>
<td>233.416</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>cpuA/n3395_s3/I3</td>
</tr>
<tr>
<td>233.933</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s3/F</td>
</tr>
<tr>
<td>234.580</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>cpuA/n3395_s1/I2</td>
</tr>
<tr>
<td>235.129</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s1/F</td>
</tr>
<tr>
<td>235.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">cpuA/M8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>cpuA/M8_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M8_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>cpuA/M8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.996, 33.881%; route: 7.490, 50.793%; tC2Q: 2.260, 15.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_rp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>231.403</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td>cpuA/n886_s12/I3</td>
</tr>
<tr>
<td>231.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n886_s12/F</td>
</tr>
<tr>
<td>232.300</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>cpuA/n914_s6/I1</td>
</tr>
<tr>
<td>232.671</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n914_s6/F</td>
</tr>
<tr>
<td>233.684</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>cpuA/n963_s7/I0</td>
</tr>
<tr>
<td>234.239</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n963_s7/F</td>
</tr>
<tr>
<td>234.652</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>cpuA/n963_s0/I0</td>
</tr>
<tr>
<td>235.114</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n963_s0/F</td>
</tr>
<tr>
<td>235.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">cpuA/save_rp_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>cpuA/save_rp_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_rp_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>cpuA/save_rp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.262, 35.722%; route: 7.208, 48.935%; tC2Q: 2.260, 15.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_alu_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.073</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpuA/n838_s4/I1</td>
</tr>
<tr>
<td>233.628</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s4/F</td>
</tr>
<tr>
<td>234.561</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>cpuA/n1041_s1/I3</td>
</tr>
<tr>
<td>235.110</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s1/F</td>
</tr>
<tr>
<td>235.110</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" font-weight:bold;">cpuA/save_alu_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>cpuA/save_alu_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_alu_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>cpuA/save_alu_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.042, 34.238%; route: 7.424, 50.415%; tC2Q: 2.260, 15.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.167</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>cpuA/W_7_s6/I1</td>
</tr>
<tr>
<td>233.737</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>233.911</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>cpuA/W_7_s5/I0</td>
</tr>
<tr>
<td>234.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s5/F</td>
</tr>
<tr>
<td>235.106</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" font-weight:bold;">cpuA/W_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>cpuA/W_1_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_1_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>cpuA/W_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.970, 33.758%; route: 7.492, 50.891%; tC2Q: 2.260, 15.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.167</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>cpuA/W_7_s6/I1</td>
</tr>
<tr>
<td>233.737</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>233.911</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>cpuA/W_7_s5/I0</td>
</tr>
<tr>
<td>234.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s5/F</td>
</tr>
<tr>
<td>235.106</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">cpuA/W_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>cpuA/W_0_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_0_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>cpuA/W_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.970, 33.758%; route: 7.492, 50.891%; tC2Q: 2.260, 15.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[0]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>VRAM_inst/mux_inst_2/I1</td>
</tr>
<tr>
<td>224.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_2/O</td>
</tr>
<tr>
<td>225.760</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>VRAM_inst/mux_inst_5/I0</td>
</tr>
<tr>
<td>226.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_5/O</td>
</tr>
<tr>
<td>226.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>VRAM_inst/mux_inst_6/I1</td>
</tr>
<tr>
<td>226.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_6/O</td>
</tr>
<tr>
<td>227.727</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>i_cpu_data_0_s8/I0</td>
</tr>
<tr>
<td>228.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s8/F</td>
</tr>
<tr>
<td>228.269</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_cpu_data_0_s4/I0</td>
</tr>
<tr>
<td>228.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s4/F</td>
</tr>
<tr>
<td>229.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i_cpu_data_0_s1/I0</td>
</tr>
<tr>
<td>229.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s1/F</td>
</tr>
<tr>
<td>230.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>i_cpu_data_0_s0/I0</td>
</tr>
<tr>
<td>230.687</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_0_s0/F</td>
</tr>
<tr>
<td>232.012</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/n838_s5/I2</td>
</tr>
<tr>
<td>232.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>233.167</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>cpuA/W_7_s6/I1</td>
</tr>
<tr>
<td>233.737</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>233.911</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>cpuA/W_7_s5/I0</td>
</tr>
<tr>
<td>234.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s5/F</td>
</tr>
<tr>
<td>235.093</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td style=" font-weight:bold;">cpuA/W_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>cpuA/W_6_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_6_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>cpuA/W_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.970, 33.787%; route: 7.480, 50.849%; tC2Q: 2.260, 15.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[14]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[2]</td>
</tr>
<tr>
<td>224.306</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>VRAM_inst/mux_inst_16/I1</td>
</tr>
<tr>
<td>224.823</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_16/O</td>
</tr>
<tr>
<td>225.657</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>VRAM_inst/mux_inst_19/I0</td>
</tr>
<tr>
<td>226.212</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_19/O</td>
</tr>
<tr>
<td>226.383</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>VRAM_inst/mux_inst_20/I1</td>
</tr>
<tr>
<td>226.836</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_20/O</td>
</tr>
<tr>
<td>227.520</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td>i_cpu_data_2_s9/I0</td>
</tr>
<tr>
<td>227.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s9/F</td>
</tr>
<tr>
<td>228.061</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>i_cpu_data_2_s4/I2</td>
</tr>
<tr>
<td>228.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s4/F</td>
</tr>
<tr>
<td>229.377</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>i_cpu_data_2_s1/I1</td>
</tr>
<tr>
<td>229.894</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s1/F</td>
</tr>
<tr>
<td>230.594</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_cpu_data_2_s0/I0</td>
</tr>
<tr>
<td>231.149</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_2_s0/F</td>
</tr>
<tr>
<td>231.996</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>cpuA/M13_s5/I0</td>
</tr>
<tr>
<td>232.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C33[2][B]</td>
<td style=" background: #97FFFF;">cpuA/M13_s5/F</td>
</tr>
<tr>
<td>233.045</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>cpuA/M15_s6/I1</td>
</tr>
<tr>
<td>233.615</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">cpuA/M15_s6/F</td>
</tr>
<tr>
<td>233.617</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>cpuA/M15_s4/I1</td>
</tr>
<tr>
<td>234.187</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">cpuA/M15_s4/F</td>
</tr>
<tr>
<td>235.054</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">cpuA/M15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cpuA/M15_s0/CLK</td>
</tr>
<tr>
<td>221.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M15_s0</td>
</tr>
<tr>
<td>221.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cpuA/M15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.180, 35.310%; route: 7.230, 49.284%; tC2Q: 2.260, 15.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>sndclkd/n132_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sndclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">sndclkd/n132_s0/I2</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">sndclkd/n132_s0/F</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">sndclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sndclkd/clkd_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>n31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_div_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>250.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td style=" font-weight:bold;">n31_s0/I3</td>
</tr>
<tr>
<td>250.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">n31_s0/F</td>
</tr>
<tr>
<td>250.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td style=" font-weight:bold;">cpu_div_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_div_3_s0</td>
</tr>
<tr>
<td>251.218</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndr[0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.224</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R32C34[2][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.354</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td>n911_s4/I2</td>
</tr>
<tr>
<td>4001.644</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td style=" background: #97FFFF;">n911_s4/F</td>
</tr>
<tr>
<td>4001.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td style=" font-weight:bold;">fifosndr[0]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td>fifosndr[0]_12_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndr[0]_12_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C34[0][B]</td>
<td>fifosndr[0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.632%; route: 0.130, 20.886%; tC2Q: 0.202, 32.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndr[0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.224</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R32C34[2][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.354</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n910_s4/I2</td>
</tr>
<tr>
<td>4001.644</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n910_s4/F</td>
</tr>
<tr>
<td>4001.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td style=" font-weight:bold;">fifosndr[0]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>fifosndr[0]_13_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndr[0]_13_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>fifosndr[0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.632%; route: 0.130, 20.886%; tC2Q: 0.202, 32.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>4001.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C49[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>4001.744</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>4001.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C39[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>4001.744</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[0][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C38[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndr[0]_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.223</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R32C34[2][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.350</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>fifosndr[0]_15_s4/I3</td>
</tr>
<tr>
<td>4001.734</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C34[3][B]</td>
<td style=" background: #97FFFF;">fifosndr[0]_15_s4/F</td>
</tr>
<tr>
<td>4001.863</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][A]</td>
<td style=" font-weight:bold;">fifosndr[0]_15_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][A]</td>
<td>fifosndr[0]_15_s1/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndr[0]_15_s1</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C34[1][A]</td>
<td>fifosndr[0]_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 45.697%; route: 0.255, 30.383%; tC2Q: 0.201, 23.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>cpuA/odata_4_s1/CLK</td>
</tr>
<tr>
<td>251.224</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>43</td>
<td>R20C32[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_4_s1/Q</td>
</tr>
<tr>
<td>251.508</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>low_mem_inst/sp_inst_8/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_8</td>
</tr>
<tr>
<td>251.456</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>low_mem_inst/sp_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 58.391%; tC2Q: 0.202, 41.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[8]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/Q</td>
</tr>
<tr>
<td>4001.364</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_0_s1/I0</td>
</tr>
<tr>
<td>4001.595</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_0_s1/F</td>
</tr>
<tr>
<td>4001.957</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[8]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[8]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[8]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[8]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.463%; route: 0.478, 52.476%; tC2Q: 0.201, 22.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[8]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/Q</td>
</tr>
<tr>
<td>4001.364</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_0_s1/I0</td>
</tr>
<tr>
<td>4001.595</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_0_s1/F</td>
</tr>
<tr>
<td>4001.962</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[8]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[8]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[8]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C39[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[8]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.307%; route: 0.484, 52.767%; tC2Q: 0.201, 21.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[16]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_8_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_8_s0/Q</td>
</tr>
<tr>
<td>4001.364</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_8_s1/I0</td>
</tr>
<tr>
<td>4001.595</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C38[3][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_8_s1/F</td>
</tr>
<tr>
<td>4001.962</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[16]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[16]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[16]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[16]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.307%; route: 0.484, 52.767%; tC2Q: 0.201, 21.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[8]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/Q</td>
</tr>
<tr>
<td>4001.364</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_0_s1/I0</td>
</tr>
<tr>
<td>4001.595</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_0_s1/F</td>
</tr>
<tr>
<td>4001.962</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[8]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[8]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[8]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C39[2][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[8]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.307%; route: 0.484, 52.767%; tC2Q: 0.201, 21.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[8]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_0_s0/Q</td>
</tr>
<tr>
<td>4001.364</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_0_s1/I0</td>
</tr>
<tr>
<td>4001.595</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_0_s1/F</td>
</tr>
<tr>
<td>4001.962</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[8]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[8]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[8]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[8]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.307%; route: 0.484, 52.767%; tC2Q: 0.201, 21.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[13]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/CLK</td>
</tr>
<tr>
<td>4001.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/Q</td>
</tr>
<tr>
<td>4001.371</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[3][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_5_s1/I0</td>
</tr>
<tr>
<td>4001.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R38C38[3][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_5_s1/F</td>
</tr>
<tr>
<td>4001.962</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[13]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[13]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[13]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C38[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[13]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.302%; route: 0.483, 52.669%; tC2Q: 0.202, 22.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[21]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/Q</td>
</tr>
<tr>
<td>4001.368</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_13_s1/I0</td>
</tr>
<tr>
<td>4001.600</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R34C45[0][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_13_s1/F</td>
</tr>
<tr>
<td>4001.964</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[21]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[21]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[21]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C45[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[21]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.269%; route: 0.485, 52.838%; tC2Q: 0.201, 21.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_10_G[21]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/Q</td>
</tr>
<tr>
<td>4001.368</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_13_s1/I0</td>
</tr>
<tr>
<td>4001.600</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R34C45[0][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_13_s1/F</td>
</tr>
<tr>
<td>4001.969</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_10_G[21]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_10_G[21]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_10_G[21]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C45[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_10_G[21]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.134%; route: 0.490, 53.090%; tC2Q: 0.201, 21.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[21]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/Q</td>
</tr>
<tr>
<td>4001.368</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_13_s1/I0</td>
</tr>
<tr>
<td>4001.600</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R34C45[0][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_13_s1/F</td>
</tr>
<tr>
<td>4001.969</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[21]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[21]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[21]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C44[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[21]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.134%; route: 0.490, 53.090%; tC2Q: 0.201, 21.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[21]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_13_s0/Q</td>
</tr>
<tr>
<td>4001.368</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_13_s1/I0</td>
</tr>
<tr>
<td>4001.600</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R34C45[0][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_13_s1/F</td>
</tr>
<tr>
<td>4001.969</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[21]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[21]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[21]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C45[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_4_G[21]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.134%; route: 0.490, 53.090%; tC2Q: 0.201, 21.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[13]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/CLK</td>
</tr>
<tr>
<td>4001.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/Q</td>
</tr>
<tr>
<td>4001.371</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[3][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_5_s1/I0</td>
</tr>
<tr>
<td>4001.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R38C38[3][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_5_s1/F</td>
</tr>
<tr>
<td>4001.973</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[13]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[13]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[13]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C39[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[13]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.014%; route: 0.493, 53.207%; tC2Q: 0.202, 21.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[13]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/CLK</td>
</tr>
<tr>
<td>4001.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/Q</td>
</tr>
<tr>
<td>4001.371</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[3][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_5_s1/I0</td>
</tr>
<tr>
<td>4001.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R38C38[3][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_5_s1/F</td>
</tr>
<tr>
<td>4001.973</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[13]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[13]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[13]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C37[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_8_G[13]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.014%; route: 0.493, 53.207%; tC2Q: 0.202, 21.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[13]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/CLK</td>
</tr>
<tr>
<td>4001.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/Q</td>
</tr>
<tr>
<td>4001.371</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[3][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_5_s1/I0</td>
</tr>
<tr>
<td>4001.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R38C38[3][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_5_s1/F</td>
</tr>
<tr>
<td>4001.973</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[13]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[13]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[13]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C38[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[13]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.014%; route: 0.493, 53.207%; tC2Q: 0.202, 21.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[13]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/CLK</td>
</tr>
<tr>
<td>4001.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_5_s0/Q</td>
</tr>
<tr>
<td>4001.371</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[3][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_5_s1/I0</td>
</tr>
<tr>
<td>4001.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R38C38[3][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_5_s1/F</td>
</tr>
<tr>
<td>4001.973</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[13]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[13]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[13]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_0_G[13]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.014%; route: 0.493, 53.207%; tC2Q: 0.202, 21.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_5_G[16]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C44[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/Q</td>
</tr>
<tr>
<td>4001.368</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[1]_8_s1/I0</td>
</tr>
<tr>
<td>4001.658</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C44[1][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[1]_8_s1/F</td>
</tr>
<tr>
<td>4002.015</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_5_G[16]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C44[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_5_G[16]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_5_G[16]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C44[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_5_G[16]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 29.924%; route: 0.478, 49.335%; tC2Q: 0.201, 20.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_9_G[8]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C43[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_0_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C43[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_0_s0/Q</td>
</tr>
<tr>
<td>4001.368</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C43[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[1]_0_s1/I0</td>
</tr>
<tr>
<td>4001.658</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R40C43[0][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[1]_0_s1/F</td>
</tr>
<tr>
<td>4002.029</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C43[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_9_G[8]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C43[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_9_G[8]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_9_G[8]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C43[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_9_G[8]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 29.498%; route: 0.492, 50.058%; tC2Q: 0.201, 20.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[12]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_4_s0/CLK</td>
</tr>
<tr>
<td>4001.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_4_s0/Q</td>
</tr>
<tr>
<td>4001.493</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_4_s1/I0</td>
</tr>
<tr>
<td>4001.783</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R35C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_4_s1/F</td>
</tr>
<tr>
<td>4002.029</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[12]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[12]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[12]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C38[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[12]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 29.494%; route: 0.491, 49.962%; tC2Q: 0.202, 20.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>cpuA/odata_0_s1/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_0_s1</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>cpuA/odata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">cpuA/odata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>cpuA/odata_2_s1/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_2_s1</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>cpuA/odata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>cpuA/odata_5_s1/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>cpuA/odata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" font-weight:bold;">cpuA/odata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpuA/odata_6_s1/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpuA/odata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">cpuA/odata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>cpuA/odata_7_s1/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>cpuA/odata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>cpuA/odata_1_s1/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_1_s1</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>cpuA/odata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>cpuA/odata_3_s1/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>cpuA/odata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>cpuA/odata_4_s1/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>cpuA/odata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/wr_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">cpuA/wr_n_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>cpuA/wr_n_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/wr_n_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>cpuA/wr_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">cpuA/M17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpuA/M17_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M17_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpuA/M17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/rd__s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">cpuA/rd__s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>cpuA/rd__s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/rd__s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>cpuA/rd__s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/jmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" font-weight:bold;">cpuA/jmp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpuA/jmp_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/jmp_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpuA/jmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/halt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">cpuA/halt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cpuA/halt_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/halt_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cpuA/halt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_alu_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" font-weight:bold;">cpuA/save_alu_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>cpuA/save_alu_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_alu_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>cpuA/save_alu_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_a_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cpuA/save_a_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cpuA/save_a_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_a_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cpuA/save_a_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" font-weight:bold;">cpuA/save_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>cpuA/save_r_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_r_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>cpuA/save_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_rp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">cpuA/save_rp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>cpuA/save_rp_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_rp_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>cpuA/save_rp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/incdec_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">cpuA/incdec_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cpuA/incdec_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/incdec_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cpuA/incdec_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td style=" font-weight:bold;">cpuA/addr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>cpuA/addr_0_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_0_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>cpuA/addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>cpuA/addr_1_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_1_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>cpuA/addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td style=" font-weight:bold;">cpuA/addr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>cpuA/addr_2_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_2_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>cpuA/addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td style=" font-weight:bold;">cpuA/addr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>cpuA/addr_3_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_3_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>cpuA/addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">cpuA/addr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>cpuA/addr_4_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_4_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>cpuA/addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" font-weight:bold;">cpuA/addr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>cpuA/addr_5_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_5_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>cpuA/addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.285</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td>n390_s2/I0</td>
</tr>
<tr>
<td>1005.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">n390_s2/F</td>
</tr>
<tr>
<td>1007.236</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" font-weight:bold;">cpuA/addr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>232</td>
<td>R32C40[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>cpuA/addr_6_s0/CLK</td>
</tr>
<tr>
<td>1001.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_6_s0</td>
</tr>
<tr>
<td>1001.348</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>cpuA/addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.952%; route: 3.243, 81.236%; tC2Q: 0.232, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/F_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/F_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td>snd/cpu/u0/F_6_s1/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C9[0][A]</td>
<td>snd/cpu/u0/F_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.709%; tC2Q: 0.202, 43.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.678</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/IR_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[1][A]</td>
<td>snd/cpu/u0/IR_3_s1/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C10[1][A]</td>
<td>snd/cpu/u0/IR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.031%; tC2Q: 0.202, 42.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.678</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/IR_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[0][A]</td>
<td>snd/cpu/u0/IR_2_s1/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C10[0][A]</td>
<td>snd/cpu/u0/IR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.031%; tC2Q: 0.202, 42.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.681</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/IR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td>snd/cpu/u0/IR_1_s1/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C9[0][B]</td>
<td>snd/cpu/u0/IR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.304%; tC2Q: 0.202, 42.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IR_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.681</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/IR_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td>snd/cpu/u0/IR_4_s1/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C9[1][A]</td>
<td>snd/cpu/u0/IR_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.304%; tC2Q: 0.202, 42.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IR_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.681</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/IR_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[1][B]</td>
<td>snd/cpu/u0/IR_5_s1/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C9[1][B]</td>
<td>snd/cpu/u0/IR_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.304%; tC2Q: 0.202, 42.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IR_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.681</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/IR_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[2][A]</td>
<td>snd/cpu/u0/IR_6_s1/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C9[2][A]</td>
<td>snd/cpu/u0/IR_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.304%; tC2Q: 0.202, 42.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/RFSH_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.798</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/RFSH_n_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>snd/cpu/u0/RFSH_n_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>snd/cpu/u0/RFSH_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.738%; tC2Q: 0.202, 34.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Fp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.800</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Fp_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[0][A]</td>
<td>snd/cpu/u0/Fp_6_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C10[0][A]</td>
<td>snd/cpu/u0/Fp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.856%; tC2Q: 0.202, 34.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.922</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/Req_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][B]</td>
<td>snd/cpu/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C10[0][B]</td>
<td>snd/cpu/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 71.713%; tC2Q: 0.202, 28.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.925</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/WR_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>snd/cpu/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>snd/cpu/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 71.812%; tC2Q: 0.202, 28.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/IORQ_n_i_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.925</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/IORQ_n_i_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[2][A]</td>
<td>snd/cpu/IORQ_n_i_s1/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C10[2][A]</td>
<td>snd/cpu/IORQ_n_i_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 71.812%; tC2Q: 0.202, 28.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Fp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.951</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Fp_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][B]</td>
<td>snd/cpu/u0/Fp_0_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[1][B]</td>
<td>snd/cpu/u0/Fp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 72.789%; tC2Q: 0.202, 27.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.007</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/R_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[0][B]</td>
<td>snd/cpu/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C9[0][B]</td>
<td>snd/cpu/u0/R_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.721%; tC2Q: 0.202, 25.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/I_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.007</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C9[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/I_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C9[2][A]</td>
<td>snd/cpu/u0/I_0_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C9[2][A]</td>
<td>snd/cpu/u0/I_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.721%; tC2Q: 0.202, 25.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/I_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.007</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C9[2][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/I_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C9[2][B]</td>
<td>snd/cpu/u0/I_1_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C9[2][B]</td>
<td>snd/cpu/u0/I_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.721%; tC2Q: 0.202, 25.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/I_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.007</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/I_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[0][A]</td>
<td>snd/cpu/u0/I_2_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C10[0][A]</td>
<td>snd/cpu/u0/I_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.721%; tC2Q: 0.202, 25.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/I_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.007</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C9[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/I_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C9[0][A]</td>
<td>snd/cpu/u0/I_6_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C9[0][A]</td>
<td>snd/cpu/u0/I_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.721%; tC2Q: 0.202, 25.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.007</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[0][A]</td>
<td>snd/cpu/u0/Ap_7_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C8[0][A]</td>
<td>snd/cpu/u0/Ap_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.721%; tC2Q: 0.202, 25.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/FChanged_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/FChanged_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C10[1][A]</td>
<td>snd/cpu/u0/FChanged_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C10[1][A]</td>
<td>snd/cpu/u0/FChanged_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.602, 74.877%; tC2Q: 0.202, 25.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C10[2][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C10[2][B]</td>
<td>snd/cpu/u0/Ap_6_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C10[2][B]</td>
<td>snd/cpu/u0/Ap_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.602, 74.877%; tC2Q: 0.202, 25.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td>snd/cpu/u0/Ap_4_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C10[0][A]</td>
<td>snd/cpu/u0/Ap_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.602, 74.877%; tC2Q: 0.202, 25.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>snd/cpu/u0/Ap_3_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>snd/cpu/u0/Ap_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.602, 74.877%; tC2Q: 0.202, 25.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][B]</td>
<td>snd/cpu/u0/Ap_2_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C10[0][B]</td>
<td>snd/cpu/u0/Ap_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.602, 74.877%; tC2Q: 0.202, 25.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>279</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C10[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>664</td>
<td>R11C8[0][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C10[2][A]</td>
<td>snd/cpu/u0/Ap_0_s0/CLK</td>
</tr>
<tr>
<td>2.219</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C10[2][A]</td>
<td>snd/cpu/u0/Ap_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.602, 74.877%; tC2Q: 0.202, 25.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/cdiv_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/cdiv_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/cdiv_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/clkd_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/clkd_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/clkd_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_13_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>730</td>
<td>clkU_pixel</td>
<td>-2.946</td>
<td>2.442</td>
</tr>
<tr>
<td>664</td>
<td>clkU12mhz</td>
<td>-8.789</td>
<td>3.648</td>
</tr>
<tr>
<td>404</td>
<td>clkU32mhz</td>
<td>-15.362</td>
<td>1.884</td>
</tr>
<tr>
<td>279</td>
<td>Reset_s</td>
<td>32.815</td>
<td>4.421</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>9.092</td>
<td>1.465</td>
</tr>
<tr>
<td>232</td>
<td>cpu_div[3]</td>
<td>-6.705</td>
<td>2.134</td>
</tr>
<tr>
<td>216</td>
<td>n390_6</td>
<td>-5.888</td>
<td>1.433</td>
</tr>
<tr>
<td>149</td>
<td>IR[2]</td>
<td>34.006</td>
<td>2.266</td>
</tr>
<tr>
<td>141</td>
<td>IR[1]</td>
<td>33.969</td>
<td>2.158</td>
</tr>
<tr>
<td>141</td>
<td>IR[3]</td>
<td>34.320</td>
<td>2.901</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C45</td>
<td>91.67%</td>
</tr>
<tr>
<td>R41C19</td>
<td>90.28%</td>
</tr>
<tr>
<td>R27C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R35C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R36C39</td>
<td>88.89%</td>
</tr>
<tr>
<td>R36C40</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C34</td>
<td>88.89%</td>
</tr>
<tr>
<td>R41C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R24C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R43C20</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27mhz -period 37.037 -waveform {0 18.518} [get_ports {clk27mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkU12mhz -period 83.333 -waveform {0 41.666} [get_nets {clkU12mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkU32mhz -period 31.25 -waveform {0 15.625} [get_nets {clkU32mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkB27mhz -period 37.037 -waveform {0 18.518} [get_nets {clkB27mhz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
