# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# Date created = 18:28:55  December 03, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		microalu_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:28:55  DECEMBER 03, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_C10 -to AddrRd[0]
set_location_assignment PIN_C11 -to AddrRd[1]
set_location_assignment PIN_D12 -to AddrRd[2]
set_location_assignment PIN_C12 -to AddrRd[3]
set_location_assignment PIN_P11 -to clk
set_location_assignment PIN_B12 -to cs
set_location_assignment PIN_F15 -to reset
set_location_assignment PIN_B14 -to pausa
set_location_assignment PIN_A8 -to dataOut[0]
set_location_assignment PIN_A9 -to dataOut[1]
set_location_assignment PIN_A10 -to dataOut[2]
set_location_assignment PIN_B10 -to dataOut[3]
set_location_assignment PIN_E14 -to saledo[0]
set_location_assignment PIN_D14 -to saledo[1]
set_location_assignment PIN_A11 -to saledo[2]
set_location_assignment PIN_B11 -to saledo[3]
set_location_assignment PIN_N2 -to blue[3]
set_location_assignment PIN_P4 -to blue[2]
set_location_assignment PIN_T1 -to blue[1]
set_location_assignment PIN_P1 -to blue[0]
set_location_assignment PIN_R1 -to green[3]
set_location_assignment PIN_R2 -to green[2]
set_location_assignment PIN_T2 -to green[1]
set_location_assignment PIN_W1 -to green[0]
set_location_assignment PIN_N3 -to h_sync
set_location_assignment PIN_Y1 -to red[3]
set_location_assignment PIN_Y2 -to red[2]
set_location_assignment PIN_V1 -to red[1]
set_location_assignment PIN_AA1 -to red[0]
set_location_assignment PIN_N1 -to v_sync
set_global_assignment -name VHDL_FILE sum1BIT.vhd
set_global_assignment -name VHDL_FILE multiplicador.vhd
set_global_assignment -name VHDL_FILE comparadores.vhd
set_global_assignment -name VHDL_FILE disp.vhd
set_global_assignment -name MIF_FILE datosB.mif
set_global_assignment -name MIF_FILE datosA.mif
set_global_assignment -name MIF_FILE instruct.mif
set_global_assignment -name VHDL_FILE miromNT.vhd
set_global_assignment -name VHDL_FILE conta.vhd
set_global_assignment -name VHDL_FILE fetch.vhd
set_global_assignment -name VHDL_FILE reloj_lento.vhd
set_global_assignment -name VHDL_FILE dec.vhd
set_global_assignment -name VHDL_FILE miromA.vhd
set_global_assignment -name VHDL_FILE miromB.vhd
set_global_assignment -name VHDL_FILE mem.vhd
set_global_assignment -name VHDL_FILE mux4x1.vhd
set_global_assignment -name VHDL_FILE sum.vhd
set_global_assignment -name VHDL_FILE UA.vhd
set_global_assignment -name VHDL_FILE UL.vhd
set_global_assignment -name VHDL_FILE ALU.vhd
set_global_assignment -name VHDL_FILE top.vhd
set_global_assignment -name VHDL_FILE display.vhd
set_global_assignment -name VHDL_FILE genMhz.vhd
set_global_assignment -name VHDL_FILE vga_controller.vhd
set_global_assignment -name VHDL_FILE hw_image_generator.vhd
set_location_assignment PIN_D13 -to dataOut[4]
set_location_assignment PIN_C13 -to dataOut[5]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top