# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/FrCounter.vhd $dsn/src/LatchSR.vhd $dsn/src/ReactionTT.vhd $dsn/src/Timer.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/CounterM10.vhd $dsn/src/DecimalCounter.vhd $dsn/src/DisplayDriver.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/SN74LS47.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# Error: COMP96_0018: ReactionTTDec.vhd : (1, 9): Identifier expected.
# Error: COMP96_0016: ReactionTTDec.vhd : (1, 17): Design unit declaration expected.
# Error: COMP96_0016: ReactionTTDec.vhd : (1, 21): Design unit declaration expected.
# Error: COMP96_0078: ReactionTTDec.vhd : (2, 5): Unknown identifier "IEEE".
# Error: COMP96_0078: ReactionTTDec.vhd : (3, 5): Unknown identifier "IEEE".
# Error: COMP96_0078: ReactionTTDec.vhd : (7, 18): Unknown identifier "std_logic".
# Error: COMP96_0064: ReactionTTDec.vhd : (7, 18): Unknown type.
# Error: COMP96_0078: ReactionTTDec.vhd : (8, 18): Unknown identifier "std_logic".
# Error: COMP96_0064: ReactionTTDec.vhd : (8, 18): Unknown type.
# Error: COMP96_0078: ReactionTTDec.vhd : (9, 18): Unknown identifier "std_logic".
# Error: COMP96_0064: ReactionTTDec.vhd : (9, 18): Unknown type.
# Error: COMP96_0078: ReactionTTDec.vhd : (10, 20): Unknown identifier "std_logic".
# Error: COMP96_0064: ReactionTTDec.vhd : (10, 20): Unknown type.
# Error: COMP96_0078: ReactionTTDec.vhd : (11, 19): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: ReactionTTDec.vhd : (11, 19): Unknown type.
# Error: COMP96_0078: ReactionTTDec.vhd : (12, 19): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: ReactionTTDec.vhd : (12, 19): Unknown type.
# Error: COMP96_0056: ReactionTTDec.vhd : (15, 1): Cannot find referenced entity declaration "ReactionTTDec".
# Error: COMP96_0115: ReactionTT.vhd : (75, 10): Actual is not a globally static expression.
# Error: COMP96_0115: DisplayDriverBTD.vhd : (78, 10): Actual is not a globally static expression.
# Compile failure 20 Errors 0 Warnings  Analysis time :  2.0 [s]
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/FrCounter.vhd $dsn/src/LatchSR.vhd $dsn/src/ReactionTT.vhd $dsn/src/Timer.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/CounterM10.vhd $dsn/src/DecimalCounter.vhd $dsn/src/DisplayDriver.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/SN74LS47.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => ReactionTT
# Entity => ReactionTTDec
# Entity => DisplayDriverBTD
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Architecture "Structural" of Entity "ReactionTT"
# Error: COMP96_0115: ReactionTT.vhd : (75, 10): Actual is not a globally static expression.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# Error: COMP96_0115: DisplayDriverBTD.vhd : (78, 10): Actual is not a globally static expression.
# Compile failure 2 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/FrCounter.vhd $dsn/src/LatchSR.vhd $dsn/src/ReactionTT.vhd $dsn/src/Timer.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/CounterM10.vhd $dsn/src/DecimalCounter.vhd $dsn/src/DisplayDriver.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/SN74LS47.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => ReactionTT
# Entity => ReactionTTDec
# Entity => DisplayDriverBTD
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# Error: COMP96_0115: DisplayDriverBTD.vhd : (78, 10): Actual is not a globally static expression.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/FrCounter.vhd $dsn/src/LatchSR.vhd $dsn/src/ReactionTT.vhd $dsn/src/Timer.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/CounterM10.vhd $dsn/src/DecimalCounter.vhd $dsn/src/DisplayDriver.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/SN74LS47.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => ReactionTT
# Entity => ReactionTTDec
# Entity => DisplayDriverBTD
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Architecture "Structural" of Entity "ReactionTT"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/ReactionTTDec.vhd $dsn/src/LatchSR.vhd $dsn/src/SN74LS47.vhd $dsn/src/Timer.vhd $dsn/src/FrCounter.vhd $dsn/src/CounterM10.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/DisplayDriver.vhd $dsn/src/DecimalCounter.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/ReactionTT.vhd $dsn/src/DisplayDriverBTD.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => ReactionTTDec
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/SN74LS47.vhd $dsn/src/Timer.vhd $dsn/src/LatchSR.vhd $dsn/src/FrCounter.vhd $dsn/src/CounterM10.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/DecimalCounter.vhd $dsn/src/ReactionTT.vhd $dsn/src/DisplayDriver.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Top-level unit(s) detected:
# Entity => ReactionTTDec
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
#  07:49 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# VSIM: 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
run 110 ms
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ReactionTTDec/UT2/BinaryToDecimal_1,  Process: line__77.
# KERNEL: stopped at time: 110 ms
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/SN74LS47.vhd $dsn/src/Timer.vhd $dsn/src/LatchSR.vhd $dsn/src/FrCounter.vhd $dsn/src/CounterM10.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/DecimalCounter.vhd $dsn/src/ReactionTT.vhd $dsn/src/DisplayDriver.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Top-level unit(s) detected:
# Entity => ReactionTTDec
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
# Stimuli: Warning: The stimuli set "StimuliSet1" has been made inactive.
#  07:53 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# VSIM: 7 object(s) traced.
# Stimuli: Info: The stimuli set "StimuliSet1" has been made active.
run 110 ms
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ReactionTTDec/UT2/BinaryToDecimal_1,  Process: line__77.
# KERNEL: stopped at time: 110 ms
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
# Stimuli: Warning: The stimuli set "StimuliSet1" has been made inactive.
#  07:55 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
#  07:55 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# VSIM: 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# Stimuli: Info: The stimuli set "StimuliSet1" has been made active.
run 110 ms
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ReactionTTDec/UT2/BinaryToDecimal_1,  Process: line__77.
# KERNEL: stopped at time: 110 ms
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/SN74LS47.vhd $dsn/src/Timer.vhd $dsn/src/LatchSR.vhd $dsn/src/FrCounter.vhd $dsn/src/CounterM10.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/DecimalCounter.vhd $dsn/src/ReactionTT.vhd $dsn/src/DisplayDriver.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Top-level unit(s) detected:
# Entity => ReactionTTDec
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
# Stimuli: Warning: The stimuli set "StimuliSet1" has been made inactive.
#  07:56 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# VSIM: 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# Stimuli: Info: The stimuli set "StimuliSet1" has been made active.
run 110 ms
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ReactionTTDec/UT2/BinaryToDecimal_1,  Process: line__77.
# KERNEL: stopped at time: 110 ms
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
# Stimuli: Warning: The stimuli set "StimuliSet1" has been made inactive.
#  07:57 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# VSIM: 7 object(s) traced.
# Stimuli: Info: The stimuli set "StimuliSet1" has been made active.
run 150 ms
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ReactionTTDec/UT2/BinaryToDecimal_1,  Process: line__77.
# KERNEL: stopped at time: 150 ms
run 150 ms
# KERNEL: stopped at time: 300 ms
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
# Stimuli: Warning: The stimuli set "StimuliSet1" has been made inactive.
#  08:02 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Warning: WAVEFORM: Object matching /ReactionTT/EOTTEN not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTT/SOUT not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTT/EOTONE not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTT/SRES not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTT/NBTN not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTT/CLK not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTT/RST not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTT/BTN not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTT/ALRM not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTT/TIEMPO not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Warning: WAVEFORM: Object matching /ReactionTTDec/TIEMPO not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/CLK not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/RST not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/BTN not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/ALRM not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/SEG not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/ANO not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/TIEMPO not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/CLK not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/RST not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/BTN not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/ALRM not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/SEG not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
# Warning: WAVEFORM: Object matching /ReactionTTDec/ANO not found in C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb.
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
#  08:02 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ReactionTT ReactionTT Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6599 kB (elbread=427 elab2=6032 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
#  08:02 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# VSIM: 10 object(s) traced.
# KERNEL: Error: Cannot find signal /ReactionTTDec/CLK
# VSIM: Error: Cannot force signal "/ReactionTTDec/CLK" with formula "0 0fs, 1 10ns -r 20ns".
# KERNEL: Error: Cannot find signal /ReactionTTDec/RST
# VSIM: Error: Cannot force signal "/ReactionTTDec/RST" with formula "0 0fs, 1 10ns".
# KERNEL: Error: Cannot find signal /ReactionTTDec/BTN
# VSIM: Error: Cannot force signal "/ReactionTTDec/BTN" with formula "0 0fs, 1 130ms, 0 131ms".
# Stimuli: Info: The stimuli set "StimuliSet1" has been made active.
run 150 ms
# KERNEL: stopped at time: 150 ms
endsim
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/SN74LS47.vhd $dsn/src/Timer.vhd $dsn/src/LatchSR.vhd $dsn/src/FrCounter.vhd $dsn/src/CounterM10.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/DecimalCounter.vhd $dsn/src/ReactionTT.vhd $dsn/src/DisplayDriver.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Top-level unit(s) detected:
# Entity => ReactionTTDec
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+ReactionTT ReactionTT Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6599 kB (elbread=427 elab2=6032 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
# Stimuli: Warning: The stimuli set "StimuliSet1" has been made inactive.
#  08:04 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# VSIM: 10 object(s) traced.
# KERNEL: Error: Cannot find signal /ReactionTTDec/CLK
# VSIM: Error: Cannot force signal "/ReactionTTDec/CLK" with formula "0 0fs, 1 10ns -r 20ns".
# KERNEL: Error: Cannot find signal /ReactionTTDec/RST
# VSIM: Error: Cannot force signal "/ReactionTTDec/RST" with formula "0 0fs, 1 10ns".
# KERNEL: Error: Cannot find signal /ReactionTTDec/BTN
# VSIM: Error: Cannot force signal "/ReactionTTDec/BTN" with formula "0 0fs, 1 130ms, 0 131ms".
# Stimuli: Info: The stimuli set "StimuliSet1" has been made active.
run 150 ms
# KERNEL: stopped at time: 150 ms
# KERNEL: Error: Cannot find signal /ReactionTTDec/BTN
# VSIM: Error: Cannot force signal "/ReactionTTDec/BTN" with formula "1 0fs, 0 130ms, 1 131ms".
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ReactionTT ReactionTT Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6599 kB (elbread=427 elab2=6032 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
# Stimuli: Warning: The stimuli set "StimuliSet1" has been made inactive.
#  08:05 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# VSIM: 10 object(s) traced.
# KERNEL: Error: Cannot find signal /ReactionTTDec/CLK
# VSIM: Error: Cannot force signal "/ReactionTTDec/CLK" with formula "0 0fs, 1 10ns -r 20ns".
# KERNEL: Error: Cannot find signal /ReactionTTDec/RST
# VSIM: Error: Cannot force signal "/ReactionTTDec/RST" with formula "0 0fs, 1 10ns".
# KERNEL: Error: Cannot find signal /ReactionTTDec/BTN
# VSIM: Error: Cannot force signal "/ReactionTTDec/BTN" with formula "1 0fs, 0 130ms, 1 131ms".
# Stimuli: Info: The stimuli set "StimuliSet1" has been made active.
run 150 ms
# KERNEL: stopped at time: 150 ms
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/ReactionTT.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'reactionttdec.reactiontt' instantiated in architecture 'Structural:ReactionTTDec' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/SN74LS47.vhd $dsn/src/Timer.vhd $dsn/src/LatchSR.vhd $dsn/src/FrCounter.vhd $dsn/src/CounterM10.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/DecimalCounter.vhd $dsn/src/ReactionTT.vhd $dsn/src/DisplayDriver.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Top-level unit(s) detected:
# Entity => ReactionTTDec
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
# Stimuli: Warning: The stimuli set "StimuliSet1" has been made inactive.
#  08:06 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# VSIM: 7 object(s) traced.
# KERNEL: Error: Cannot find signal /ReactionTT/CLK
# VSIM: Error: Cannot force signal "/ReactionTT/CLK" with formula "0 0fs, 1 10ns -r 20ns".
# KERNEL: Error: Cannot find signal /ReactionTT/RST
# VSIM: Error: Cannot force signal "/ReactionTT/RST" with formula "0 0fs, 1 10ns".
# KERNEL: Error: Cannot find signal /ReactionTT/BTN
# VSIM: Error: Cannot force signal "/ReactionTT/BTN" with formula "1 0fs, 0 130ms, 1 131ms".
# Stimuli: Info: The stimuli set "StimuliSet1" has been made active.
run 150 ms
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ReactionTTDec/UT2/BinaryToDecimal_1,  Process: line__77.
# KERNEL: stopped at time: 150 ms
endsim
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/SN74LS47.vhd $dsn/src/Timer.vhd $dsn/src/LatchSR.vhd $dsn/src/FrCounter.vhd $dsn/src/CounterM10.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/DecimalCounter.vhd $dsn/src/ReactionTT.vhd $dsn/src/DisplayDriver.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Top-level unit(s) detected:
# Entity => ReactionTTDec
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
# Stimuli: Warning: The stimuli set "StimuliSet1" has been made inactive.
#  08:07 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
run 150 ms
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ReactionTTDec/UT2/BinaryToDecimal_1,  Process: line__77.
# KERNEL: stopped at time: 150 ms
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
#  08:07 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/SN74LS47.vhd $dsn/src/Timer.vhd $dsn/src/LatchSR.vhd $dsn/src/FrCounter.vhd $dsn/src/CounterM10.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/DecimalCounter.vhd $dsn/src/ReactionTT.vhd $dsn/src/DisplayDriver.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Top-level unit(s) detected:
# Entity => ReactionTTDec
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/SN74LS47.vhd $dsn/src/Timer.vhd $dsn/src/LatchSR.vhd $dsn/src/FrCounter.vhd $dsn/src/CounterM10.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/DecimalCounter.vhd $dsn/src/ReactionTT.vhd $dsn/src/DisplayDriver.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -reorder -O3 -e 100 -work ReactionTTDec -2002  $dsn/src/SN74LS47.vhd $dsn/src/Timer.vhd $dsn/src/LatchSR.vhd $dsn/src/FrCounter.vhd $dsn/src/CounterM10.vhd $dsn/src/AnodeDecoder.vhd $dsn/src/DecimalCounter.vhd $dsn/src/ReactionTT.vhd $dsn/src/DisplayDriver.vhd $dsn/src/BinaryToDecimal.vhd $dsn/src/DisplayDriverBTD.vhd $dsn/src/ReactionTTDec.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/SN74LS47.vhd
# Compile Entity "SN74LS47"
# Compile Architecture "Behavioral" of Entity "SN74LS47"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/Timer.vhd
# Compile Entity "Timer"
# Compile Architecture "Behavioral" of Entity "Timer"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/LatchSR.vhd
# Compile Entity "LatchSR"
# Compile Architecture "Behavioral" of Entity "LatchSR"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/CounterM10.vhd
# Compile Entity "CounterM10"
# Compile Architecture "Behavioral" of Entity "CounterM10"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/AnodeDecoder.vhd
# Compile Entity "AnodeDecoder"
# Compile Architecture "Behavioral" of Entity "AnodeDecoder"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DecimalCounter.vhd
# Compile Entity "DecimalCounter"
# Compile Architecture "structural" of Entity "DecimalCounter"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTT.vhd
# Compile Entity "ReactionTT"
# Compile Architecture "Structural" of Entity "ReactionTT"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriver.vhd
# Compile Entity "DisplayDriver"
# Compile Architecture "Structural" of Entity "DisplayDriver"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/BinaryToDecimal.vhd
# Compile Entity "BinaryToDecimal"
# Compile Architecture "Structural" of Entity "BinaryToDecimal"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/DisplayDriverBTD.vhd
# Compile Entity "DisplayDriverBTD"
# Compile Architecture "Structural" of Entity "DisplayDriverBTD"
# File: C:/My_Designs/SDLR2_std/ReactionTTDec/src/ReactionTTDec.vhd
# Compile Entity "ReactionTTDec"
# Compile Architecture "Structural" of Entity "ReactionTTDec"
# Top-level unit(s) detected:
# Entity => ReactionTTDec
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+ReactionTTDec ReactionTTDec Structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6049 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\ReactionTTDec\src\wave.asdb
#  08:07 p. m., jueves, 19 de febrero de 2026
#  Simulation has been initialized
# VSIM: 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/wave.asdb'.
# KERNEL: Error: Cannot find signal /ReactionTT/CLK
# VSIM: Error: Cannot force signal "/ReactionTT/CLK" with formula "0 0fs, 1 10ns -r 20ns".
# KERNEL: Error: Cannot find signal /ReactionTT/RST
# VSIM: Error: Cannot force signal "/ReactionTT/RST" with formula "0 0fs, 1 10ns".
# KERNEL: Error: Cannot find signal /ReactionTT/BTN
# VSIM: Error: Cannot force signal "/ReactionTT/BTN" with formula "1 0fs, 0 130ms, 1 131ms".
# Stimuli: Info: The stimuli set "StimuliSet1" has been made active.
run 150 ms
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ReactionTTDec/UT2/BinaryToDecimal_1,  Process: line__77.
# KERNEL: stopped at time: 150 ms
run 150 ms
# KERNEL: stopped at time: 300 ms
# Waveform file 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/untitled.awc' connected to 'C:/My_Designs/SDLR2_std/ReactionTTDec/src/untitled.asdb'.
# Adding file C:\My_Designs\SDLR2_std\ReactionTTDec\src\untitled.asdb ... Done
# Adding file C:\My_Designs\SDLR2_std\ReactionTTDec\src\untitled.awc ... Done
