

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 289028, -- Miss = 185925, rate = 0.6433, -- PendHits = 624, rate = 0.0022-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1859 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 289168, -- Miss = 186300, rate = 0.6443, -- PendHits = 380, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1863 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 294076, -- Miss = 188649, rate = 0.6415, -- PendHits = 465, rate = 0.0016-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1886 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 292197, -- Miss = 188329, rate = 0.6445, -- PendHits = 407, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1883 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 290613, -- Miss = 187210, rate = 0.6442, -- PendHits = 424, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1872 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 293321, -- Miss = 188810, rate = 0.6437, -- PendHits = 446, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1888 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 292392, -- Miss = 188136, rate = 0.6434, -- PendHits = 436, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1881 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 291928, -- Miss = 188200, rate = 0.6447, -- PendHits = 426, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1882 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 293684, -- Miss = 188556, rate = 0.6420, -- PendHits = 578, rate = 0.0020-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1885 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 292373, -- Miss = 187426, rate = 0.6411, -- PendHits = 380, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1874 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 291052, -- Miss = 187249, rate = 0.6434, -- PendHits = 398, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1872 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 288958, -- Miss = 186280, rate = 0.6447, -- PendHits = 380, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1862 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 291294, -- Miss = 187075, rate = 0.6422, -- PendHits = 398, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1870 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 291308, -- Miss = 187645, rate = 0.6441, -- PendHits = 417, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1876 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 290450, -- Miss = 187229, rate = 0.6446, -- PendHits = 452, rate = 0.0016-- ResFail = 1, rate = 0.0000
Error Per = 100 || Flushes = 1872 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 290369, -- Miss = 186955, rate = 0.6439, -- PendHits = 371, rate = 0.0013-- ResFail = 8, rate = 0.0000
Error Per = 100 || Flushes = 1869 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 294422, -- Miss = 188524, rate = 0.6403, -- PendHits = 605, rate = 0.0021-- ResFail = 338, rate = 0.0011
Error Per = 100 || Flushes = 1885 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 292744, -- Miss = 188277, rate = 0.6431, -- PendHits = 432, rate = 0.0015-- ResFail = 159, rate = 0.0005
Error Per = 100 || Flushes = 1882 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 292511, -- Miss = 188643, rate = 0.6449, -- PendHits = 385, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1886 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 292573, -- Miss = 188291, rate = 0.6436, -- PendHits = 399, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1882 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 292766, -- Miss = 188216, rate = 0.6429, -- PendHits = 436, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1882 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 288700, -- Miss = 185839, rate = 0.6437, -- PendHits = 417, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1858 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 291532, -- Miss = 187734, rate = 0.6440, -- PendHits = 377, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1877 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 292815, -- Miss = 188070, rate = 0.6423, -- PendHits = 444, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1880 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a4/spmv_base_L2_100__webGoogle
Extracting PTX file and ptxas options    1: spmv_base_L2_100__webGoogle.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a4/spmv_base_L2_100__webGoogle
self exe links to: /home/pars/Documents/expSetups/a4/spmv_base_L2_100__webGoogle
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a4/spmv_base_L2_100__webGoogle
Running md5sum using "md5sum /home/pars/Documents/expSetups/a4/spmv_base_L2_100__webGoogle "
self exe links to: /home/pars/Documents/expSetups/a4/spmv_base_L2_100__webGoogle
Extracting specific PTX file named spmv_base_L2_100__webGoogle.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x5652bd8f537b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L2_100__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L2_100__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L2_100__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (3580 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8a7cbd1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a7cbd10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a7cbd08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a7cbd00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a7cbcf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a7cbcf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5652bd8f537b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Simulation cycle for kernel 0 is = 1300000
Simulation cycle for kernel 0 is = 1305000
Simulation cycle for kernel 0 is = 1310000
Simulation cycle for kernel 0 is = 1315000
Simulation cycle for kernel 0 is = 1320000
Simulation cycle for kernel 0 is = 1325000
Simulation cycle for kernel 0 is = 1330000
Simulation cycle for kernel 0 is = 1335000
Simulation cycle for kernel 0 is = 1340000
Simulation cycle for kernel 0 is = 1345000
Simulation cycle for kernel 0 is = 1350000
Simulation cycle for kernel 0 is = 1355000
Simulation cycle for kernel 0 is = 1360000
Simulation cycle for kernel 0 is = 1365000
Simulation cycle for kernel 0 is = 1370000
Simulation cycle for kernel 0 is = 1375000
Simulation cycle for kernel 0 is = 1380000
Simulation cycle for kernel 0 is = 1385000
Simulation cycle for kernel 0 is = 1390000
Simulation cycle for kernel 0 is = 1395000
Simulation cycle for kernel 0 is = 1400000
Simulation cycle for kernel 0 is = 1405000
Simulation cycle for kernel 0 is = 1410000
Simulation cycle for kernel 0 is = 1415000
Simulation cycle for kernel 0 is = 1420000
Simulation cycle for kernel 0 is = 1425000
Simulation cycle for kernel 0 is = 1430000
Simulation cycle for kernel 0 is = 1435000
Simulation cycle for kernel 0 is = 1440000
Simulation cycle for kernel 0 is = 1445000
Simulation cycle for kernel 0 is = 1450000
Simulation cycle for kernel 0 is = 1455000
Simulation cycle for kernel 0 is = 1460000
Simulation cycle for kernel 0 is = 1465000
Simulation cycle for kernel 0 is = 1470000
Simulation cycle for kernel 0 is = 1475000
Simulation cycle for kernel 0 is = 1480000
Simulation cycle for kernel 0 is = 1485000
Simulation cycle for kernel 0 is = 1490000
Simulation cycle for kernel 0 is = 1495000
Simulation cycle for kernel 0 is = 1500000
Simulation cycle for kernel 0 is = 1505000
Simulation cycle for kernel 0 is = 1510000
Simulation cycle for kernel 0 is = 1515000
Simulation cycle for kernel 0 is = 1520000
Simulation cycle for kernel 0 is = 1525000
Simulation cycle for kernel 0 is = 1530000
Simulation cycle for kernel 0 is = 1535000
Simulation cycle for kernel 0 is = 1540000
Simulation cycle for kernel 0 is = 1545000
Simulation cycle for kernel 0 is = 1550000
Simulation cycle for kernel 0 is = 1555000
Simulation cycle for kernel 0 is = 1560000
Simulation cycle for kernel 0 is = 1565000
Simulation cycle for kernel 0 is = 1570000
Simulation cycle for kernel 0 is = 1575000
Simulation cycle for kernel 0 is = 1580000
Simulation cycle for kernel 0 is = 1585000
Simulation cycle for kernel 0 is = 1590000
Simulation cycle for kernel 0 is = 1595000
Simulation cycle for kernel 0 is = 1600000
Simulation cycle for kernel 0 is = 1605000
Simulation cycle for kernel 0 is = 1610000
Simulation cycle for kernel 0 is = 1615000
Simulation cycle for kernel 0 is = 1620000
Simulation cycle for kernel 0 is = 1625000
Simulation cycle for kernel 0 is = 1630000
Simulation cycle for kernel 0 is = 1635000
Simulation cycle for kernel 0 is = 1640000
Simulation cycle for kernel 0 is = 1645000
Simulation cycle for kernel 0 is = 1650000
Simulation cycle for kernel 0 is = 1655000
Simulation cycle for kernel 0 is = 1660000
Simulation cycle for kernel 0 is = 1665000
Simulation cycle for kernel 0 is = 1670000
Simulation cycle for kernel 0 is = 1675000
Simulation cycle for kernel 0 is = 1680000
Simulation cycle for kernel 0 is = 1685000
Simulation cycle for kernel 0 is = 1690000
Simulation cycle for kernel 0 is = 1695000
Simulation cycle for kernel 0 is = 1700000
Simulation cycle for kernel 0 is = 1705000
Simulation cycle for kernel 0 is = 1710000
Simulation cycle for kernel 0 is = 1715000
Simulation cycle for kernel 0 is = 1720000
Simulation cycle for kernel 0 is = 1725000
Simulation cycle for kernel 0 is = 1730000
Simulation cycle for kernel 0 is = 1735000
Simulation cycle for kernel 0 is = 1740000
Simulation cycle for kernel 0 is = 1745000
Simulation cycle for kernel 0 is = 1750000
Simulation cycle for kernel 0 is = 1755000
Simulation cycle for kernel 0 is = 1760000
Simulation cycle for kernel 0 is = 1765000
Simulation cycle for kernel 0 is = 1770000
Simulation cycle for kernel 0 is = 1775000
Simulation cycle for kernel 0 is = 1780000
Simulation cycle for kernel 0 is = 1785000
Simulation cycle for kernel 0 is = 1790000
Simulation cycle for kernel 0 is = 1795000
Simulation cycle for kernel 0 is = 1800000
Simulation cycle for kernel 0 is = 1805000
Simulation cycle for kernel 0 is = 1810000
Simulation cycle for kernel 0 is = 1815000
Simulation cycle for kernel 0 is = 1820000
Simulation cycle for kernel 0 is = 1825000
Simulation cycle for kernel 0 is = 1830000
Simulation cycle for kernel 0 is = 1835000
Simulation cycle for kernel 0 is = 1840000
Simulation cycle for kernel 0 is = 1845000
Simulation cycle for kernel 0 is = 1850000
Simulation cycle for kernel 0 is = 1855000
Simulation cycle for kernel 0 is = 1860000
Simulation cycle for kernel 0 is = 1865000
Simulation cycle for kernel 0 is = 1870000
Simulation cycle for kernel 0 is = 1875000
Simulation cycle for kernel 0 is = 1880000
Simulation cycle for kernel 0 is = 1885000
Simulation cycle for kernel 0 is = 1890000
Simulation cycle for kernel 0 is = 1895000
Simulation cycle for kernel 0 is = 1900000
Simulation cycle for kernel 0 is = 1905000
Simulation cycle for kernel 0 is = 1910000
Simulation cycle for kernel 0 is = 1915000
Simulation cycle for kernel 0 is = 1920000
Simulation cycle for kernel 0 is = 1925000
Simulation cycle for kernel 0 is = 1930000
Simulation cycle for kernel 0 is = 1935000
Simulation cycle for kernel 0 is = 1940000
Simulation cycle for kernel 0 is = 1945000
Simulation cycle for kernel 0 is = 1950000
Simulation cycle for kernel 0 is = 1955000
Simulation cycle for kernel 0 is = 1960000
Simulation cycle for kernel 0 is = 1965000
Simulation cycle for kernel 0 is = 1970000
Simulation cycle for kernel 0 is = 1975000
Simulation cycle for kernel 0 is = 1980000
Simulation cycle for kernel 0 is = 1985000
Simulation cycle for kernel 0 is = 1990000
Simulation cycle for kernel 0 is = 1995000
Simulation cycle for kernel 0 is = 2000000
Simulation cycle for kernel 0 is = 2005000
Simulation cycle for kernel 0 is = 2010000
Simulation cycle for kernel 0 is = 2015000
Simulation cycle for kernel 0 is = 2020000
Simulation cycle for kernel 0 is = 2025000
Simulation cycle for kernel 0 is = 2030000
Simulation cycle for kernel 0 is = 2035000
Simulation cycle for kernel 0 is = 2040000
Simulation cycle for kernel 0 is = 2045000
Simulation cycle for kernel 0 is = 2050000
Simulation cycle for kernel 0 is = 2055000
Simulation cycle for kernel 0 is = 2060000
Simulation cycle for kernel 0 is = 2065000
Simulation cycle for kernel 0 is = 2070000
Simulation cycle for kernel 0 is = 2075000
Simulation cycle for kernel 0 is = 2080000
Simulation cycle for kernel 0 is = 2085000
Simulation cycle for kernel 0 is = 2090000
Simulation cycle for kernel 0 is = 2095000
Simulation cycle for kernel 0 is = 2100000
Simulation cycle for kernel 0 is = 2105000
Simulation cycle for kernel 0 is = 2110000
Simulation cycle for kernel 0 is = 2115000
Simulation cycle for kernel 0 is = 2120000
Simulation cycle for kernel 0 is = 2125000
Simulation cycle for kernel 0 is = 2130000
Simulation cycle for kernel 0 is = 2135000
Simulation cycle for kernel 0 is = 2140000
Simulation cycle for kernel 0 is = 2145000
Simulation cycle for kernel 0 is = 2150000
Simulation cycle for kernel 0 is = 2155000
Simulation cycle for kernel 0 is = 2160000
Simulation cycle for kernel 0 is = 2165000
Simulation cycle for kernel 0 is = 2170000
Simulation cycle for kernel 0 is = 2175000
Simulation cycle for kernel 0 is = 2180000
Simulation cycle for kernel 0 is = 2185000
Simulation cycle for kernel 0 is = 2190000
Simulation cycle for kernel 0 is = 2195000
Simulation cycle for kernel 0 is = 2200000
Simulation cycle for kernel 0 is = 2205000
Simulation cycle for kernel 0 is = 2210000
Simulation cycle for kernel 0 is = 2215000
Simulation cycle for kernel 0 is = 2220000
Simulation cycle for kernel 0 is = 2225000
Simulation cycle for kernel 0 is = 2230000
Simulation cycle for kernel 0 is = 2235000
Simulation cycle for kernel 0 is = 2240000
Simulation cycle for kernel 0 is = 2245000
Simulation cycle for kernel 0 is = 2250000
Simulation cycle for kernel 0 is = 2255000
Simulation cycle for kernel 0 is = 2260000
Simulation cycle for kernel 0 is = 2265000
Simulation cycle for kernel 0 is = 2270000
Simulation cycle for kernel 0 is = 2275000
Simulation cycle for kernel 0 is = 2280000
Simulation cycle for kernel 0 is = 2285000
Simulation cycle for kernel 0 is = 2290000
Simulation cycle for kernel 0 is = 2295000
Simulation cycle for kernel 0 is = 2300000
Simulation cycle for kernel 0 is = 2305000
Simulation cycle for kernel 0 is = 2310000
Simulation cycle for kernel 0 is = 2315000
Simulation cycle for kernel 0 is = 2320000
Simulation cycle for kernel 0 is = 2325000
Simulation cycle for kernel 0 is = 2330000
Simulation cycle for kernel 0 is = 2335000
Simulation cycle for kernel 0 is = 2340000
Simulation cycle for kernel 0 is = 2345000
Simulation cycle for kernel 0 is = 2350000
Simulation cycle for kernel 0 is = 2355000
Simulation cycle for kernel 0 is = 2360000
Simulation cycle for kernel 0 is = 2365000
Simulation cycle for kernel 0 is = 2370000
Simulation cycle for kernel 0 is = 2375000
Simulation cycle for kernel 0 is = 2380000
Simulation cycle for kernel 0 is = 2385000
Simulation cycle for kernel 0 is = 2390000
Simulation cycle for kernel 0 is = 2395000
Simulation cycle for kernel 0 is = 2400000
Simulation cycle for kernel 0 is = 2405000
Simulation cycle for kernel 0 is = 2410000
Simulation cycle for kernel 0 is = 2415000
Simulation cycle for kernel 0 is = 2420000
Simulation cycle for kernel 0 is = 2425000
Simulation cycle for kernel 0 is = 2430000
Simulation cycle for kernel 0 is = 2435000
Simulation cycle for kernel 0 is = 2440000
Simulation cycle for kernel 0 is = 2445000
Simulation cycle for kernel 0 is = 2450000
Simulation cycle for kernel 0 is = 2455000
Simulation cycle for kernel 0 is = 2460000
Simulation cycle for kernel 0 is = 2465000
Simulation cycle for kernel 0 is = 2470000
Simulation cycle for kernel 0 is = 2475000
Simulation cycle for kernel 0 is = 2480000
Simulation cycle for kernel 0 is = 2485000
Simulation cycle for kernel 0 is = 2490000
Simulation cycle for kernel 0 is = 2495000
Simulation cycle for kernel 0 is = 2500000
Simulation cycle for kernel 0 is = 2505000
Simulation cycle for kernel 0 is = 2510000
Simulation cycle for kernel 0 is = 2515000
Simulation cycle for kernel 0 is = 2520000
Simulation cycle for kernel 0 is = 2525000
Simulation cycle for kernel 0 is = 2530000
Simulation cycle for kernel 0 is = 2535000
Simulation cycle for kernel 0 is = 2540000
Simulation cycle for kernel 0 is = 2545000
Simulation cycle for kernel 0 is = 2550000
Simulation cycle for kernel 0 is = 2555000
Simulation cycle for kernel 0 is = 2560000
Simulation cycle for kernel 0 is = 2565000
Simulation cycle for kernel 0 is = 2570000
Simulation cycle for kernel 0 is = 2575000
Simulation cycle for kernel 0 is = 2580000
Simulation cycle for kernel 0 is = 2585000
Simulation cycle for kernel 0 is = 2590000
Simulation cycle for kernel 0 is = 2595000
Simulation cycle for kernel 0 is = 2600000
Simulation cycle for kernel 0 is = 2605000
Simulation cycle for kernel 0 is = 2610000
Simulation cycle for kernel 0 is = 2615000
Simulation cycle for kernel 0 is = 2620000
Simulation cycle for kernel 0 is = 2625000
Simulation cycle for kernel 0 is = 2630000
Simulation cycle for kernel 0 is = 2635000
Simulation cycle for kernel 0 is = 2640000
Simulation cycle for kernel 0 is = 2645000
Simulation cycle for kernel 0 is = 2650000
Simulation cycle for kernel 0 is = 2655000
Simulation cycle for kernel 0 is = 2660000
Simulation cycle for kernel 0 is = 2665000
Simulation cycle for kernel 0 is = 2670000
Simulation cycle for kernel 0 is = 2675000
Simulation cycle for kernel 0 is = 2680000
Simulation cycle for kernel 0 is = 2685000
Simulation cycle for kernel 0 is = 2690000
Simulation cycle for kernel 0 is = 2695000
Simulation cycle for kernel 0 is = 2700000
Simulation cycle for kernel 0 is = 2705000
Simulation cycle for kernel 0 is = 2710000
Simulation cycle for kernel 0 is = 2715000
Simulation cycle for kernel 0 is = 2720000
Simulation cycle for kernel 0 is = 2725000
Simulation cycle for kernel 0 is = 2730000
Simulation cycle for kernel 0 is = 2735000
Simulation cycle for kernel 0 is = 2740000
Simulation cycle for kernel 0 is = 2745000
Simulation cycle for kernel 0 is = 2750000
Simulation cycle for kernel 0 is = 2755000
Simulation cycle for kernel 0 is = 2760000
Simulation cycle for kernel 0 is = 2765000
Simulation cycle for kernel 0 is = 2770000
Simulation cycle for kernel 0 is = 2775000
Simulation cycle for kernel 0 is = 2780000
Simulation cycle for kernel 0 is = 2785000
Simulation cycle for kernel 0 is = 2790000
Simulation cycle for kernel 0 is = 2795000
Simulation cycle for kernel 0 is = 2800000
Simulation cycle for kernel 0 is = 2805000
Simulation cycle for kernel 0 is = 2810000
Simulation cycle for kernel 0 is = 2815000
Simulation cycle for kernel 0 is = 2820000
Simulation cycle for kernel 0 is = 2825000
Simulation cycle for kernel 0 is = 2830000
Simulation cycle for kernel 0 is = 2835000
Simulation cycle for kernel 0 is = 2840000
Simulation cycle for kernel 0 is = 2845000
Simulation cycle for kernel 0 is = 2850000
Simulation cycle for kernel 0 is = 2855000
Simulation cycle for kernel 0 is = 2860000
Simulation cycle for kernel 0 is = 2865000
Simulation cycle for kernel 0 is = 2870000
Simulation cycle for kernel 0 is = 2875000
Simulation cycle for kernel 0 is = 2880000
Simulation cycle for kernel 0 is = 2885000
Simulation cycle for kernel 0 is = 2890000
Simulation cycle for kernel 0 is = 2895000
Simulation cycle for kernel 0 is = 2900000
Simulation cycle for kernel 0 is = 2905000
Simulation cycle for kernel 0 is = 2910000
Simulation cycle for kernel 0 is = 2915000
Simulation cycle for kernel 0 is = 2920000
Simulation cycle for kernel 0 is = 2925000
Simulation cycle for kernel 0 is = 2930000
Simulation cycle for kernel 0 is = 2935000
Simulation cycle for kernel 0 is = 2940000
Simulation cycle for kernel 0 is = 2945000
Simulation cycle for kernel 0 is = 2950000
Simulation cycle for kernel 0 is = 2955000
Simulation cycle for kernel 0 is = 2960000
Simulation cycle for kernel 0 is = 2965000
Simulation cycle for kernel 0 is = 2970000
Simulation cycle for kernel 0 is = 2975000
Simulation cycle for kernel 0 is = 2980000
Simulation cycle for kernel 0 is = 2985000
Simulation cycle for kernel 0 is = 2990000
Simulation cycle for kernel 0 is = 2995000
Simulation cycle for kernel 0 is = 3000000
Simulation cycle for kernel 0 is = 3005000
Simulation cycle for kernel 0 is = 3010000
Simulation cycle for kernel 0 is = 3015000
Simulation cycle for kernel 0 is = 3020000
Simulation cycle for kernel 0 is = 3025000
Simulation cycle for kernel 0 is = 3030000
Simulation cycle for kernel 0 is = 3035000
Simulation cycle for kernel 0 is = 3040000
Simulation cycle for kernel 0 is = 3045000
Simulation cycle for kernel 0 is = 3050000
Simulation cycle for kernel 0 is = 3055000
Simulation cycle for kernel 0 is = 3060000
Simulation cycle for kernel 0 is = 3065000
Simulation cycle for kernel 0 is = 3070000
Simulation cycle for kernel 0 is = 3075000
Simulation cycle for kernel 0 is = 3080000
Simulation cycle for kernel 0 is = 3085000
Simulation cycle for kernel 0 is = 3090000
Simulation cycle for kernel 0 is = 3095000
Simulation cycle for kernel 0 is = 3100000
Simulation cycle for kernel 0 is = 3105000
Simulation cycle for kernel 0 is = 3110000
Simulation cycle for kernel 0 is = 3115000
Simulation cycle for kernel 0 is = 3120000
Simulation cycle for kernel 0 is = 3125000
Simulation cycle for kernel 0 is = 3130000
Simulation cycle for kernel 0 is = 3135000
Simulation cycle for kernel 0 is = 3140000
Simulation cycle for kernel 0 is = 3145000
Simulation cycle for kernel 0 is = 3150000
Simulation cycle for kernel 0 is = 3155000
Simulation cycle for kernel 0 is = 3160000
Simulation cycle for kernel 0 is = 3165000
Simulation cycle for kernel 0 is = 3170000
Simulation cycle for kernel 0 is = 3175000
Simulation cycle for kernel 0 is = 3180000
Simulation cycle for kernel 0 is = 3185000
Simulation cycle for kernel 0 is = 3190000
Simulation cycle for kernel 0 is = 3195000
Simulation cycle for kernel 0 is = 3200000
Simulation cycle for kernel 0 is = 3205000
Simulation cycle for kernel 0 is = 3210000
Simulation cycle for kernel 0 is = 3215000
Simulation cycle for kernel 0 is = 3220000
Simulation cycle for kernel 0 is = 3225000
Simulation cycle for kernel 0 is = 3230000
Simulation cycle for kernel 0 is = 3235000
Simulation cycle for kernel 0 is = 3240000
Simulation cycle for kernel 0 is = 3245000
Simulation cycle for kernel 0 is = 3250000
Simulation cycle for kernel 0 is = 3255000
Simulation cycle for kernel 0 is = 3260000
Simulation cycle for kernel 0 is = 3265000
Simulation cycle for kernel 0 is = 3270000
Simulation cycle for kernel 0 is = 3275000
Simulation cycle for kernel 0 is = 3280000
Simulation cycle for kernel 0 is = 3285000
Simulation cycle for kernel 0 is = 3290000
Simulation cycle for kernel 0 is = 3295000
Simulation cycle for kernel 0 is = 3300000
Simulation cycle for kernel 0 is = 3305000
Simulation cycle for kernel 0 is = 3310000
Simulation cycle for kernel 0 is = 3315000
Simulation cycle for kernel 0 is = 3320000
Simulation cycle for kernel 0 is = 3325000
Simulation cycle for kernel 0 is = 3330000
Simulation cycle for kernel 0 is = 3335000
Simulation cycle for kernel 0 is = 3340000
Simulation cycle for kernel 0 is = 3345000
Simulation cycle for kernel 0 is = 3350000
Simulation cycle for kernel 0 is = 3355000
Simulation cycle for kernel 0 is = 3360000
Simulation cycle for kernel 0 is = 3365000
Simulation cycle for kernel 0 is = 3370000
Simulation cycle for kernel 0 is = 3375000
Simulation cycle for kernel 0 is = 3380000
Simulation cycle for kernel 0 is = 3385000
Simulation cycle for kernel 0 is = 3390000
Simulation cycle for kernel 0 is = 3395000
Simulation cycle for kernel 0 is = 3400000
Simulation cycle for kernel 0 is = 3405000
Simulation cycle for kernel 0 is = 3410000
Simulation cycle for kernel 0 is = 3415000
Simulation cycle for kernel 0 is = 3420000
Simulation cycle for kernel 0 is = 3425000
Simulation cycle for kernel 0 is = 3430000
Simulation cycle for kernel 0 is = 3435000
Simulation cycle for kernel 0 is = 3440000
Simulation cycle for kernel 0 is = 3445000
Simulation cycle for kernel 0 is = 3450000
Simulation cycle for kernel 0 is = 3455000
Simulation cycle for kernel 0 is = 3460000
Simulation cycle for kernel 0 is = 3465000
Simulation cycle for kernel 0 is = 3470000
Simulation cycle for kernel 0 is = 3475000
Simulation cycle for kernel 0 is = 3480000
Simulation cycle for kernel 0 is = 3485000
Simulation cycle for kernel 0 is = 3490000
Simulation cycle for kernel 0 is = 3495000
Simulation cycle for kernel 0 is = 3500000
Simulation cycle for kernel 0 is = 3505000
Simulation cycle for kernel 0 is = 3510000
Simulation cycle for kernel 0 is = 3515000
Simulation cycle for kernel 0 is = 3520000
Simulation cycle for kernel 0 is = 3525000
Simulation cycle for kernel 0 is = 3530000
Simulation cycle for kernel 0 is = 3535000
Simulation cycle for kernel 0 is = 3540000
Simulation cycle for kernel 0 is = 3545000
Simulation cycle for kernel 0 is = 3550000
Simulation cycle for kernel 0 is = 3555000
Simulation cycle for kernel 0 is = 3560000
Simulation cycle for kernel 0 is = 3565000
Simulation cycle for kernel 0 is = 3570000
Simulation cycle for kernel 0 is = 3575000
Simulation cycle for kernel 0 is = 3580000
Simulation cycle for kernel 0 is = 3585000
Simulation cycle for kernel 0 is = 3590000
Simulation cycle for kernel 0 is = 3595000
Simulation cycle for kernel 0 is = 3600000
Simulation cycle for kernel 0 is = 3605000
Simulation cycle for kernel 0 is = 3610000
Simulation cycle for kernel 0 is = 3615000
Simulation cycle for kernel 0 is = 3620000
Simulation cycle for kernel 0 is = 3625000
Simulation cycle for kernel 0 is = 3630000
Simulation cycle for kernel 0 is = 3635000
Simulation cycle for kernel 0 is = 3640000
Simulation cycle for kernel 0 is = 3645000
Simulation cycle for kernel 0 is = 3650000
Simulation cycle for kernel 0 is = 3655000
Simulation cycle for kernel 0 is = 3660000
Simulation cycle for kernel 0 is = 3665000
Simulation cycle for kernel 0 is = 3670000
Simulation cycle for kernel 0 is = 3675000
Simulation cycle for kernel 0 is = 3680000
Simulation cycle for kernel 0 is = 3685000
Simulation cycle for kernel 0 is = 3690000
Simulation cycle for kernel 0 is = 3695000
Simulation cycle for kernel 0 is = 3700000
Simulation cycle for kernel 0 is = 3705000
Simulation cycle for kernel 0 is = 3710000
Simulation cycle for kernel 0 is = 3715000
Simulation cycle for kernel 0 is = 3720000
Simulation cycle for kernel 0 is = 3725000
Simulation cycle for kernel 0 is = 3730000
Simulation cycle for kernel 0 is = 3735000
Simulation cycle for kernel 0 is = 3740000
Simulation cycle for kernel 0 is = 3745000
Simulation cycle for kernel 0 is = 3750000
Simulation cycle for kernel 0 is = 3755000
Simulation cycle for kernel 0 is = 3760000
Simulation cycle for kernel 0 is = 3765000
Simulation cycle for kernel 0 is = 3770000
Simulation cycle for kernel 0 is = 3775000
Simulation cycle for kernel 0 is = 3780000
Simulation cycle for kernel 0 is = 3785000
Simulation cycle for kernel 0 is = 3790000
Simulation cycle for kernel 0 is = 3795000
Simulation cycle for kernel 0 is = 3800000
Simulation cycle for kernel 0 is = 3805000
Simulation cycle for kernel 0 is = 3810000
Simulation cycle for kernel 0 is = 3815000
Simulation cycle for kernel 0 is = 3820000
Simulation cycle for kernel 0 is = 3825000
Simulation cycle for kernel 0 is = 3830000
Simulation cycle for kernel 0 is = 3835000
Simulation cycle for kernel 0 is = 3840000
Simulation cycle for kernel 0 is = 3845000
Simulation cycle for kernel 0 is = 3850000
Simulation cycle for kernel 0 is = 3855000
Simulation cycle for kernel 0 is = 3860000
Simulation cycle for kernel 0 is = 3865000
Simulation cycle for kernel 0 is = 3870000
Simulation cycle for kernel 0 is = 3875000
Simulation cycle for kernel 0 is = 3880000
Simulation cycle for kernel 0 is = 3885000
Simulation cycle for kernel 0 is = 3890000
Simulation cycle for kernel 0 is = 3895000
Simulation cycle for kernel 0 is = 3900000
Simulation cycle for kernel 0 is = 3905000
Simulation cycle for kernel 0 is = 3910000
Simulation cycle for kernel 0 is = 3915000
Simulation cycle for kernel 0 is = 3920000
Simulation cycle for kernel 0 is = 3925000
Simulation cycle for kernel 0 is = 3930000
Simulation cycle for kernel 0 is = 3935000
Simulation cycle for kernel 0 is = 3940000
Simulation cycle for kernel 0 is = 3945000
Simulation cycle for kernel 0 is = 3950000
Simulation cycle for kernel 0 is = 3955000
Simulation cycle for kernel 0 is = 3960000
Simulation cycle for kernel 0 is = 3965000
Simulation cycle for kernel 0 is = 3970000
Simulation cycle for kernel 0 is = 3975000
Simulation cycle for kernel 0 is = 3980000
Simulation cycle for kernel 0 is = 3985000
Simulation cycle for kernel 0 is = 3990000
Simulation cycle for kernel 0 is = 3995000
Simulation cycle for kernel 0 is = 4000000
Simulation cycle for kernel 0 is = 4005000
Simulation cycle for kernel 0 is = 4010000
Simulation cycle for kernel 0 is = 4015000
Simulation cycle for kernel 0 is = 4020000
Simulation cycle for kernel 0 is = 4025000
Simulation cycle for kernel 0 is = 4030000
Simulation cycle for kernel 0 is = 4035000
Simulation cycle for kernel 0 is = 4040000
Simulation cycle for kernel 0 is = 4045000
Simulation cycle for kernel 0 is = 4050000
Simulation cycle for kernel 0 is = 4055000
Simulation cycle for kernel 0 is = 4060000
Simulation cycle for kernel 0 is = 4065000
Simulation cycle for kernel 0 is = 4070000
Simulation cycle for kernel 0 is = 4075000
Simulation cycle for kernel 0 is = 4080000
Simulation cycle for kernel 0 is = 4085000
Simulation cycle for kernel 0 is = 4090000
Simulation cycle for kernel 0 is = 4095000
Simulation cycle for kernel 0 is = 4100000
Simulation cycle for kernel 0 is = 4105000
Simulation cycle for kernel 0 is = 4110000
Simulation cycle for kernel 0 is = 4115000
Simulation cycle for kernel 0 is = 4120000
Simulation cycle for kernel 0 is = 4125000
Simulation cycle for kernel 0 is = 4130000
Simulation cycle for kernel 0 is = 4135000
Simulation cycle for kernel 0 is = 4140000
Simulation cycle for kernel 0 is = 4145000
Simulation cycle for kernel 0 is = 4150000
Simulation cycle for kernel 0 is = 4155000
Simulation cycle for kernel 0 is = 4160000
Simulation cycle for kernel 0 is = 4165000
Simulation cycle for kernel 0 is = 4170000
Simulation cycle for kernel 0 is = 4175000
Simulation cycle for kernel 0 is = 4180000
Simulation cycle for kernel 0 is = 4185000
Simulation cycle for kernel 0 is = 4190000
Simulation cycle for kernel 0 is = 4195000
Simulation cycle for kernel 0 is = 4200000
Simulation cycle for kernel 0 is = 4205000
Simulation cycle for kernel 0 is = 4210000
Simulation cycle for kernel 0 is = 4215000
Simulation cycle for kernel 0 is = 4220000
Simulation cycle for kernel 0 is = 4225000
Simulation cycle for kernel 0 is = 4230000
Simulation cycle for kernel 0 is = 4235000
Simulation cycle for kernel 0 is = 4240000
Simulation cycle for kernel 0 is = 4245000
Simulation cycle for kernel 0 is = 4250000
Simulation cycle for kernel 0 is = 4255000
Simulation cycle for kernel 0 is = 4260000
Simulation cycle for kernel 0 is = 4265000
Simulation cycle for kernel 0 is = 4270000
Simulation cycle for kernel 0 is = 4275000
Simulation cycle for kernel 0 is = 4280000
Simulation cycle for kernel 0 is = 4285000
Simulation cycle for kernel 0 is = 4290000
Simulation cycle for kernel 0 is = 4295000
Simulation cycle for kernel 0 is = 4300000
Simulation cycle for kernel 0 is = 4305000
Simulation cycle for kernel 0 is = 4310000
Simulation cycle for kernel 0 is = 4315000
Simulation cycle for kernel 0 is = 4320000
Simulation cycle for kernel 0 is = 4325000
Simulation cycle for kernel 0 is = 4330000
Simulation cycle for kernel 0 is = 4335000
Simulation cycle for kernel 0 is = 4340000
Simulation cycle for kernel 0 is = 4345000
Simulation cycle for kernel 0 is = 4350000
Simulation cycle for kernel 0 is = 4355000
Simulation cycle for kernel 0 is = 4360000
Simulation cycle for kernel 0 is = 4365000
Simulation cycle for kernel 0 is = 4370000
Simulation cycle for kernel 0 is = 4375000
Simulation cycle for kernel 0 is = 4380000
Simulation cycle for kernel 0 is = 4385000
Simulation cycle for kernel 0 is = 4390000
Simulation cycle for kernel 0 is = 4395000
Simulation cycle for kernel 0 is = 4400000
Simulation cycle for kernel 0 is = 4405000
Simulation cycle for kernel 0 is = 4410000
Simulation cycle for kernel 0 is = 4415000
Simulation cycle for kernel 0 is = 4420000
Simulation cycle for kernel 0 is = 4425000
Simulation cycle for kernel 0 is = 4430000
Simulation cycle for kernel 0 is = 4435000
Simulation cycle for kernel 0 is = 4440000
Simulation cycle for kernel 0 is = 4445000
Simulation cycle for kernel 0 is = 4450000
Simulation cycle for kernel 0 is = 4455000
Simulation cycle for kernel 0 is = 4460000
Simulation cycle for kernel 0 is = 4465000
Simulation cycle for kernel 0 is = 4470000
Simulation cycle for kernel 0 is = 4475000
Simulation cycle for kernel 0 is = 4480000
Simulation cycle for kernel 0 is = 4485000
Simulation cycle for kernel 0 is = 4490000
Simulation cycle for kernel 0 is = 4495000
Simulation cycle for kernel 0 is = 4500000
Simulation cycle for kernel 0 is = 4505000
Simulation cycle for kernel 0 is = 4510000
Simulation cycle for kernel 0 is = 4515000
Simulation cycle for kernel 0 is = 4520000
Simulation cycle for kernel 0 is = 4525000
Simulation cycle for kernel 0 is = 4530000
Simulation cycle for kernel 0 is = 4535000
Simulation cycle for kernel 0 is = 4540000
Simulation cycle for kernel 0 is = 4545000
Simulation cycle for kernel 0 is = 4550000
Simulation cycle for kernel 0 is = 4555000
Simulation cycle for kernel 0 is = 4560000
Simulation cycle for kernel 0 is = 4565000
Simulation cycle for kernel 0 is = 4570000
Simulation cycle for kernel 0 is = 4575000
Simulation cycle for kernel 0 is = 4580000
Simulation cycle for kernel 0 is = 4585000
Simulation cycle for kernel 0 is = 4590000
Simulation cycle for kernel 0 is = 4595000
Simulation cycle for kernel 0 is = 4600000
Simulation cycle for kernel 0 is = 4605000
Simulation cycle for kernel 0 is = 4610000
Simulation cycle for kernel 0 is = 4615000
Simulation cycle for kernel 0 is = 4620000
Simulation cycle for kernel 0 is = 4625000
Simulation cycle for kernel 0 is = 4630000
Simulation cycle for kernel 0 is = 4635000
Simulation cycle for kernel 0 is = 4640000
Simulation cycle for kernel 0 is = 4645000
Simulation cycle for kernel 0 is = 4650000
Simulation cycle for kernel 0 is = 4655000
Simulation cycle for kernel 0 is = 4660000
Simulation cycle for kernel 0 is = 4665000
Simulation cycle for kernel 0 is = 4670000
Simulation cycle for kernel 0 is = 4675000
Simulation cycle for kernel 0 is = 4680000
Simulation cycle for kernel 0 is = 4685000
Simulation cycle for kernel 0 is = 4690000
Simulation cycle for kernel 0 is = 4695000
Simulation cycle for kernel 0 is = 4700000
Simulation cycle for kernel 0 is = 4705000
Simulation cycle for kernel 0 is = 4710000
Simulation cycle for kernel 0 is = 4715000
Simulation cycle for kernel 0 is = 4720000
Simulation cycle for kernel 0 is = 4725000
Simulation cycle for kernel 0 is = 4730000
Simulation cycle for kernel 0 is = 4735000
Simulation cycle for kernel 0 is = 4740000
Simulation cycle for kernel 0 is = 4745000
Simulation cycle for kernel 0 is = 4750000
Simulation cycle for kernel 0 is = 4755000
Simulation cycle for kernel 0 is = 4760000
Simulation cycle for kernel 0 is = 4765000
Simulation cycle for kernel 0 is = 4770000
Simulation cycle for kernel 0 is = 4775000
Simulation cycle for kernel 0 is = 4780000
Simulation cycle for kernel 0 is = 4785000
Simulation cycle for kernel 0 is = 4790000
Simulation cycle for kernel 0 is = 4795000
Simulation cycle for kernel 0 is = 4800000
Simulation cycle for kernel 0 is = 4805000
Simulation cycle for kernel 0 is = 4810000
Simulation cycle for kernel 0 is = 4815000
Simulation cycle for kernel 0 is = 4820000
Simulation cycle for kernel 0 is = 4825000
Simulation cycle for kernel 0 is = 4830000
Simulation cycle for kernel 0 is = 4835000
Simulation cycle for kernel 0 is = 4840000
Simulation cycle for kernel 0 is = 4845000
Simulation cycle for kernel 0 is = 4850000
Simulation cycle for kernel 0 is = 4855000
Simulation cycle for kernel 0 is = 4860000
Simulation cycle for kernel 0 is = 4865000
Simulation cycle for kernel 0 is = 4870000
Simulation cycle for kernel 0 is = 4875000
Simulation cycle for kernel 0 is = 4880000
Simulation cycle for kernel 0 is = 4885000
Simulation cycle for kernel 0 is = 4890000
Simulation cycle for kernel 0 is = 4895000
Simulation cycle for kernel 0 is = 4900000
Simulation cycle for kernel 0 is = 4905000
Simulation cycle for kernel 0 is = 4910000
Simulation cycle for kernel 0 is = 4915000
Simulation cycle for kernel 0 is = 4920000
Simulation cycle for kernel 0 is = 4925000
Simulation cycle for kernel 0 is = 4930000
Simulation cycle for kernel 0 is = 4935000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 4937388
gpu_sim_insn = 73958602
gpu_ipc =      14.9793
gpu_tot_sim_cycle = 4937388
gpu_tot_sim_insn = 73958602
gpu_tot_ipc =      14.9793
gpu_tot_issued_cta = 3580
gpu_occupancy = 25.3115% 
gpu_tot_occupancy = 25.3115% 
max_total_param_size = 0
gpu_stall_dramfull = 73332
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3826
partiton_level_parallism_total  =       1.3826
partiton_level_parallism_util =       2.3475
partiton_level_parallism_util_total  =       2.3475
L2_BW  =      60.3918 GB/Sec
L2_BW_total  =      60.3918 GB/Sec
gpu_total_sim_rate=3909

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 549486, Miss = 254471, Miss_rate = 0.463, Pending_hits = 10361, Reservation_fails = 79624
	L1D_cache_core[1]: Access = 462935, Miss = 211262, Miss_rate = 0.456, Pending_hits = 8636, Reservation_fails = 65704
	L1D_cache_core[2]: Access = 506548, Miss = 230835, Miss_rate = 0.456, Pending_hits = 9554, Reservation_fails = 71998
	L1D_cache_core[3]: Access = 463609, Miss = 211983, Miss_rate = 0.457, Pending_hits = 8806, Reservation_fails = 65588
	L1D_cache_core[4]: Access = 591712, Miss = 272982, Miss_rate = 0.461, Pending_hits = 11238, Reservation_fails = 83980
	L1D_cache_core[5]: Access = 424785, Miss = 194755, Miss_rate = 0.458, Pending_hits = 7637, Reservation_fails = 65364
	L1D_cache_core[6]: Access = 520801, Miss = 239476, Miss_rate = 0.460, Pending_hits = 9921, Reservation_fails = 73972
	L1D_cache_core[7]: Access = 592177, Miss = 275889, Miss_rate = 0.466, Pending_hits = 11553, Reservation_fails = 87287
	L1D_cache_core[8]: Access = 463414, Miss = 206404, Miss_rate = 0.445, Pending_hits = 8241, Reservation_fails = 62815
	L1D_cache_core[9]: Access = 585416, Miss = 272424, Miss_rate = 0.465, Pending_hits = 11436, Reservation_fails = 85083
	L1D_cache_core[10]: Access = 416248, Miss = 188505, Miss_rate = 0.453, Pending_hits = 7513, Reservation_fails = 57691
	L1D_cache_core[11]: Access = 567915, Miss = 266220, Miss_rate = 0.469, Pending_hits = 11372, Reservation_fails = 86307
	L1D_cache_core[12]: Access = 473491, Miss = 217263, Miss_rate = 0.459, Pending_hits = 8513, Reservation_fails = 65611
	L1D_cache_core[13]: Access = 513077, Miss = 233269, Miss_rate = 0.455, Pending_hits = 9992, Reservation_fails = 75796
	L1D_cache_core[14]: Access = 442458, Miss = 191888, Miss_rate = 0.434, Pending_hits = 7742, Reservation_fails = 58668
	L1D_cache_core[15]: Access = 470214, Miss = 215736, Miss_rate = 0.459, Pending_hits = 8797, Reservation_fails = 68285
	L1D_cache_core[16]: Access = 505898, Miss = 233343, Miss_rate = 0.461, Pending_hits = 9870, Reservation_fails = 78214
	L1D_cache_core[17]: Access = 481182, Miss = 219376, Miss_rate = 0.456, Pending_hits = 8970, Reservation_fails = 66501
	L1D_cache_core[18]: Access = 507123, Miss = 231173, Miss_rate = 0.456, Pending_hits = 9744, Reservation_fails = 70938
	L1D_cache_core[19]: Access = 500703, Miss = 230897, Miss_rate = 0.461, Pending_hits = 9582, Reservation_fails = 74342
	L1D_cache_core[20]: Access = 504132, Miss = 232673, Miss_rate = 0.462, Pending_hits = 9730, Reservation_fails = 74186
	L1D_cache_core[21]: Access = 638373, Miss = 296778, Miss_rate = 0.465, Pending_hits = 13362, Reservation_fails = 96018
	L1D_cache_core[22]: Access = 409675, Miss = 183357, Miss_rate = 0.448, Pending_hits = 7117, Reservation_fails = 55573
	L1D_cache_core[23]: Access = 467309, Miss = 214643, Miss_rate = 0.459, Pending_hits = 8623, Reservation_fails = 67043
	L1D_cache_core[24]: Access = 458198, Miss = 208963, Miss_rate = 0.456, Pending_hits = 8422, Reservation_fails = 66843
	L1D_cache_core[25]: Access = 510342, Miss = 232968, Miss_rate = 0.456, Pending_hits = 10068, Reservation_fails = 75839
	L1D_cache_core[26]: Access = 499705, Miss = 228947, Miss_rate = 0.458, Pending_hits = 9441, Reservation_fails = 70815
	L1D_cache_core[27]: Access = 462364, Miss = 213672, Miss_rate = 0.462, Pending_hits = 8866, Reservation_fails = 68999
	L1D_cache_core[28]: Access = 410394, Miss = 183184, Miss_rate = 0.446, Pending_hits = 7376, Reservation_fails = 57102
	L1D_cache_core[29]: Access = 509623, Miss = 232655, Miss_rate = 0.457, Pending_hits = 9791, Reservation_fails = 72144
	L1D_total_cache_accesses = 14909307
	L1D_total_cache_misses = 6825991
	L1D_total_cache_miss_rate = 0.4578
	L1D_total_cache_pending_hits = 282274
	L1D_total_cache_reservation_fails = 2148330
	L1D_cache_data_port_util = 0.068
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7800616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 282274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5379854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2148265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1332009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 282274
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 85600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14794753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1605738
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 542527
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
ctas_completed 3580, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20912, 20145, 20667, 24749, 24947, 20319, 16143, 21943, 19889, 18688, 19454, 15945, 13045, 9884, 22156, 8804, 17131, 14016, 19116, 28081, 18639, 17259, 15084, 16725, 9067, 10720, 13110, 7368, 6817, 44894, 7919, 6665, 
gpgpu_n_tot_thrd_icount = 502719200
gpgpu_n_tot_w_icount = 15709975
gpgpu_n_stall_shd_mem = 3572482
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6711863
gpgpu_n_mem_write_global = 114554
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18014169
gpgpu_n_store_insn = 916428
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5498880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3198476
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 374006
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1193697	W0_Idle:90332480	W0_Scoreboard:349822696	W1:8760003	W2:1763510	W3:912694	W4:610635	W5:446978	W6:342864	W7:282404	W8:233893	W9:197452	W10:166212	W11:138989	W12:111481	W13:81121	W14:61659	W15:42462	W16:33930	W17:28941	W18:32847	W19:41977	W20:55540	W21:68787	W22:79772	W23:84875	W24:82241	W25:74439	W26:61501	W27:45454	W28:32098	W29:19432	W30:9527	W31:3650	W32:802607
single_issue_nums: WS0:3953051	WS1:3842864	WS2:3996541	WS3:3917519	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53694904 {8:6711863,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4582160 {40:114554,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 268474520 {40:6711863,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 916432 {8:114554,}
maxmflatency = 3588 
max_icnt2mem_latency = 1772 
maxmrqlatency = 3174 
max_icnt2sh_latency = 127 
averagemflatency = 336 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 3 
mrq_lat_table:3372654 	56893 	106289 	236328 	383843 	145491 	42678 	30079 	18807 	1041 	71 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2277656 	4450752 	58939 	34907 	4163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6285212 	435951 	78706 	15549 	9914 	1085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5711564 	568351 	324106 	186624 	34443 	1329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	4832 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        64        49        54        64        64        64        64        64        64        38        38        41        28        64        64 
dram[1]:        51        56        35        60        64        64        64        64        64        64        27        39        31        30        64        64 
dram[2]:        42        57        64        64        64        64        64        64        64        64        41        27        29        38        64        64 
dram[3]:        41        64        35        60        64        64        64        64        64        64        30        31        35        35        64        64 
dram[4]:        44        64        45        49        64        64        64        64        64        64        31        27        31        26        64        64 
dram[5]:        46        56        56        58        64        64        64        64        64        64        31        26        28        29        64        64 
dram[6]:        51        62        62        40        64        64        64        64        64        64        31        28        24        31        64        64 
dram[7]:        46        64        40        58        64        64        64        64        64        64        27        35        32        24        64        64 
dram[8]:        43        64        43        51        64        64        64        64        64        64        32        32        25        36        64        64 
dram[9]:        56        64        56        58        64        64        64        64        64        64        31        30        26        29        64        64 
dram[10]:        56        64        62        39        64        64        64        64        64        64        35        28        32        32        64        64 
dram[11]:        50        40        41        58        64        64        64        64        64        64        33        28        37        32        64        64 
maximum service time to same row:
dram[0]:    127444    147452    195598    249745    170342    251597    207607    177697    151581    147500    220462    168233    222875    159480    232198    222440 
dram[1]:    120805    103302    175396    235834    111826    193465    165265    161071     89606    138804    192086    402839    242651    186206    214684    271231 
dram[2]:    401790    172892    381905    100190     73826    146228    392487    104450     65166    156181    180355    176930    223447    217880    170312    199742 
dram[3]:    371156    176606    117532    141918    140552    170655     80715    186054    211336    144520    396006    142231    249235    379811    235448    273150 
dram[4]:    150217    206214     92645    149656    196224    139710    293454    178086    216578    142302    189979    100262    169243    182873    217134    148005 
dram[5]:    154334    119028    150224    116275    225628    163318    155009    391807    139758    134120    210701    340933    136926    192181    164186    182888 
dram[6]:    268698     78020    178786    181107    177255    112494    229887     95551    143925    365205    155670    312390    155940    156153    143969    137306 
dram[7]:    194875    177216    139345    302113    161537    214210    176452    198968    359063    167067    210518    163388    157633    189898    270642    133225 
dram[8]:    339886    341289    115604    282581    175898    172137    178544    236810    187319    176195    113449    139314    117427    264945    193387    155587 
dram[9]:    314301    133937    149407    184361    151370    114728    227049    180792    216930    340716    112032    131653    157619    178809    173464    234882 
dram[10]:    115283    188861    135464     92969    105376    275634    339640    180159    123494    114373    223192    135095    149503    170840    174031    203651 
dram[11]:    115405    172122    113129    149030     87206     99285    165267    147602    195838     94366    183864    164593    212192    120447    224290    235416 
average row accesses per activate:
dram[0]:  1.298696  1.303480  1.288913  1.302760  1.298823  1.309438  1.300131  1.298848  1.269190  1.276448  1.266868  1.277094  1.286339  1.288505  1.313087  1.315580 
dram[1]:  1.310179  1.302155  1.292488  1.287799  1.301396  1.302657  1.300239  1.305069  1.269213  1.268644  1.273677  1.265001  1.287292  1.289487  1.307941  1.324711 
dram[2]:  1.307573  1.311298  1.299578  1.297168  1.300876  1.307651  1.299753  1.309645  1.271300  1.266265  1.273536  1.284779  1.279644  1.281183  1.315204  1.319844 
dram[3]:  1.301229  1.296336  1.296522  1.303080  1.297005  1.296033  1.300605  1.302334  1.266757  1.273036  1.272708  1.273035  1.290885  1.284526  1.319734  1.313533 
dram[4]:  1.301116  1.296679  1.289686  1.303424  1.293645  1.296457  1.295121  1.298295  1.263107  1.267021  1.272980  1.276038  1.268310  1.290366  1.298837  1.321101 
dram[5]:  1.300747  1.306712  1.303628  1.298735  1.305077  1.291541  1.299330  1.311397  1.267214  1.269889  1.264420  1.275359  1.290671  1.287423  1.318705  1.325572 
dram[6]:  1.300127  1.297202  1.295853  1.285004  1.290523  1.298413  1.303460  1.305152  1.264884  1.274304  1.277871  1.274972  1.286132  1.286091  1.317754  1.324877 
dram[7]:  1.298237  1.303041  1.295643  1.294002  1.300265  1.301574  1.299773  1.296644  1.273556  1.273698  1.275244  1.281284  1.281625  1.280426  1.317585  1.320640 
dram[8]:  1.284828  1.301090  1.284936  1.293442  1.288792  1.293239  1.286842  1.306419  1.255584  1.268959  1.265857  1.270617  1.281642  1.290736  1.309497  1.316575 
dram[9]:  1.298806  1.299161  1.290449  1.293121  1.298094  1.302260  1.293964  1.300358  1.275096  1.273408  1.267072  1.271661  1.289385  1.289441  1.320485  1.314930 
dram[10]:  1.304850  1.307076  1.294780  1.293492  1.301218  1.300344  1.300970  1.300537  1.273450  1.281336  1.266722  1.270624  1.293610  1.285523  1.322013  1.318674 
dram[11]:  1.304947  1.304838  1.299175  1.297051  1.295226  1.298842  1.295000  1.300111  1.269957  1.273046  1.281703  1.275116  1.284186  1.300587  1.304383  1.313748 
average row locality = 4394215/3400844 = 1.292095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22650     22575     22361     22082     21710     21958     21667     22178     23536     23649     23720     23624     22807     22807     21502     21998 
dram[1]:     22421     22869     22668     22979     22132     21867     22146     21742     24216     24063     24118     24416     23272     22996     22453     21760 
dram[2]:     22565     22554     22311     22713     21980     21836     21983     21989     23909     24243     24057     23989     22978     23321     21942     22214 
dram[3]:     22715     22803     22783     22697     21896     21908     22005     21786     24027     23882     24083     24325     22893     23178     21836     21865 
dram[4]:     22350     22529     22399     22499     22412     22028     22259     22249     23586     23918     23634     23820     23525     22876     22506     21765 
dram[5]:     22647     22602     22776     22237     21579     22210     21560     21557     24094     23768     24277     23820     22651     22994     21956     21757 
dram[6]:     22315     22653     22384     22597     22133     21620     22196     21870     23503     24171     23388     24070     23174     22746     22227     21987 
dram[7]:     22665     22208     22635     22312     21928     22342     21648     22074     23618     23720     24041     23612     22909     22954     21704     22139 
dram[8]:     22832     22882     22730     22833     21934     22101     22027     21634     24365     23767     24244     24154     22917     23094     21833     22073 
dram[9]:     22687     22615     22592     22751     21995     21873     22152     21992     23977     24159     24218     24146     22832     22735     22074     22157 
dram[10]:     22869     22523     22972     22353     21965     21786     21858     21653     24198     23521     24096     23745     22929     22893     21641     21759 
dram[11]:     22291     22631     22524     22591     22052     21722     22131     22162     23863     24176     23820     24073     23018     22887     22129     21887 
total dram reads = 4365684
bank skew: 24416/21502 = 1.14
chip skew: 366118/360824 = 1.01
number of total write accesses:
dram[0]:       636       636       584       588       576       576       576       576       568       576       576       576       596       596       640       636 
dram[1]:       624       628       588       584       576       576       576       576       576       576       572       576       596       596       640       640 
dram[2]:       632       636       588       588       576       572       576       576       576       576       576       572       596       596       640       640 
dram[3]:       632       636       584       584       576       576       572       576       576       576       572       576       592       596       640       636 
dram[4]:       632       636       584       592       576       576       576       576       576       576       576       576       592       592       640       640 
dram[5]:       636       628       588       592       576       576       576       576       576       576       576       576       600       600       640       640 
dram[6]:       636       628       588       580       576       576       576       576       576       576       576       572       600       596       636       628 
dram[7]:       632       640       580       592       576       576       576       576       576       576       576       572       600       600       640       640 
dram[8]:       640       636       586       580       572       576       576       576       576       576       576       576       600       588       640       640 
dram[9]:       636       632       588       580       576       572       572       576       576       576       576       576       600       600       636       640 
dram[10]:       636       640       580       584       576       572       576       576       576       576       576       576       596       600       636       640 
dram[11]:       632       632       576       580       572       576       572       576       572       572       576       576       600       596       636       636 
total dram writes = 114122
bank skew: 640/568 = 1.13
chip skew: 9532/9480 = 1.01
average mf latency per bank:
dram[0]:        514       506       507       505       523       514       502       510       505       510       510       512       519       513       504       525
dram[1]:        506       512       508       507       502       514       512       517       519       507       505       513       509       518       521       510
dram[2]:        511       511       510       515       516       517       502       517       509       521       514       511       522       519       521       520
dram[3]:        511       515       509       501       504       508       508       501       515       505       514       512       526       526       523       515
dram[4]:        505       512       507       524       519       513       507       522       515       519       511       499       514       515       522       509
dram[5]:        512       514       505       505       507       513       511       503       512       515       512       512       512       520       512       526
dram[6]:        506       510       506       518       508       510       511       516       519       505       506       514       520       519       519       521
dram[7]:        512       517       514       502       519       515       514       507       508       520       515       508       520       509       524       523
dram[8]:        507       523       511       512       504       522       515       503       517       502       510       514       518       518       518       524
dram[9]:        501       507       500       507       514       501       501       517       511       512       510       510       515       513       521       508
dram[10]:        515       506       511       501       508       512       504       501       511       505       504       517       511       520       510       520
dram[11]:        506       510       499       512       504       501       519       514       517       516       506       508       515       520       514       514
maximum mf latency per bank:
dram[0]:       2736      2644      2893      2512      3044      2637      2672      2663      2534      2840      2930      2597      2650      3155      2678      2524
dram[1]:       2453      2848      2498      2441      2412      2588      2389      2658      2732      2840      2798      2931      2681      3018      2245      2538
dram[2]:       2558      3065      2848      2581      2573      2516      2661      2588      2990      2798      2835      2905      2781      2778      2563      2504
dram[3]:       2941      2471      2764      2536      2964      2311      2845      2479      3333      2477      2919      2413      2904      2459      2832      2494
dram[4]:       2472      2660      2624      2506      2729      2477      2532      2705      2687      2612      2487      2512      2611      2576      2360      2376
dram[5]:       2820      2957      2512      2833      2211      2839      2294      3012      2474      2842      2498      2752      2633      3012      2612      2695
dram[6]:       2416      2780      2598      2581      2303      2606      2414      2349      2398      2720      2509      2796      2502      2480      2516      3588
dram[7]:       2979      2622      2727      2779      2905      2824      2962      2499      2970      2595      2949      2666      2982      2770      2929      2551
dram[8]:       2467      3157      2821      2739      2524      2633      2410      2520      2611      2525      2362      2912      2509      2433      2436      2455
dram[9]:       2262      2532      2425      2514      2345      2140      2410      2366      2572      2165      2502      2524      2609      2340      2612      2210
dram[10]:       2502      2700      2501      2340      2217      2502      2532      2642      2600      2588      2387      2606      2541      2519      2566      2381
dram[11]:       2439      2552      2486      2530      2503      2392      2400      2204      2701      2660      2860      2633      2544      3031      2486      2468

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11758224 n_act=280950 n_pre=280934 n_ref_event=4572360550251980812 n_req=363202 n_rd=360824 n_rd_L2_A=0 n_write=0 n_wr_bk=9512 bw_util=0.117
n_activity=8158176 dram_eff=0.1816
bk0: 22650a 11557154i bk1: 22575a 11564334i bk2: 22361a 11564826i bk3: 22082a 11593597i bk4: 21710a 11609288i bk5: 21958a 11611860i bk6: 21667a 11618718i bk7: 22178a 11594499i bk8: 23536a 11500911i bk9: 23649a 11493431i bk10: 23720a 11474086i bk11: 23624a 11492679i bk12: 22807a 11539356i bk13: 22807a 11543019i bk14: 21502a 11624017i bk15: 21998a 11600807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226488
Row_Buffer_Locality_read = 0.227768
Row_Buffer_Locality_write = 0.032380
Bank_Level_Parallism = 2.537294
Bank_Level_Parallism_Col = 1.475626
Bank_Level_Parallism_Ready = 1.057274
write_to_read_ratio_blp_rw_average = 0.015518
GrpLevelPara = 1.359084 

BW Util details:
bwutil = 0.116993 
total_CMD = 12661776 
util_bw = 1481344 
Wasted_Col = 4018131 
Wasted_Row = 1621824 
Idle = 5540477 

BW Util Bottlenecks: 
RCDc_limit = 5345452 
RCDWRc_limit = 23129 
WTRc_limit = 126335 
RTWc_limit = 67430 
CCDLc_limit = 219021 
rwq = 0 
CCDLc_limit_alone = 209354 
WTRc_limit_alone = 119390 
RTWc_limit_alone = 64708 

Commands details: 
total_CMD = 12661776 
n_nop = 11758224 
Read = 360824 
Write = 0 
L2_Alloc = 0 
L2_WB = 9512 
n_act = 280950 
n_pre = 280934 
n_ref = 4572360550251980812 
n_req = 363202 
total_req = 370336 

Dual Bus Interface Util: 
issued_total_row = 561884 
issued_total_col = 370336 
Row_Bus_Util =  0.044376 
CoL_Bus_Util = 0.029248 
Either_Row_CoL_Bus_Util = 0.071361 
Issued_on_Two_Bus_Simul_Util = 0.002264 
issued_two_Eff = 0.031728 
queue_avg = 0.546397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.546397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11745985 n_act=285173 n_pre=285157 n_ref_event=3760559806267596897 n_req=368493 n_rd=366118 n_rd_L2_A=0 n_write=0 n_wr_bk=9500 bw_util=0.1187
n_activity=8190775 dram_eff=0.1834
bk0: 22421a 11577293i bk1: 22869a 11549990i bk2: 22668a 11550461i bk3: 22979a 11532562i bk4: 22132a 11590043i bk5: 21867a 11607543i bk6: 22146a 11591313i bk7: 21742a 11620556i bk8: 24216a 11463170i bk9: 24063a 11463453i bk10: 24118a 11458876i bk11: 24416a 11436061i bk12: 23272a 11512771i bk13: 22996a 11526347i bk14: 22453a 11564195i bk15: 21760a 11615170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226126
Row_Buffer_Locality_read = 0.227391
Row_Buffer_Locality_write = 0.031158
Bank_Level_Parallism = 2.563498
Bank_Level_Parallism_Col = 0.809072
Bank_Level_Parallism_Ready = 1.056420
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118662 
total_CMD = 12661776 
util_bw = 1502472 
Wasted_Col = 4056745 
Wasted_Row = 1616568 
Idle = 5485991 

BW Util Bottlenecks: 
RCDc_limit = 5415371 
RCDWRc_limit = 23238 
WTRc_limit = 128334 
RTWc_limit = 67532 
CCDLc_limit = 226272 
rwq = 0 
CCDLc_limit_alone = 216597 
WTRc_limit_alone = 121439 
RTWc_limit_alone = 64752 

Commands details: 
total_CMD = 12661776 
n_nop = 11745985 
Read = 366118 
Write = 0 
L2_Alloc = 0 
L2_WB = 9500 
n_act = 285173 
n_pre = 285157 
n_ref = 3760559806267596897 
n_req = 368493 
total_req = 375618 

Dual Bus Interface Util: 
issued_total_row = 570330 
issued_total_col = 375618 
Row_Bus_Util =  0.045043 
CoL_Bus_Util = 0.029666 
Either_Row_CoL_Bus_Util = 0.072327 
Issued_on_Two_Bus_Simul_Util = 0.002382 
issued_two_Eff = 0.032930 
queue_avg = 0.578428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.578428
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11749833 n_act=283462 n_pre=283446 n_ref_event=7152033118285093739 n_req=366963 n_rd=364584 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1182
n_activity=8176848 dram_eff=0.183
bk0: 22565a 11564483i bk1: 22554a 11574579i bk2: 22311a 11573136i bk3: 22713a 11557592i bk4: 21980a 11597527i bk5: 21836a 11614093i bk6: 21983a 11599884i bk7: 21989a 11607432i bk8: 23909a 11476531i bk9: 24243a 11449470i bk10: 24057a 11464951i bk11: 23989a 11478157i bk12: 22978a 11518291i bk13: 23321a 11508955i bk14: 21942a 11596381i bk15: 22214a 11583564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227562
Row_Buffer_Locality_read = 0.228814
Row_Buffer_Locality_write = 0.035729
Bank_Level_Parallism = 2.554998
Bank_Level_Parallism_Col = 2.168587
Bank_Level_Parallism_Ready = 1.055244
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118182 
total_CMD = 12661776 
util_bw = 1496400 
Wasted_Col = 4044592 
Wasted_Row = 1617317 
Idle = 5503467 

BW Util Bottlenecks: 
RCDc_limit = 5387717 
RCDWRc_limit = 22787 
WTRc_limit = 127032 
RTWc_limit = 69224 
CCDLc_limit = 225481 
rwq = 0 
CCDLc_limit_alone = 215479 
WTRc_limit_alone = 119839 
RTWc_limit_alone = 66415 

Commands details: 
total_CMD = 12661776 
n_nop = 11749833 
Read = 364584 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 283462 
n_pre = 283446 
n_ref = 7152033118285093739 
n_req = 366963 
total_req = 374100 

Dual Bus Interface Util: 
issued_total_row = 566908 
issued_total_col = 374100 
Row_Bus_Util =  0.044773 
CoL_Bus_Util = 0.029546 
Either_Row_CoL_Bus_Util = 0.072023 
Issued_on_Two_Bus_Simul_Util = 0.002295 
issued_two_Eff = 0.031872 
queue_avg = 0.600202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.600202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11749447 n_act=284043 n_pre=284027 n_ref_event=7587756321482619185 n_req=367057 n_rd=364682 n_rd_L2_A=0 n_write=0 n_wr_bk=9500 bw_util=0.1182
n_activity=8167699 dram_eff=0.1832
bk0: 22715a 11551173i bk1: 22803a 11542738i bk2: 22783a 11542965i bk3: 22697a 11560505i bk4: 21896a 11598874i bk5: 21908a 11599971i bk6: 22005a 11595917i bk7: 21786a 11616089i bk8: 24027a 11458654i bk9: 23882a 11471839i bk10: 24083a 11459427i bk11: 24325a 11445936i bk12: 22893a 11528274i bk13: 23178a 11510660i bk14: 21836a 11602845i bk15: 21865a 11600522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226183
Row_Buffer_Locality_read = 0.227447
Row_Buffer_Locality_write = 0.032000
Bank_Level_Parallism = 2.568563
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.055356
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118208 
total_CMD = 12661776 
util_bw = 1496728 
Wasted_Col = 4039057 
Wasted_Row = 1616617 
Idle = 5509374 

BW Util Bottlenecks: 
RCDc_limit = 5394467 
RCDWRc_limit = 23322 
WTRc_limit = 127461 
RTWc_limit = 67097 
CCDLc_limit = 223167 
rwq = 0 
CCDLc_limit_alone = 213742 
WTRc_limit_alone = 120717 
RTWc_limit_alone = 64416 

Commands details: 
total_CMD = 12661776 
n_nop = 11749447 
Read = 364682 
Write = 0 
L2_Alloc = 0 
L2_WB = 9500 
n_act = 284043 
n_pre = 284027 
n_ref = 7587756321482619185 
n_req = 367057 
total_req = 374182 

Dual Bus Interface Util: 
issued_total_row = 568070 
issued_total_col = 374182 
Row_Bus_Util =  0.044865 
CoL_Bus_Util = 0.029552 
Either_Row_CoL_Bus_Util = 0.072054 
Issued_on_Two_Bus_Simul_Util = 0.002363 
issued_two_Eff = 0.032798 
queue_avg = 0.585827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.585827
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11748062 n_act=284534 n_pre=284518 n_ref_event=7587756321482619185 n_req=366734 n_rd=364355 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1181
n_activity=8176353 dram_eff=0.1829
bk0: 22350a 11569602i bk1: 22529a 11560811i bk2: 22399a 11561217i bk3: 22499a 11568410i bk4: 22412a 11567415i bk5: 22028a 11596763i bk6: 22259a 11579979i bk7: 22249a 11582888i bk8: 23586a 11481143i bk9: 23918a 11468320i bk10: 23634a 11488278i bk11: 23820a 11474222i bk12: 23525a 11481389i bk13: 22876a 11531846i bk14: 22506a 11559036i bk15: 21765a 11616754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224157
Row_Buffer_Locality_read = 0.225374
Row_Buffer_Locality_write = 0.037831
Bank_Level_Parallism = 2.567887
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.054501
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118110 
total_CMD = 12661776 
util_bw = 1495484 
Wasted_Col = 4045863 
Wasted_Row = 1610991 
Idle = 5509438 

BW Util Bottlenecks: 
RCDc_limit = 5399188 
RCDWRc_limit = 23179 
WTRc_limit = 125759 
RTWc_limit = 68030 
CCDLc_limit = 222928 
rwq = 0 
CCDLc_limit_alone = 213400 
WTRc_limit_alone = 119108 
RTWc_limit_alone = 65153 

Commands details: 
total_CMD = 12661776 
n_nop = 11748062 
Read = 364355 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 284534 
n_pre = 284518 
n_ref = 7587756321482619185 
n_req = 366734 
total_req = 373871 

Dual Bus Interface Util: 
issued_total_row = 569052 
issued_total_col = 373871 
Row_Bus_Util =  0.044943 
CoL_Bus_Util = 0.029528 
Either_Row_CoL_Bus_Util = 0.072163 
Issued_on_Two_Bus_Simul_Util = 0.002307 
issued_two_Eff = 0.031967 
queue_avg = 0.570020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.57002
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11753730 n_act=281990 n_pre=281974 n_ref_event=7587756321482619185 n_req=364868 n_rd=362485 n_rd_L2_A=0 n_write=0 n_wr_bk=9532 bw_util=0.1175
n_activity=8175131 dram_eff=0.182
bk0: 22647a 11555683i bk1: 22602a 11567567i bk2: 22776a 11554439i bk3: 22237a 11581998i bk4: 21579a 11622601i bk5: 22210a 11586620i bk6: 21560a 11620103i bk7: 21557a 11633267i bk8: 24094a 11464742i bk9: 23768a 11477468i bk10: 24277a 11443000i bk11: 23820a 11478923i bk12: 22651a 11545922i bk13: 22994a 11530667i bk14: 21956a 11598112i bk15: 21757a 11618397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227162
Row_Buffer_Locality_read = 0.228404
Row_Buffer_Locality_write = 0.038187
Bank_Level_Parallism = 2.540434
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.054285
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117524 
total_CMD = 12661776 
util_bw = 1488068 
Wasted_Col = 4037203 
Wasted_Row = 1627850 
Idle = 5508655 

BW Util Bottlenecks: 
RCDc_limit = 5366607 
RCDWRc_limit = 23058 
WTRc_limit = 127481 
RTWc_limit = 67203 
CCDLc_limit = 221150 
rwq = 0 
CCDLc_limit_alone = 211473 
WTRc_limit_alone = 120489 
RTWc_limit_alone = 64518 

Commands details: 
total_CMD = 12661776 
n_nop = 11753730 
Read = 362485 
Write = 0 
L2_Alloc = 0 
L2_WB = 9532 
n_act = 281990 
n_pre = 281974 
n_ref = 7587756321482619185 
n_req = 364868 
total_req = 372017 

Dual Bus Interface Util: 
issued_total_row = 563964 
issued_total_col = 372017 
Row_Bus_Util =  0.044541 
CoL_Bus_Util = 0.029381 
Either_Row_CoL_Bus_Util = 0.071716 
Issued_on_Two_Bus_Simul_Util = 0.002206 
issued_two_Eff = 0.030764 
queue_avg = 0.588695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.588695
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11753324 n_act=282812 n_pre=282796 n_ref_event=7587756321482619185 n_req=365408 n_rd=363034 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.1177
n_activity=8179963 dram_eff=0.1822
bk0: 22315a 11576843i bk1: 22653a 11559764i bk2: 22384a 11572254i bk3: 22597a 11554779i bk4: 22133a 11578127i bk5: 21620a 11618528i bk6: 22196a 11592030i bk7: 21870a 11611050i bk8: 23503a 11494362i bk9: 24171a 11461014i bk10: 23388a 11500947i bk11: 24070a 11467364i bk12: 23174a 11515816i bk13: 22746a 11543013i bk14: 22227a 11586588i bk15: 21987a 11603365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226054
Row_Buffer_Locality_read = 0.227271
Row_Buffer_Locality_write = 0.040017
Bank_Level_Parallism = 2.548089
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.053658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117686 
total_CMD = 12661776 
util_bw = 1490120 
Wasted_Col = 4035648 
Wasted_Row = 1624116 
Idle = 5511892 

BW Util Bottlenecks: 
RCDc_limit = 5376204 
RCDWRc_limit = 23151 
WTRc_limit = 125088 
RTWc_limit = 67611 
CCDLc_limit = 223172 
rwq = 0 
CCDLc_limit_alone = 213709 
WTRc_limit_alone = 118421 
RTWc_limit_alone = 64815 

Commands details: 
total_CMD = 12661776 
n_nop = 11753324 
Read = 363034 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 282812 
n_pre = 282796 
n_ref = 7587756321482619185 
n_req = 365408 
total_req = 372530 

Dual Bus Interface Util: 
issued_total_row = 565608 
issued_total_col = 372530 
Row_Bus_Util =  0.044671 
CoL_Bus_Util = 0.029422 
Either_Row_CoL_Bus_Util = 0.071748 
Issued_on_Two_Bus_Simul_Util = 0.002345 
issued_two_Eff = 0.032678 
queue_avg = 0.601940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.60194
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11754765 n_act=282259 n_pre=282243 n_ref_event=7587756321482619185 n_req=364891 n_rd=362509 n_rd_L2_A=0 n_write=0 n_wr_bk=9528 bw_util=0.1175
n_activity=8159592 dram_eff=0.1824
bk0: 22665a 11558760i bk1: 22208a 11583515i bk2: 22635a 11558858i bk3: 22312a 11569950i bk4: 21928a 11600191i bk5: 22342a 11580417i bk6: 21648a 11614604i bk7: 22074a 11597060i bk8: 23618a 11492437i bk9: 23720a 11482951i bk10: 24041a 11470121i bk11: 23612a 11489669i bk12: 22909a 11529264i bk13: 22954a 11524707i bk14: 21704a 11615706i bk15: 22139a 11599989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226479
Row_Buffer_Locality_read = 0.227727
Row_Buffer_Locality_write = 0.036524
Bank_Level_Parallism = 2.549406
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.057293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117531 
total_CMD = 12661776 
util_bw = 1488148 
Wasted_Col = 4027817 
Wasted_Row = 1616690 
Idle = 5529121 

BW Util Bottlenecks: 
RCDc_limit = 5363759 
RCDWRc_limit = 23397 
WTRc_limit = 124972 
RTWc_limit = 65292 
CCDLc_limit = 221227 
rwq = 0 
CCDLc_limit_alone = 211781 
WTRc_limit_alone = 118142 
RTWc_limit_alone = 62676 

Commands details: 
total_CMD = 12661776 
n_nop = 11754765 
Read = 362509 
Write = 0 
L2_Alloc = 0 
L2_WB = 9528 
n_act = 282259 
n_pre = 282243 
n_ref = 7587756321482619185 
n_req = 364891 
total_req = 372037 

Dual Bus Interface Util: 
issued_total_row = 564502 
issued_total_col = 372037 
Row_Bus_Util =  0.044583 
CoL_Bus_Util = 0.029383 
Either_Row_CoL_Bus_Util = 0.071634 
Issued_on_Two_Bus_Simul_Util = 0.002332 
issued_two_Eff = 0.032555 
queue_avg = 0.567629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.567629
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11745063 n_act=285850 n_pre=285834 n_ref_event=7587756321482619185 n_req=367799 n_rd=365420 n_rd_L2_A=0 n_write=0 n_wr_bk=9514 bw_util=0.1184
n_activity=8199317 dram_eff=0.1829
bk0: 22832a 11535065i bk1: 22882a 11541726i bk2: 22730a 11547366i bk3: 22833a 11546688i bk4: 21934a 11591673i bk5: 22101a 11586934i bk6: 22027a 11585361i bk7: 21634a 11625441i bk8: 24365a 11435658i bk9: 23767a 11479501i bk10: 24244a 11446016i bk11: 24154a 11456004i bk12: 22917a 11524539i bk13: 23094a 11528546i bk14: 21833a 11595586i bk15: 22073a 11593625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222834
Row_Buffer_Locality_read = 0.224049
Row_Buffer_Locality_write = 0.036150
Bank_Level_Parallism = 2.565471
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.052153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118446 
total_CMD = 12661776 
util_bw = 1499736 
Wasted_Col = 4065451 
Wasted_Row = 1620692 
Idle = 5475897 

BW Util Bottlenecks: 
RCDc_limit = 5431343 
RCDWRc_limit = 22946 
WTRc_limit = 129137 
RTWc_limit = 69950 
CCDLc_limit = 223518 
rwq = 0 
CCDLc_limit_alone = 213665 
WTRc_limit_alone = 122164 
RTWc_limit_alone = 67070 

Commands details: 
total_CMD = 12661776 
n_nop = 11745063 
Read = 365420 
Write = 0 
L2_Alloc = 0 
L2_WB = 9514 
n_act = 285850 
n_pre = 285834 
n_ref = 7587756321482619185 
n_req = 367799 
total_req = 374934 

Dual Bus Interface Util: 
issued_total_row = 571684 
issued_total_col = 374934 
Row_Bus_Util =  0.045150 
CoL_Bus_Util = 0.029611 
Either_Row_CoL_Bus_Util = 0.072400 
Issued_on_Two_Bus_Simul_Util = 0.002362 
issued_two_Eff = 0.032622 
queue_avg = 0.600316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.600316
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11748240 n_act=284377 n_pre=284361 n_ref_event=7587756321482619185 n_req=367333 n_rd=364955 n_rd_L2_A=0 n_write=0 n_wr_bk=9512 bw_util=0.1183
n_activity=8177043 dram_eff=0.1832
bk0: 22687a 11559034i bk1: 22615a 11561250i bk2: 22592a 11555408i bk3: 22751a 11554474i bk4: 21995a 11595281i bk5: 21873a 11609682i bk6: 22152a 11587976i bk7: 21992a 11603556i bk8: 23977a 11479740i bk9: 24159a 11461903i bk10: 24218a 11447012i bk11: 24146a 11460768i bk12: 22832a 11532978i bk13: 22735a 11544828i bk14: 22074a 11595769i bk15: 22157a 11596262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225850
Row_Buffer_Locality_read = 0.227042
Row_Buffer_Locality_write = 0.042893
Bank_Level_Parallism = 2.558918
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.053811
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118298 
total_CMD = 12661776 
util_bw = 1497868 
Wasted_Col = 4043870 
Wasted_Row = 1612438 
Idle = 5507600 

BW Util Bottlenecks: 
RCDc_limit = 5399093 
RCDWRc_limit = 23026 
WTRc_limit = 126150 
RTWc_limit = 66969 
CCDLc_limit = 223985 
rwq = 0 
CCDLc_limit_alone = 214643 
WTRc_limit_alone = 119472 
RTWc_limit_alone = 64305 

Commands details: 
total_CMD = 12661776 
n_nop = 11748240 
Read = 364955 
Write = 0 
L2_Alloc = 0 
L2_WB = 9512 
n_act = 284377 
n_pre = 284361 
n_ref = 7587756321482619185 
n_req = 367333 
total_req = 374467 

Dual Bus Interface Util: 
issued_total_row = 568738 
issued_total_col = 374467 
Row_Bus_Util =  0.044918 
CoL_Bus_Util = 0.029575 
Either_Row_CoL_Bus_Util = 0.072149 
Issued_on_Two_Bus_Simul_Util = 0.002343 
issued_two_Eff = 0.032477 
queue_avg = 0.565233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.565233
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11753937 n_act=282181 n_pre=282165 n_ref_event=7587756321482619185 n_req=365140 n_rd=362761 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1176
n_activity=8176310 dram_eff=0.1821
bk0: 22869a 11551389i bk1: 22523a 11573896i bk2: 22972a 11537843i bk3: 22353a 11574537i bk4: 21965a 11602831i bk5: 21786a 11611633i bk6: 21858a 11611945i bk7: 21653a 11628268i bk8: 24198a 11471378i bk9: 23521a 11508929i bk10: 24096a 11461196i bk11: 23745a 11475042i bk12: 22929a 11535022i bk13: 22893a 11531591i bk14: 21641a 11620925i bk15: 21759a 11616977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227214
Row_Buffer_Locality_read = 0.228373
Row_Buffer_Locality_write = 0.050441
Bank_Level_Parallism = 2.539358
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.055093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117607 
total_CMD = 12661776 
util_bw = 1489108 
Wasted_Col = 4034188 
Wasted_Row = 1620089 
Idle = 5518391 

BW Util Bottlenecks: 
RCDc_limit = 5365303 
RCDWRc_limit = 22527 
WTRc_limit = 127670 
RTWc_limit = 69572 
CCDLc_limit = 221618 
rwq = 0 
CCDLc_limit_alone = 211671 
WTRc_limit_alone = 120547 
RTWc_limit_alone = 66748 

Commands details: 
total_CMD = 12661776 
n_nop = 11753937 
Read = 362761 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 282181 
n_pre = 282165 
n_ref = 7587756321482619185 
n_req = 365140 
total_req = 372277 

Dual Bus Interface Util: 
issued_total_row = 564346 
issued_total_col = 372277 
Row_Bus_Util =  0.044571 
CoL_Bus_Util = 0.029402 
Either_Row_CoL_Bus_Util = 0.071699 
Issued_on_Two_Bus_Simul_Util = 0.002273 
issued_two_Eff = 0.031706 
queue_avg = 0.559329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.559329
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12661776 n_nop=11750737 n_act=283297 n_pre=283281 n_ref_event=7587756321482619185 n_req=366327 n_rd=363957 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.118
n_activity=8179011 dram_eff=0.1826
bk0: 22291a 11573834i bk1: 22631a 11560550i bk2: 22524a 11565250i bk3: 22591a 11557891i bk4: 22052a 11586991i bk5: 21722a 11612088i bk6: 22131a 11587878i bk7: 22162a 11593665i bk8: 23863a 11479424i bk9: 24176a 11457272i bk10: 23820a 11478770i bk11: 24073a 11463316i bk12: 23018a 11521729i bk13: 22887a 11540297i bk14: 22129a 11584601i bk15: 21887a 11605000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226677
Row_Buffer_Locality_read = 0.227868
Row_Buffer_Locality_write = 0.043882
Bank_Level_Parallism = 2.559543
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.056535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117973 
total_CMD = 12661776 
util_bw = 1493748 
Wasted_Col = 4034730 
Wasted_Row = 1616437 
Idle = 5516861 

BW Util Bottlenecks: 
RCDc_limit = 5378076 
RCDWRc_limit = 22746 
WTRc_limit = 126324 
RTWc_limit = 65533 
CCDLc_limit = 222820 
rwq = 0 
CCDLc_limit_alone = 213444 
WTRc_limit_alone = 119582 
RTWc_limit_alone = 62899 

Commands details: 
total_CMD = 12661776 
n_nop = 11750737 
Read = 363957 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 283297 
n_pre = 283281 
n_ref = 7587756321482619185 
n_req = 366327 
total_req = 373437 

Dual Bus Interface Util: 
issued_total_row = 566578 
issued_total_col = 373437 
Row_Bus_Util =  0.044747 
CoL_Bus_Util = 0.029493 
Either_Row_CoL_Bus_Util = 0.071952 
Issued_on_Two_Bus_Simul_Util = 0.002288 
issued_two_Eff = 0.031805 
queue_avg = 0.576188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.576188

========= L2 cache stats =========
L2_cache_bank[0]: Access = 281388, Miss = 181897, Miss_rate = 0.646, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[1]: Access = 282699, Miss = 182803, Miss_rate = 0.647, Pending_hits = 348, Reservation_fails = 7
L2_cache_bank[2]: Access = 286561, Miss = 185255, Miss_rate = 0.646, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[3]: Access = 285393, Miss = 184664, Miss_rate = 0.647, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[4]: Access = 283122, Miss = 183586, Miss_rate = 0.648, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[5]: Access = 286615, Miss = 184818, Miss_rate = 0.645, Pending_hits = 415, Reservation_fails = 0
L2_cache_bank[6]: Access = 284588, Miss = 184213, Miss_rate = 0.647, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[7]: Access = 285061, Miss = 184315, Miss_rate = 0.647, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[8]: Access = 286152, Miss = 184644, Miss_rate = 0.645, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[9]: Access = 285754, Miss = 183571, Miss_rate = 0.642, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[10]: Access = 283087, Miss = 183389, Miss_rate = 0.648, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[11]: Access = 282155, Miss = 182793, Miss_rate = 0.648, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[12]: Access = 283820, Miss = 183188, Miss_rate = 0.645, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[13]: Access = 284612, Miss = 183679, Miss_rate = 0.645, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[14]: Access = 282590, Miss = 182987, Miss_rate = 0.648, Pending_hits = 396, Reservation_fails = 12
L2_cache_bank[15]: Access = 283627, Miss = 183190, Miss_rate = 0.646, Pending_hits = 404, Reservation_fails = 8
L2_cache_bank[16]: Access = 286677, Miss = 184740, Miss_rate = 0.644, Pending_hits = 633, Reservation_fails = 338
L2_cache_bank[17]: Access = 286019, Miss = 184366, Miss_rate = 0.645, Pending_hits = 422, Reservation_fails = 309
L2_cache_bank[18]: Access = 284621, Miss = 184445, Miss_rate = 0.648, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[19]: Access = 285591, Miss = 184270, Miss_rate = 0.645, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[20]: Access = 285032, Miss = 184360, Miss_rate = 0.647, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[21]: Access = 282137, Miss = 182049, Miss_rate = 0.645, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[22]: Access = 283367, Miss = 183724, Miss_rate = 0.648, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[23]: Access = 285749, Miss = 184090, Miss_rate = 0.644, Pending_hits = 401, Reservation_fails = 0
L2_total_cache_accesses = 6826417
L2_total_cache_misses = 4411036
L2_total_cache_miss_rate = 0.6462
L2_total_cache_pending_hits = 9875
L2_total_cache_reservation_fails = 674
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2336304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1716917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2648767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9875
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34034
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6711863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 674
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=6826417
icnt_total_pkts_simt_to_mem=6826417
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6826417
Req_Network_cycles = 4937388
Req_Network_injected_packets_per_cycle =       1.3826 
Req_Network_conflicts_per_cycle =       0.0708
Req_Network_conflicts_per_cycle_util =       0.1201
Req_Bank_Level_Parallism =       2.3475
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0282
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0961

Reply_Network_injected_packets_num = 6826417
Reply_Network_cycles = 4937388
Reply_Network_injected_packets_per_cycle =        1.3826
Reply_Network_conflicts_per_cycle =        0.9421
Reply_Network_conflicts_per_cycle_util =       1.5928
Reply_Bank_Level_Parallism =       2.3376
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0861
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0461
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 15 min, 17 sec (18917 sec)
gpgpu_simulation_rate = 3909 (inst/sec)
gpgpu_simulation_rate = 261 (cycle/sec)
gpgpu_silicon_slowdown = 5229885x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 18900996.3040 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.088314]
Verifying...
	runtime [serial] = 63.160000 ms.
Total element = 916428, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 34 || elements whose %5 < err <= %10 = 105 || elements whose %10 < err = 12776 || total err Element = 12915
	[max error  0.999998, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
