lappend pragmaStatus0 {pragma "UNROLL" source "E:/FPGA_School/dct_hls/dct.cpp" location "quantificat/RD_Loop_Row" found 1 funcFound 1 applied 1 ambiguous 0 reason "null"}
lappend pragmaStatus1 {pragma "UNROLL" source "E:/FPGA_School/dct_hls/dct.cpp" location "quantificat/RD_Loop_Col" found 1 funcFound 1 applied 1 ambiguous 0 reason "null"}
lappend pragmaStatus2 {pragma "UNROLL" source "E:/FPGA_School/dct_hls/dct.cpp" location "integer_idct/RD_Loop_Row" found 1 funcFound 1 applied 1 ambiguous 0 reason "null"}
lappend pragmaStatus3 {pragma "UNROLL" source "E:/FPGA_School/dct_hls/dct.cpp" location "integer_idct/RD_Loop_Col" found 1 funcFound 1 applied 1 ambiguous 0 reason "null"}
lappend pragmaStatus4 {pragma "PIPELINE" source "E:/FPGA_School/dct_hls/dct.cpp" location "img_proc/Row_Loop" found 1 funcFound 1 applied 1 ambiguous 0 reason "null"}
lappend pragmaStatus5 {pragma "PIPELINE" source "E:/FPGA_School/dct_hls/dct.cpp" location "read_data" found 1 funcFound 1 applied 1 ambiguous 0 reason "null"}
lappend pragmaStatus6 {pragma "PIPELINE" source "E:/FPGA_School/dct_hls/dct.cpp" location "write_data" found 1 funcFound 1 applied 1 ambiguous 0 reason "null"}
