

================================================================
== Vivado HLS Report for 'aes_substitute_bytes'
================================================================
* Date:           Sun Dec 12 23:30:47 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  185|  185|  185|  185|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  184|  184|        46|          -|          -|     4|    no    |
        | + Loop 1.1  |   44|   44|        11|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%s_box_V_offset_offse = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %s_box_V_offset_offset)" [AES-XTS/main.cpp:46]   --->   Operation 14 'read' 's_box_V_offset_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_box_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %s_box_V_offset)" [AES-XTS/main.cpp:46]   --->   Operation 15 'read' 's_box_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %s_box_V_offset_offse, i8 0)" [AES-XTS/main.cpp:46]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln78_cast = sext i10 %tmp to i17" [AES-XTS/main.cpp:46]   --->   Operation 17 'sext' 'sext_ln78_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_box_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i32 %s_box_V_offset_read to i33" [AES-XTS/main.cpp:41]   --->   Operation 19 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:41]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%row_index_0 = phi i3 [ 0, %0 ], [ %row_index, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'row_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln41 = icmp eq i3 %row_index_0, -4" [AES-XTS/main.cpp:41]   --->   Operation 22 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%row_index = add i3 %row_index_0, 1" [AES-XTS/main.cpp:41]   --->   Operation 24 'add' 'row_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %.preheader.preheader" [AES-XTS/main.cpp:41]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)" [AES-XTS/main.cpp:45]   --->   Operation 26 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i5 %tmp_4 to i6" [AES-XTS/main.cpp:43]   --->   Operation 27 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:43]   --->   Operation 28 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:51]   --->   Operation 29 'ret' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%column_index_0 = phi i3 [ %column_index, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 30 'phi' 'column_index_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln43 = icmp eq i3 %column_index_0, -4" [AES-XTS/main.cpp:43]   --->   Operation 31 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 32 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.65ns)   --->   "%column_index = add i3 %column_index_0, 1" [AES-XTS/main.cpp:43]   --->   Operation 33 'add' 'column_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %.loopexit.loopexit, label %1" [AES-XTS/main.cpp:43]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i3 %column_index_0 to i6" [AES-XTS/main.cpp:45]   --->   Operation 35 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.78ns)   --->   "%add_ln45 = add i6 %zext_ln43, %zext_ln45" [AES-XTS/main.cpp:45]   --->   Operation 36 'add' 'add_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i6 %add_ln45 to i64" [AES-XTS/main.cpp:45]   --->   Operation 37 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln45_1" [AES-XTS/main.cpp:45]   --->   Operation 38 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.32ns)   --->   "%temp_V = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:45]   --->   Operation 39 'load' 'temp_V' <Predicate = (!icmp_ln43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 40 'br' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.95>
ST_4 : Operation 41 [1/2] (2.32ns)   --->   "%temp_V = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:45]   --->   Operation 41 'load' 'temp_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i16 %temp_V to i17" [AES-XTS/main.cpp:46]   --->   Operation 42 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.07ns)   --->   "%add_ln78 = add i17 %sext_ln78_cast, %sext_ln78" [AES-XTS/main.cpp:46]   --->   Operation 43 'add' 'add_ln78' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln78_1 = sext i17 %add_ln78 to i33" [AES-XTS/main.cpp:46]   --->   Operation 44 'sext' 'sext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln78_1 = add i33 %sext_ln41, %sext_ln78_1" [AES-XTS/main.cpp:46]   --->   Operation 45 'add' 'add_ln78_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln78_2 = sext i33 %add_ln78_1 to i64" [AES-XTS/main.cpp:46]   --->   Operation 46 'sext' 'sext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%s_box_V_addr = getelementptr i8* %s_box_V, i64 %sext_ln78_2" [AES-XTS/main.cpp:46]   --->   Operation 47 'getelementptr' 's_box_V_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 48 [7/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 48 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 49 [6/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 49 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 50 [5/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 50 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 51 [4/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 51 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 52 [3/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 52 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 53 [2/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 53 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 54 [1/7] (8.75ns)   --->   "%s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)" [AES-XTS/main.cpp:46]   --->   Operation 54 'readreq' 's_box_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 55 [1/1] (8.75ns)   --->   "%s_box_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %s_box_V_addr)" [AES-XTS/main.cpp:46]   --->   Operation 55 'read' 's_box_V_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %s_box_V_addr_read to i16" [AES-XTS/main.cpp:46]   --->   Operation 56 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (2.32ns)   --->   "store i16 %zext_ln78, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:46]   --->   Operation 57 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:43]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row_index') with incoming values : ('row_index', AES-XTS/main.cpp:41) [13]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('column_index') with incoming values : ('column_index', AES-XTS/main.cpp:43) [23]  (1.77 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'phi' operation ('column_index') with incoming values : ('column_index', AES-XTS/main.cpp:43) [23]  (0 ns)
	'add' operation ('add_ln45', AES-XTS/main.cpp:45) [30]  (1.78 ns)
	'getelementptr' operation ('state_matrix_V_addr', AES-XTS/main.cpp:45) [32]  (0 ns)
	'load' operation ('temp.V', AES-XTS/main.cpp:45) on array 'state_matrix_V' [33]  (2.32 ns)

 <State 4>: 6.95ns
The critical path consists of the following:
	'load' operation ('temp.V', AES-XTS/main.cpp:45) on array 'state_matrix_V' [33]  (2.32 ns)
	'add' operation ('add_ln78', AES-XTS/main.cpp:46) [35]  (2.08 ns)
	'add' operation ('add_ln78_1', AES-XTS/main.cpp:46) [37]  (2.55 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 's_box_V' (AES-XTS/main.cpp:46) [40]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 's_box_V' (AES-XTS/main.cpp:46) [40]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 's_box_V' (AES-XTS/main.cpp:46) [40]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 's_box_V' (AES-XTS/main.cpp:46) [40]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 's_box_V' (AES-XTS/main.cpp:46) [40]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 's_box_V' (AES-XTS/main.cpp:46) [40]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 's_box_V' (AES-XTS/main.cpp:46) [40]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 's_box_V' (AES-XTS/main.cpp:46) [41]  (8.75 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln46', AES-XTS/main.cpp:46) of variable 'zext_ln78', AES-XTS/main.cpp:46 on array 'state_matrix_V' [43]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
