#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556e7163bed0 .scope module, "main_tb" "main_tb" 2 14;
 .timescale -9 -11;
P_0x556e716276a0 .param/l "c_CLOCK_PERIOD_NS" 0 2 16, +C4<00000000000000000000000001010011>;
v0x556e7165d5c0_0 .var "r_Clock", 0 0;
o0x7f5619d69678 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x556e7165d680_0 .net "w_Rx_Byte", 7 0, o0x7f5619d69678;  0 drivers
L_0x7f5619d02018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7f5619d69528 .resolv tri, v0x556e7165d250_0, L_0x7f5619d02018;
v0x556e7165d760_0 .net8 "w_Rx_Serial", 0 0, RS_0x7f5619d69528;  2 drivers
S_0x556e7163c050 .scope module, "HELLO_WORLD_INST" "hello_world" 2 25, 3 1 0, S_0x556e7163bed0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "tx"
    .port_info 2 /OUTPUT 1 "led1"
    .port_info 3 /OUTPUT 1 "led2"
    .port_info 4 /OUTPUT 1 "debug1"
P_0x556e7163c1d0 .param/l "c_CLKS_PER_BIT" 0 3 17, +C4<00000000000000000000010011100010>;
P_0x556e7163c210 .param/l "s_IDLE" 1 3 26, C4<000>;
P_0x556e7163c250 .param/l "s_READY" 1 3 27, C4<001>;
P_0x556e7163c290 .param/l "s_STOPPING" 1 3 31, C4<101>;
P_0x556e7163c2d0 .param/l "s_WAITING_1" 1 3 28, C4<010>;
P_0x556e7163c310 .param/l "s_WAITING_2" 1 3 29, C4<011>;
P_0x556e7163c350 .param/l "s_WRITING" 1 3 30, C4<100>;
L_0x556e71613ee0 .functor BUFZ 1, v0x556e71637320_0, C4<0>, C4<0>, C4<0>;
v0x556e7165ca70_0 .net "clk", 0 0, v0x556e7165d5c0_0;  1 drivers
v0x556e7165cb30_0 .net "debug1", 0 0, L_0x556e7165d920;  1 drivers
v0x556e7165cbf0_0 .net "led1", 0 0, L_0x556e71613ee0;  1 drivers
v0x556e7165cc90_0 .var "led2", 0 0;
v0x556e7165cd50 .array "message", 14 0, 7 0;
v0x556e7165ce60_0 .var "message_index", 7 0;
v0x556e7165cf40_0 .var "message_length", 7 0;
v0x556e7165d020_0 .var "r_Tx_Byte", 7 0;
v0x556e7165d0e0_0 .var "r_Tx_DV", 0 0;
v0x556e7165d180_0 .net "send_message", 0 0, v0x556e71637320_0;  1 drivers
v0x556e7165d250_0 .var "tx", 0 0;
v0x556e7165d2f0_0 .net "tx_out", 0 0, v0x556e7165c3f0_0;  1 drivers
v0x556e7165d3c0_0 .net "w_Tx_Done", 0 0, L_0x556e71615a30;  1 drivers
v0x556e7165d490_0 .var "write_state", 2 0;
L_0x556e7165d920 .part v0x556e7165d490_0, 0, 1;
S_0x556e7163c3a0 .scope module, "MESSAGE_PULSE" "pulse" 3 10, 4 1 0, S_0x556e7163c050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "out"
P_0x556e7163ab40 .param/l "PERIOD" 0 4 2, +C4<00000000101101110001101100000000>;
P_0x556e7163ab80 .param/l "PULSE_WIDTH" 0 4 3, +C4<00000000000010010010011111000000>;
v0x556e716389d0_0 .net "clk", 0 0, v0x556e7165d5c0_0;  alias, 1 drivers
v0x556e7163a730_0 .var "count", 31 0;
v0x556e71637320_0 .var "out", 0 0;
E_0x556e71616e90 .event posedge, v0x556e716389d0_0;
S_0x556e7165b910 .scope module, "UART_TX_INST" "uart_tx" 3 39, 5 14 0, S_0x556e7163c050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_Clock"
    .port_info 1 /INPUT 1 "i_Tx_DV"
    .port_info 2 /INPUT 8 "i_Tx_Byte"
    .port_info 3 /OUTPUT 1 "o_Tx_Active"
    .port_info 4 /OUTPUT 1 "o_Tx_Serial"
    .port_info 5 /OUTPUT 1 "o_Tx_Done"
P_0x556e7165bae0 .param/l "CLKS_PER_BIT" 0 5 15, +C4<00000000000000000000010011100010>;
P_0x556e7165bb20 .param/l "s_CLEANUP" 0 5 29, C4<100>;
P_0x556e7165bb60 .param/l "s_IDLE" 0 5 25, C4<000>;
P_0x556e7165bba0 .param/l "s_TX_DATA_BITS" 0 5 27, C4<010>;
P_0x556e7165bbe0 .param/l "s_TX_START_BIT" 0 5 26, C4<001>;
P_0x556e7165bc20 .param/l "s_TX_STOP_BIT" 0 5 28, C4<011>;
L_0x556e71615940 .functor BUFZ 1, v0x556e7165c750_0, C4<0>, C4<0>, C4<0>;
L_0x556e71615a30 .functor BUFZ 1, v0x556e7165c8f0_0, C4<0>, C4<0>, C4<0>;
v0x556e7165bfc0_0 .net "i_Clock", 0 0, v0x556e7165d5c0_0;  alias, 1 drivers
v0x556e7165c090_0 .net "i_Tx_Byte", 7 0, v0x556e7165d020_0;  1 drivers
v0x556e7165c150_0 .net "i_Tx_DV", 0 0, v0x556e7165d0e0_0;  1 drivers
v0x556e7165c220_0 .net "o_Tx_Active", 0 0, L_0x556e71615940;  1 drivers
v0x556e7165c2e0_0 .net "o_Tx_Done", 0 0, L_0x556e71615a30;  alias, 1 drivers
v0x556e7165c3f0_0 .var "o_Tx_Serial", 0 0;
v0x556e7165c4b0_0 .var "r_Bit_Index", 2 0;
v0x556e7165c590_0 .var "r_Clock_Count", 31 0;
v0x556e7165c670_0 .var "r_SM_Main", 2 0;
v0x556e7165c750_0 .var "r_Tx_Active", 0 0;
v0x556e7165c810_0 .var "r_Tx_Data", 7 0;
v0x556e7165c8f0_0 .var "r_Tx_Done", 0 0;
    .scope S_0x556e7163c3a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e71637320_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x556e7163c3a0;
T_1 ;
    %pushi/vec4 12000000, 0, 32;
    %store/vec4 v0x556e7163a730_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x556e7163c3a0;
T_2 ;
    %wait E_0x556e71616e90;
    %pushi/vec4 12000000, 0, 32;
    %load/vec4 v0x556e7163a730_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556e71637320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7163a730_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556e7163a730_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x556e7163a730_0, 0;
T_2.1 ;
    %pushi/vec4 600000, 0, 32;
    %load/vec4 v0x556e7163a730_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x556e71637320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556e71637320_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556e7165b910;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7165c670_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0x556e7165b910;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7165c590_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x556e7165b910;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7165c4b0_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x556e7165b910;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556e7165c810_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x556e7165b910;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e7165c8f0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x556e7165b910;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e7165c750_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x556e7165b910;
T_9 ;
    %wait E_0x556e71616e90;
    %load/vec4 v0x556e7165c670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556e7165c3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556e7165c8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7165c590_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556e7165c4b0_0, 0;
    %load/vec4 v0x556e7165c150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556e7165c750_0, 0;
    %load/vec4 v0x556e7165c090_0;
    %assign/vec4 v0x556e7165c810_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
T_9.8 ;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556e7165c3f0_0, 0;
    %load/vec4 v0x556e7165c590_0;
    %cmpi/u 1249, 0, 32;
    %jmp/0xz  T_9.9, 5;
    %load/vec4 v0x556e7165c590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x556e7165c590_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7165c590_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
T_9.10 ;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x556e7165c810_0;
    %load/vec4 v0x556e7165c4b0_0;
    %part/u 1;
    %assign/vec4 v0x556e7165c3f0_0, 0;
    %load/vec4 v0x556e7165c590_0;
    %cmpi/u 1249, 0, 32;
    %jmp/0xz  T_9.11, 5;
    %load/vec4 v0x556e7165c590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x556e7165c590_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7165c590_0, 0;
    %load/vec4 v0x556e7165c4b0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_9.13, 5;
    %load/vec4 v0x556e7165c4b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x556e7165c4b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556e7165c4b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
T_9.14 ;
T_9.12 ;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556e7165c3f0_0, 0;
    %load/vec4 v0x556e7165c590_0;
    %cmpi/u 1249, 0, 32;
    %jmp/0xz  T_9.15, 5;
    %load/vec4 v0x556e7165c590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x556e7165c590_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556e7165c8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7165c590_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556e7165c750_0, 0;
T_9.16 ;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556e7165c8f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556e7165c670_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556e7163c050;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e7165cc90_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x556e7163c050;
T_11 ;
    %vpi_call 3 20 "$readmemh", "message.mem", v0x556e7165cd50, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x556e7163c050;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556e7165ce60_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x556e7163c050;
T_13 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x556e7165cf40_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x556e7163c050;
T_14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7165d490_0, 0, 3;
    %end;
    .thread T_14;
    .scope S_0x556e7163c050;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e7165d0e0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x556e7163c050;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556e7165d020_0, 0, 8;
    %end;
    .thread T_16;
    .scope S_0x556e7163c050;
T_17 ;
    %wait E_0x556e71616e90;
    %load/vec4 v0x556e7165d2f0_0;
    %assign/vec4 v0x556e7165d250_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x556e7163c050;
T_18 ;
    %wait E_0x556e71616e90;
    %load/vec4 v0x556e7165d490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %jmp T_18.6;
T_18.0 ;
    %load/vec4 v0x556e7165d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x556e7165d490_0, 0;
T_18.7 ;
    %jmp T_18.6;
T_18.1 ;
    %load/vec4 v0x556e7165d180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556e7165d490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556e7165cc90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556e7165ce60_0, 0;
T_18.9 ;
    %jmp T_18.6;
T_18.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x556e7165d490_0, 0;
    %jmp T_18.6;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556e7165d0e0_0, 0;
    %ix/getv 4, v0x556e7165ce60_0;
    %load/vec4a v0x556e7165cd50, 4;
    %assign/vec4 v0x556e7165d020_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x556e7165d490_0, 0;
    %jmp T_18.6;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556e7165d0e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x556e7165d490_0, 0;
    %jmp T_18.6;
T_18.5 ;
    %load/vec4 v0x556e7165d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556e7165cc90_0, 0;
    %load/vec4 v0x556e7165ce60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556e7165ce60_0, 0;
    %load/vec4 v0x556e7165ce60_0;
    %load/vec4 v0x556e7165cf40_0;
    %cmp/u;
    %jmp/0xz  T_18.13, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556e7165d490_0, 0;
    %jmp T_18.14;
T_18.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556e7165d490_0, 0;
T_18.14 ;
T_18.11 ;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x556e7163bed0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e7165d5c0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x556e7163bed0;
T_20 ;
    %delay 4100, 0;
    %load/vec4 v0x556e7165d5c0_0;
    %nor/r;
    %assign/vec4 v0x556e7165d5c0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x556e7163bed0;
T_21 ;
    %vpi_call 2 31 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556e7163bed0 {0 0 0};
    %delay 3410065408, 2;
    %vpi_call 2 34 "$display", v0x556e7165d680_0 {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tests/main_tb.v";
    "./src/main.v";
    "./src/pulse.v";
    "./src/uart_tx.v";
