

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4'
================================================================
* Date:           Mon May 12 21:48:13 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.841 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      258|  15.000 ns|  1.290 us|    3|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_57_4  |        1|      256|         2|          1|          1|  1 ~ 256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %row_indices_B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %values_B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%nnzB_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnzB"   --->   Operation 8 'read' 'nnzB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc68"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = load i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 11 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i31 %i_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 12 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln57 = icmp_slt  i32 %zext_ln57_1, i32 %nnzB_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 13 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.87ns)   --->   "%add_ln57 = add i31 %i_3, i31 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 14 'add' 'add_ln57' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.body79.preheader.exitStub, void %for.inc68.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 15 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i31 %i_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 16 'zext' 'zext_ln57' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i31 %i_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 17 'trunc' 'trunc_ln57' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i_3, i32 4, i32 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 18 'partselect' 'lshr_ln1' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%values_B_addr = getelementptr i16 %values_B, i64 0, i64 %zext_ln57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 19 'getelementptr' 'values_B_addr' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%values_B_load = load i12 %values_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 20 'load' 'values_B_load' <Predicate = (icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i31 %i_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 21 'trunc' 'trunc_ln60' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.34ns)   --->   "%switch_ln60 = switch i4 %trunc_ln60, void %arrayidx63.case.15, i4 0, void %arrayidx63.case.0, i4 1, void %arrayidx63.case.1, i4 2, void %arrayidx63.case.2, i4 3, void %arrayidx63.case.3, i4 4, void %arrayidx63.case.4, i4 5, void %arrayidx63.case.5, i4 6, void %arrayidx63.case.6, i4 7, void %arrayidx63.case.7, i4 8, void %arrayidx63.case.8, i4 9, void %arrayidx63.case.9, i4 10, void %arrayidx63.case.10, i4 11, void %arrayidx63.case.11, i4 12, void %arrayidx63.case.12, i4 13, void %arrayidx63.case.13, i4 14, void %arrayidx63.case.14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 22 'switch' 'switch_ln60' <Predicate = (icmp_ln57)> <Delay = 0.34>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%row_indices_B_addr = getelementptr i32 %row_indices_B, i64 0, i64 %zext_ln57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 23 'getelementptr' 'row_indices_B_addr' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.64ns)   --->   "%row_indices_B_load = load i12 %row_indices_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 24 'load' 'row_indices_B_load' <Predicate = (icmp_ln57)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %i_3, i32 9, i32 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 25 'partselect' 'trunc_ln6' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.34ns)   --->   "%switch_ln61 = switch i3 %trunc_ln6, void %arrayidx67.case.7, i3 0, void %arrayidx67.case.0, i3 1, void %arrayidx67.case.1, i3 2, void %arrayidx67.case.2, i3 3, void %arrayidx67.case.3, i3 4, void %arrayidx67.case.4, i3 5, void %arrayidx67.case.5, i3 6, void %arrayidx67.case.6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 26 'switch' 'switch_ln61' <Predicate = (icmp_ln57)> <Delay = 0.34>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln57 = store i31 %add_ln57, i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 27 'store' 'store_ln57' <Predicate = (icmp_ln57)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 28 'br' 'br_ln57' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:58]   --->   Operation 29 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 31 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %lshr_ln1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 32 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%local_values_B_V_addr = getelementptr i16 %local_values_B_V, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 33 'getelementptr' 'local_values_B_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%local_values_B_V_1_addr = getelementptr i16 %local_values_B_V_1, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 34 'getelementptr' 'local_values_B_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%local_values_B_V_2_addr = getelementptr i16 %local_values_B_V_2, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 35 'getelementptr' 'local_values_B_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%local_values_B_V_3_addr = getelementptr i16 %local_values_B_V_3, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 36 'getelementptr' 'local_values_B_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%local_values_B_V_4_addr = getelementptr i16 %local_values_B_V_4, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 37 'getelementptr' 'local_values_B_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%local_values_B_V_5_addr = getelementptr i16 %local_values_B_V_5, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 38 'getelementptr' 'local_values_B_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%local_values_B_V_6_addr = getelementptr i16 %local_values_B_V_6, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 39 'getelementptr' 'local_values_B_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%local_values_B_V_7_addr = getelementptr i16 %local_values_B_V_7, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 40 'getelementptr' 'local_values_B_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%local_values_B_V_8_addr = getelementptr i16 %local_values_B_V_8, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 41 'getelementptr' 'local_values_B_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%local_values_B_V_9_addr = getelementptr i16 %local_values_B_V_9, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 42 'getelementptr' 'local_values_B_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%local_values_B_V_10_addr = getelementptr i16 %local_values_B_V_10, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 43 'getelementptr' 'local_values_B_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%local_values_B_V_11_addr = getelementptr i16 %local_values_B_V_11, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 44 'getelementptr' 'local_values_B_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%local_values_B_V_12_addr = getelementptr i16 %local_values_B_V_12, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 45 'getelementptr' 'local_values_B_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%local_values_B_V_13_addr = getelementptr i16 %local_values_B_V_13, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 46 'getelementptr' 'local_values_B_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%local_values_B_V_14_addr = getelementptr i16 %local_values_B_V_14, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 47 'getelementptr' 'local_values_B_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%local_values_B_V_15_addr = getelementptr i16 %local_values_B_V_15, i64 0, i64 %zext_ln60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 48 'getelementptr' 'local_values_B_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%values_B_load = load i12 %values_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 49 'load' 'values_B_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 50 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 50 'store' 'store_ln60' <Predicate = (trunc_ln60 == 14)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 51 'br' 'br_ln60' <Predicate = (trunc_ln60 == 14)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 52 'store' 'store_ln60' <Predicate = (trunc_ln60 == 13)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 53 'br' 'br_ln60' <Predicate = (trunc_ln60 == 13)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 54 'store' 'store_ln60' <Predicate = (trunc_ln60 == 12)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 55 'br' 'br_ln60' <Predicate = (trunc_ln60 == 12)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 56 'store' 'store_ln60' <Predicate = (trunc_ln60 == 11)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 57 'br' 'br_ln60' <Predicate = (trunc_ln60 == 11)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 58 'store' 'store_ln60' <Predicate = (trunc_ln60 == 10)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 59 'br' 'br_ln60' <Predicate = (trunc_ln60 == 10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 60 'store' 'store_ln60' <Predicate = (trunc_ln60 == 9)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 61 'br' 'br_ln60' <Predicate = (trunc_ln60 == 9)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 62 'store' 'store_ln60' <Predicate = (trunc_ln60 == 8)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 63 'br' 'br_ln60' <Predicate = (trunc_ln60 == 8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 64 'store' 'store_ln60' <Predicate = (trunc_ln60 == 7)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 65 'br' 'br_ln60' <Predicate = (trunc_ln60 == 7)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 66 'store' 'store_ln60' <Predicate = (trunc_ln60 == 6)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 67 'br' 'br_ln60' <Predicate = (trunc_ln60 == 6)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 68 'store' 'store_ln60' <Predicate = (trunc_ln60 == 5)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 69 'br' 'br_ln60' <Predicate = (trunc_ln60 == 5)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 70 'store' 'store_ln60' <Predicate = (trunc_ln60 == 4)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 71 'br' 'br_ln60' <Predicate = (trunc_ln60 == 4)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 72 'store' 'store_ln60' <Predicate = (trunc_ln60 == 3)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 73 'br' 'br_ln60' <Predicate = (trunc_ln60 == 3)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 74 'store' 'store_ln60' <Predicate = (trunc_ln60 == 2)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 75 'br' 'br_ln60' <Predicate = (trunc_ln60 == 2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 76 'store' 'store_ln60' <Predicate = (trunc_ln60 == 1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 77 'br' 'br_ln60' <Predicate = (trunc_ln60 == 1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 78 'store' 'store_ln60' <Predicate = (trunc_ln60 == 0)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 79 'br' 'br_ln60' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.17ns)   --->   "%store_ln60 = store i16 %values_B_load, i8 %local_values_B_V_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 80 'store' 'store_ln60' <Predicate = (trunc_ln60 == 15)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx63.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 81 'br' 'br_ln60' <Predicate = (trunc_ln60 == 15)> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (1.64ns)   --->   "%row_indices_B_load = load i12 %row_indices_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 82 'load' 'row_indices_B_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i9 %trunc_ln57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 83 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%local_row_indices_B_addr = getelementptr i32 %local_row_indices_B, i64 0, i64 %zext_ln61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 84 'getelementptr' 'local_row_indices_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%local_row_indices_B_1_addr = getelementptr i32 %local_row_indices_B_1, i64 0, i64 %zext_ln61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 85 'getelementptr' 'local_row_indices_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%local_row_indices_B_2_addr = getelementptr i32 %local_row_indices_B_2, i64 0, i64 %zext_ln61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 86 'getelementptr' 'local_row_indices_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%local_row_indices_B_3_addr = getelementptr i32 %local_row_indices_B_3, i64 0, i64 %zext_ln61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 87 'getelementptr' 'local_row_indices_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%local_row_indices_B_4_addr = getelementptr i32 %local_row_indices_B_4, i64 0, i64 %zext_ln61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 88 'getelementptr' 'local_row_indices_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%local_row_indices_B_5_addr = getelementptr i32 %local_row_indices_B_5, i64 0, i64 %zext_ln61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 89 'getelementptr' 'local_row_indices_B_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%local_row_indices_B_6_addr = getelementptr i32 %local_row_indices_B_6, i64 0, i64 %zext_ln61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 90 'getelementptr' 'local_row_indices_B_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%local_row_indices_B_7_addr = getelementptr i32 %local_row_indices_B_7, i64 0, i64 %zext_ln61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 91 'getelementptr' 'local_row_indices_B_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.19ns)   --->   "%store_ln61 = store i32 %row_indices_B_load, i9 %local_row_indices_B_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 92 'store' 'store_ln61' <Predicate = (trunc_ln6 == 6)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln61 = br void %arrayidx67.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 93 'br' 'br_ln61' <Predicate = (trunc_ln6 == 6)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.19ns)   --->   "%store_ln61 = store i32 %row_indices_B_load, i9 %local_row_indices_B_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 94 'store' 'store_ln61' <Predicate = (trunc_ln6 == 5)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln61 = br void %arrayidx67.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 95 'br' 'br_ln61' <Predicate = (trunc_ln6 == 5)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.19ns)   --->   "%store_ln61 = store i32 %row_indices_B_load, i9 %local_row_indices_B_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 96 'store' 'store_ln61' <Predicate = (trunc_ln6 == 4)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln61 = br void %arrayidx67.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 97 'br' 'br_ln61' <Predicate = (trunc_ln6 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.19ns)   --->   "%store_ln61 = store i32 %row_indices_B_load, i9 %local_row_indices_B_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 98 'store' 'store_ln61' <Predicate = (trunc_ln6 == 3)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln61 = br void %arrayidx67.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 99 'br' 'br_ln61' <Predicate = (trunc_ln6 == 3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.19ns)   --->   "%store_ln61 = store i32 %row_indices_B_load, i9 %local_row_indices_B_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 100 'store' 'store_ln61' <Predicate = (trunc_ln6 == 2)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln61 = br void %arrayidx67.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 101 'br' 'br_ln61' <Predicate = (trunc_ln6 == 2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.19ns)   --->   "%store_ln61 = store i32 %row_indices_B_load, i9 %local_row_indices_B_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 102 'store' 'store_ln61' <Predicate = (trunc_ln6 == 1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln61 = br void %arrayidx67.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 103 'br' 'br_ln61' <Predicate = (trunc_ln6 == 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.19ns)   --->   "%store_ln61 = store i32 %row_indices_B_load, i9 %local_row_indices_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 104 'store' 'store_ln61' <Predicate = (trunc_ln6 == 0)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln61 = br void %arrayidx67.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 105 'br' 'br_ln61' <Predicate = (trunc_ln6 == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.19ns)   --->   "%store_ln61 = store i32 %row_indices_B_load, i9 %local_row_indices_B_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 106 'store' 'store_ln61' <Predicate = (trunc_ln6 == 7)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln61 = br void %arrayidx67.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 107 'br' 'br_ln61' <Predicate = (trunc_ln6 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	'alloca' operation ('i') [28]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60) on local variable 'i' [35]  (0 ns)
	'getelementptr' operation ('row_indices_B_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61) [117]  (0 ns)
	'load' operation ('row_indices_B_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61) on array 'row_indices_B' [118]  (1.65 ns)

 <State 2>: 2.84ns
The critical path consists of the following:
	'load' operation ('row_indices_B_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61) on array 'row_indices_B' [118]  (1.65 ns)
	'store' operation ('store_ln61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61) of variable 'row_indices_B_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61 on array 'local_row_indices_B_1' [146]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
