// Seed: 1009367718
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri id_3,
    output supply0 id_4,
    input uwire id_5,
    output supply0 id_6,
    output wor id_7,
    output supply1 id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11
);
  logic id_13;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    output tri id_4,
    output tri id_5
);
  wire id_7;
  assign id_5 = 1 < -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_5,
      id_3,
      id_5,
      id_0,
      id_0,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_11 = 0;
  logic [-1 : ""] id_8;
  ;
  parameter id_9 = 1;
  assign id_5 = -1'b0;
endmodule
