// Seed: 1494417102
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri id_4,
    output uwire id_5,
    input uwire id_6,
    input tri id_7,
    output uwire id_8,
    input wand id_9,
    input wand id_10,
    output supply1 id_11,
    input supply0 id_12,
    output wor id_13
);
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    input supply0 id_6,
    output logic id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri id_11
    , id_15,
    input wor id_12,
    input tri1 id_13
);
  wire id_16;
  always
    case (1 | id_15)
      id_8: id_15 <= 1;
      1 - 1: id_7 = id_15;
      1: id_7 = ~id_3;
      default: begin
        disable id_17;
      end
    endcase
  module_0(
      id_6, id_10, id_2, id_11, id_11, id_11, id_8, id_4, id_11, id_3, id_12, id_11, id_6, id_11
  );
endmodule
