Analysis & Synthesis report for Generator
Sat Apr 27 23:01:15 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ADSR|Timer:UTIMER|fsm
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4
 18. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub1
 19. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub2
 20. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub3
 21. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub4
 22. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5
 23. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub6
 24. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower
 25. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0
 26. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1
 27. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower
 28. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0
 29. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1
 30. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_lower
 31. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_upper1
 32. Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_compare:trailing_zeros_limit_comparator
 33. Parameter Settings for Inferred Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0
 34. altshift_taps Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "ADDSUB:UADDSUB"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 27 23:01:15 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Generator                                   ;
; Top-level Entity Name              ; ADSR                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,000                                       ;
;     Total combinational functions  ; 920                                         ;
;     Dedicated logic registers      ; 480                                         ;
; Total registers                    ; 480                                         ;
; Total pins                         ; 257                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 36                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; ADSR               ; Generator          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; Timer.vhd                        ; yes             ; User VHDL File               ; C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd                             ;         ;
; ADDSUB.vhd                       ; yes             ; User Wizard-Generated File   ; C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd                            ;         ;
; ADSR.vhd                         ; yes             ; User VHDL File               ; C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd                              ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; db/add_sub_lcg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_lcg.tdf                    ;         ;
; db/add_sub_icg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_icg.tdf                    ;         ;
; db/add_sub_kbg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_kbg.tdf                    ;         ;
; db/add_sub_adj.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf                    ;         ;
; db/add_sub_pdl.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_pdl.tdf                    ;         ;
; db/add_sub_uuk.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_uuk.tdf                    ;         ;
; db/add_sub_qrg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_qrg.tdf                    ;         ;
; db/add_sub_34h.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_34h.tdf                    ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_7rh.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_7rh.tdf                       ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/shift_taps_akm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/shift_taps_akm.tdf                 ;         ;
; db/altsyncram_p861.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_p861.tdf                ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_24e.tdf                    ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cntr_6pf.tdf                       ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_ogc.tdf                       ;         ;
; db/cntr_p8h.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cntr_p8h.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1,000   ;
;                                             ;         ;
; Total combinational functions               ; 920     ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 352     ;
;     -- 3 input functions                    ; 344     ;
;     -- <=2 input functions                  ; 224     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 733     ;
;     -- arithmetic mode                      ; 187     ;
;                                             ;         ;
; Total registers                             ; 480     ;
;     -- Dedicated logic registers            ; 480     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 257     ;
; Total memory bits                           ; 36      ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; C~input ;
; Maximum fan-out                             ; 492     ;
; Total fan-out                               ; 4850    ;
; Average fan-out                             ; 2.52    ;
+---------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                    ; Library Name ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |ADSR                                                                       ; 920 (112)           ; 480 (132)                 ; 36          ; 0            ; 0       ; 0         ; 257  ; 0            ; |ADSR                                                                                                                                                                                                                                                                                                                                                  ; ADSR                           ; work         ;
;    |ADDSUB:UADDSUB|                                                         ; 689 (0)             ; 307 (0)                   ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB                                                                                                                                                                                                                                                                                                                                   ; ADDSUB                         ; work         ;
;       |ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|         ; 689 (245)           ; 307 (184)                 ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component                                                                                                                                                                                                                                                                       ; ADDSUB_altfp_add_sub_mal       ; work         ;
;          |ADDSUB_altbarrel_shift_35e:lbarrel_shift|                         ; 111 (111)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                              ; ADDSUB_altbarrel_shift_35e     ; work         ;
;          |ADDSUB_altbarrel_shift_olb:rbarrel_shift|                         ; 98 (98)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                              ; ADDSUB_altbarrel_shift_olb     ; work         ;
;          |ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|                ; 29 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                     ; ADDSUB_altpriority_encoder_e48 ; work         ;
;             |ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|          ; 5 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                ; ADDSUB_altpriority_encoder_fj8 ; work         ;
;                |ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23                                                                                                           ; ADDSUB_altpriority_encoder_vh8 ; work         ;
;                   |ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|    ; 2 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25                                                      ; ADDSUB_altpriority_encoder_qh8 ; work         ;
;                      |ADDSUB_altpriority_encoder_nh8:altpriority_encoder28| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28 ; ADDSUB_altpriority_encoder_nh8 ; work         ;
;                   |ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26                                                      ; ADDSUB_altpriority_encoder_qh8 ; work         ;
;          |ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|                ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                     ; ADDSUB_altpriority_encoder_qb6 ; work         ;
;          |altshift_taps:man_res_is_not_zero_dffe31_rtl_0|                   ; 9 (0)               ; 6 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0                                                                                                                                                                                                                        ; altshift_taps                  ; work         ;
;             |shift_taps_akm:auto_generated|                                 ; 9 (2)               ; 6 (3)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated                                                                                                                                                                                          ; shift_taps_akm                 ; work         ;
;                |altsyncram_p861:altsyncram4|                                ; 0 (0)               ; 0 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4                                                                                                                                                              ; altsyncram_p861                ; work         ;
;                |cntr_6pf:cntr1|                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1                                                                                                                                                                           ; cntr_6pf                       ; work         ;
;                |cntr_p8h:cntr5|                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_p8h:cntr5                                                                                                                                                                           ; cntr_p8h                       ; work         ;
;          |lpm_add_sub:add_sub1|                                             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                  ; lpm_add_sub                    ; work         ;
;             |add_sub_lcg:auto_generated|                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                       ; add_sub_lcg                    ; work         ;
;          |lpm_add_sub:add_sub3|                                             ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                  ; lpm_add_sub                    ; work         ;
;             |add_sub_icg:auto_generated|                                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                       ; add_sub_icg                    ; work         ;
;          |lpm_add_sub:add_sub4|                                             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                  ; lpm_add_sub                    ; work         ;
;             |add_sub_kbg:auto_generated|                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                       ; add_sub_kbg                    ; work         ;
;          |lpm_add_sub:add_sub5|                                             ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                  ; lpm_add_sub                    ; work         ;
;             |add_sub_adj:auto_generated|                                    ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated                                                                                                                                                                                                                       ; add_sub_adj                    ; work         ;
;          |lpm_add_sub:add_sub6|                                             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                  ; lpm_add_sub                    ; work         ;
;             |add_sub_kbg:auto_generated|                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                       ; add_sub_kbg                    ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                  ; 16 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                       ; lpm_add_sub                    ; work         ;
;             |add_sub_pdl:auto_generated|                                    ; 16 (16)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated                                                                                                                                                                                                            ; add_sub_pdl                    ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                 ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                      ; lpm_add_sub                    ; work         ;
;             |add_sub_uuk:auto_generated|                                    ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated                                                                                                                                                                                                           ; add_sub_uuk                    ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                 ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                      ; lpm_add_sub                    ; work         ;
;             |add_sub_uuk:auto_generated|                                    ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated                                                                                                                                                                                                           ; add_sub_uuk                    ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                    ; 30 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                         ; lpm_add_sub                    ; work         ;
;             |add_sub_pdl:auto_generated|                                    ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated                                                                                                                                                                                                              ; add_sub_pdl                    ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                   ; 26 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                        ; lpm_add_sub                    ; work         ;
;             |add_sub_uuk:auto_generated|                                    ; 26 (26)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated                                                                                                                                                                                                             ; add_sub_uuk                    ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                   ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                        ; lpm_add_sub                    ; work         ;
;             |add_sub_uuk:auto_generated|                                    ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated                                                                                                                                                                                                             ; add_sub_uuk                    ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                       ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                            ; lpm_add_sub                    ; work         ;
;             |add_sub_qrg:auto_generated|                                    ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                                 ; add_sub_qrg                    ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                      ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                           ; lpm_add_sub                    ; work         ;
;             |add_sub_34h:auto_generated|                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                                ; add_sub_34h                    ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                           ; lpm_compare                    ; work         ;
;             |cmpr_7rh:auto_generated|                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                                   ; cmpr_7rh                       ; work         ;
;    |Timer:UTIMER|                                                           ; 119 (119)           ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADSR|Timer:UTIMER                                                                                                                                                                                                                                                                                                                                     ; Timer                          ; work         ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 12           ; 3            ; 12           ; 36   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+---------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+---------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; ALTFP_ADD_SUB ; 18.1    ; N/A          ; N/A          ; |ADSR|ADDSUB:UADDSUB ; ADDSUB.vhd      ;
+--------+---------------+---------+--------------+--------------+----------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |ADSR|Timer:UTIMER|fsm                                      ;
+-------------+-------------+-----------+-------------+------------+----------+
; Name        ; fsm.release ; fsm.decay ; fsm.sustain ; fsm.attack ; fsm.idle ;
+-------------+-------------+-----------+-------------+------------+----------+
; fsm.idle    ; 0           ; 0         ; 0           ; 0          ; 0        ;
; fsm.attack  ; 0           ; 0         ; 0           ; 1          ; 1        ;
; fsm.sustain ; 0           ; 0         ; 1           ; 0          ; 1        ;
; fsm.decay   ; 0           ; 1         ; 0           ; 0          ; 1        ;
; fsm.release ; 1           ; 0         ; 0           ; 0          ; 1        ;
+-------------+-------------+-----------+-------------+------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                             ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------+
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1 ; Stuck at GND due to stuck port data_in ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_sign_dffe1               ; Stuck at GND due to stuck port data_in ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2          ; Stuck at GND due to stuck port data_in ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2   ; Stuck at GND due to stuck port data_in ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21  ; Stuck at GND due to stuck port data_in ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31  ; Stuck at GND due to stuck port data_in ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2            ; Stuck at GND due to stuck port data_in ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21           ; Stuck at GND due to stuck port data_in ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3   ; Stuck at GND due to stuck port data_in ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe4   ; Stuck at GND due to stuck port data_in ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0..25]         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 36                                                                    ;                                        ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                    ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1 ; Stuck at GND              ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2,  ;
;                                                                                                           ; due to stuck port data_in ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21, ;
;                                                                                                           ;                           ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31, ;
;                                                                                                           ;                           ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3,  ;
;                                                                                                           ;                           ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe4   ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_sign_dffe1               ; Stuck at GND              ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2,         ;
;                                                                                                           ; due to stuck port data_in ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2,           ;
;                                                                                                           ;                           ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21           ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 480   ;
; Number of registers using Synchronous Clear  ; 102   ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 339   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 101   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                             ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; load                                                                                                                                                          ; 33      ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; 12      ;
; Total number of inverted registers = 2                                                                                                                        ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                         ; Megafunction                                                                                                ; Type       ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4  ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe3  ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31 ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4             ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe3             ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_dffe31                ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe3           ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe31          ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe21          ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3            ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe31           ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe21           ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe21[0..7]       ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe2[0..7]        ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|data_exp_dffe1[0..7]       ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16]                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]                         ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |ADSR|data2[22]                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22]                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]                         ;
; 13:1               ; 31 bits   ; 248 LEs       ; 31 LEs               ; 217 LEs                ; Yes        ; |ADSR|Timer:UTIMER|count[25]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_olb:rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[4] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ADSR|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_olb:rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[2] ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; No         ; |ADSR|Timer:UTIMER|Selector33                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub1 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                              ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                              ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                              ;
; CBXI_PARAMETER         ; add_sub_lcg  ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub2 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                              ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                              ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                              ;
; CBXI_PARAMETER         ; add_sub_lcg  ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub3 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                              ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                              ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                              ;
; CBXI_PARAMETER         ; add_sub_icg  ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub4 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                              ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                              ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                              ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                              ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                              ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                              ;
; USE_WYS                ; ON           ; Untyped                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                              ;
; CBXI_PARAMETER         ; add_sub_adj  ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub6 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                              ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                              ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                              ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                            ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                         ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                         ;
; USE_WYS                ; ON           ; Untyped                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_pdl  ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                          ;
; USE_WYS                ; ON           ; Untyped                                                                                                          ;
; STYLE                  ; FAST         ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                          ;
; USE_WYS                ; ON           ; Untyped                                                                                                          ;
; STYLE                  ; FAST         ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                       ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                       ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                       ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                       ;
; USE_WYS                ; ON           ; Untyped                                                                                                       ;
; STYLE                  ; FAST         ; Untyped                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_pdl  ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                        ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                        ;
; USE_WYS                ; ON           ; Untyped                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                        ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                        ;
; USE_WYS                ; ON           ; Untyped                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                    ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                    ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                             ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                    ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                    ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                    ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                    ;
; STYLE                  ; FAST         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_qrg  ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_34h  ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                              ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; cmpr_7rh     ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                     ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                  ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                  ;
; WIDTH          ; 12             ; Untyped                                                                                                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_akm ; Untyped                                                                                                                                  ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                         ;
; Entity Instance            ; ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                         ;
;     -- TAP_DISTANCE        ; 3                                                                                                                         ;
;     -- WIDTH               ; 12                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADDSUB:UADDSUB"                                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; dataa ; Input  ; Info     ; Stuck at GND                                                                        ;
; zero  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 257                         ;
; cycloneiii_ff         ; 480                         ;
;     CLR               ; 265                         ;
;     CLR SCLR          ; 7                           ;
;     CLR SLD           ; 35                          ;
;     ENA               ; 37                          ;
;     ENA CLR           ; 1                           ;
;     ENA CLR SCLR      ; 31                          ;
;     ENA SCLR SLD      ; 32                          ;
;     SCLR              ; 32                          ;
;     plain             ; 40                          ;
; cycloneiii_lcell_comb ; 920                         ;
;     arith             ; 187                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 128                         ;
;         3 data inputs ; 58                          ;
;     normal            ; 733                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 286                         ;
;         4 data inputs ; 352                         ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 11.30                       ;
; Average LUT depth     ; 4.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 27 23:00:48 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file oscill.vhd
    Info (12022): Found design unit 1: Oscill-BEH File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd Line: 21
    Info (12023): Found entity 1: Oscill File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file gen.vhd
    Info (12022): Found design unit 1: gen-BEH File: C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd Line: 19
    Info (12023): Found entity 1: gen File: C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-BEH File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd Line: 21
    Info (12023): Found entity 1: Timer File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: Main-BEH File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd Line: 17
    Info (12023): Found entity 1: Main File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file add.vhd
    Info (12022): Found design unit 1: add-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd Line: 52
    Info (12023): Found entity 1: ADD File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file shll.vhd
    Info (12022): Found design unit 1: shll-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd Line: 52
    Info (12023): Found entity 1: SHLL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file romserial.vhd
    Info (12022): Found design unit 1: ROMSERIAL-BEH File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd Line: 23
    Info (12023): Found entity 1: ROMSERIAL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rom1.vhd
    Info (12022): Found design unit 1: rom1-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd Line: 52
    Info (12023): Found entity 1: ROM1 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd Line: 53
    Info (12023): Found entity 1: PLL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file uartrx.vhd
    Info (12022): Found design unit 1: uartRX-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd Line: 25
    Info (12023): Found entity 1: uartRX File: C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd Line: 9
Info (12021): Found 4 design units, including 2 entities, in source file mul.vhd
    Info (12022): Found design unit 1: MUL_altfp_mult_tao-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd Line: 57
    Info (12022): Found design unit 2: mul-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd Line: 1451
    Info (12023): Found entity 1: MUL_altfp_mult_tao File: C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd Line: 46
    Info (12023): Found entity 2: MUL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd Line: 1439
Info (12021): Found 20 design units, including 10 entities, in source file conv_int_to_float.vhd
    Info (12022): Found design unit 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 59
    Info (12022): Found design unit 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 328
    Info (12022): Found design unit 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 353
    Info (12022): Found design unit 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 374
    Info (12022): Found design unit 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 436
    Info (12022): Found design unit 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 489
    Info (12022): Found design unit 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 557
    Info (12022): Found design unit 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 616
    Info (12022): Found design unit 9: CONV_INT_TO_FLOAT_altfp_convert_h1n-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 683
    Info (12022): Found design unit 10: conv_int_to_float-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 1084
    Info (12023): Found entity 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 47
    Info (12023): Found entity 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 320
    Info (12023): Found entity 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 344
    Info (12023): Found entity 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 366
    Info (12023): Found entity 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 427
    Info (12023): Found entity 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 481
    Info (12023): Found entity 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 548
    Info (12023): Found entity 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 608
    Info (12023): Found entity 9: CONV_INT_TO_FLOAT_altfp_convert_h1n File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 674
    Info (12023): Found entity 10: CONV_INT_TO_FLOAT File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 1074
Info (12021): Found 44 design units, including 22 entities, in source file addsub.vhd
    Info (12022): Found design unit 1: ADDSUB_altbarrel_shift_35e-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 59
    Info (12022): Found design unit 2: ADDSUB_altbarrel_shift_olb-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 314
    Info (12022): Found design unit 3: ADDSUB_altpriority_encoder_3e8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 557
    Info (12022): Found design unit 4: ADDSUB_altpriority_encoder_6e8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 579
    Info (12022): Found design unit 5: ADDSUB_altpriority_encoder_be8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 633
    Info (12022): Found design unit 6: ADDSUB_altpriority_encoder_3v7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 704
    Info (12022): Found design unit 7: ADDSUB_altpriority_encoder_6v7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 724
    Info (12022): Found design unit 8: ADDSUB_altpriority_encoder_bv7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 781
    Info (12022): Found design unit 9: ADDSUB_altpriority_encoder_r08-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 844
    Info (12022): Found design unit 10: ADDSUB_altpriority_encoder_rf8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 912
    Info (12022): Found design unit 11: ADDSUB_altpriority_encoder_qb6-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 971
    Info (12022): Found design unit 12: ADDSUB_altpriority_encoder_nh8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1055
    Info (12022): Found design unit 13: ADDSUB_altpriority_encoder_qh8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1081
    Info (12022): Found design unit 14: ADDSUB_altpriority_encoder_vh8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1135
    Info (12022): Found design unit 15: ADDSUB_altpriority_encoder_fj8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1195
    Info (12022): Found design unit 16: ADDSUB_altpriority_encoder_n28-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1270
    Info (12022): Found design unit 17: ADDSUB_altpriority_encoder_q28-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1294
    Info (12022): Found design unit 18: ADDSUB_altpriority_encoder_v28-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1351
    Info (12022): Found design unit 19: ADDSUB_altpriority_encoder_f48-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1414
    Info (12022): Found design unit 20: ADDSUB_altpriority_encoder_e48-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1477
    Info (12022): Found design unit 21: ADDSUB_altfp_add_sub_mal-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1548
    Info (12022): Found design unit 22: addsub-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4859
    Info (12023): Found entity 1: ADDSUB_altbarrel_shift_35e File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 47
    Info (12023): Found entity 2: ADDSUB_altbarrel_shift_olb File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 305
    Info (12023): Found entity 3: ADDSUB_altpriority_encoder_3e8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 548
    Info (12023): Found entity 4: ADDSUB_altpriority_encoder_6e8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 570
    Info (12023): Found entity 5: ADDSUB_altpriority_encoder_be8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 624
    Info (12023): Found entity 6: ADDSUB_altpriority_encoder_3v7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 696
    Info (12023): Found entity 7: ADDSUB_altpriority_encoder_6v7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 716
    Info (12023): Found entity 8: ADDSUB_altpriority_encoder_bv7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 773
    Info (12023): Found entity 9: ADDSUB_altpriority_encoder_r08 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 836
    Info (12023): Found entity 10: ADDSUB_altpriority_encoder_rf8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 903
    Info (12023): Found entity 11: ADDSUB_altpriority_encoder_qb6 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 963
    Info (12023): Found entity 12: ADDSUB_altpriority_encoder_nh8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1046
    Info (12023): Found entity 13: ADDSUB_altpriority_encoder_qh8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1072
    Info (12023): Found entity 14: ADDSUB_altpriority_encoder_vh8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1126
    Info (12023): Found entity 15: ADDSUB_altpriority_encoder_fj8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1186
    Info (12023): Found entity 16: ADDSUB_altpriority_encoder_n28 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1262
    Info (12023): Found entity 17: ADDSUB_altpriority_encoder_q28 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1286
    Info (12023): Found entity 18: ADDSUB_altpriority_encoder_v28 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1343
    Info (12023): Found entity 19: ADDSUB_altpriority_encoder_f48 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1406
    Info (12023): Found entity 20: ADDSUB_altpriority_encoder_e48 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1469
    Info (12023): Found entity 21: ADDSUB_altfp_add_sub_mal File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1535
    Info (12023): Found entity 22: ADDSUB File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4845
Info (12021): Found 2 design units, including 1 entities, in source file adsr.vhd
    Info (12022): Found design unit 1: ADSR-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 28
    Info (12023): Found entity 1: ADSR File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 8
Info (12021): Found 6 design units, including 3 entities, in source file conv_float_to_int.vhd
    Info (12022): Found design unit 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 59
    Info (12022): Found design unit 2: CONV_FLOAT_TO_INT_altfp_convert_h1n-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 405
    Info (12022): Found design unit 3: conv_float_to_int-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 1746
    Info (12023): Found entity 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 47
    Info (12023): Found entity 2: CONV_FLOAT_TO_INT_altfp_convert_h1n File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 396
    Info (12023): Found entity 3: CONV_FLOAT_TO_INT File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 1736
Info (12021): Found 1 design units, including 1 entities, in source file block.bdf
    Info (12023): Found entity 1: BLOCK
Info (12021): Found 2 design units, including 1 entities, in source file block1.vhd
    Info (12022): Found design unit 1: Block1-Syn File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd Line: 28
    Info (12023): Found entity 1: Block1 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file buttonproc.vhd
    Info (12022): Found design unit 1: BUTtonProc-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd Line: 34
    Info (12023): Found entity 1: ButtonProc File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd Line: 8
Info (12127): Elaborating entity "ADSR" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at ADSR.vhd(33): used explicit default value for signal "data1" because signal was never assigned a value File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 33
Info (12128): Elaborating entity "ADDSUB" for hierarchy "ADDSUB:UADDSUB" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 67
Info (12128): Elaborating entity "ADDSUB_altfp_add_sub_mal" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4882
Info (12128): Elaborating entity "ADDSUB_altbarrel_shift_35e" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4042
Info (12128): Elaborating entity "ADDSUB_altbarrel_shift_olb" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_olb:rbarrel_shift" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4052
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_qb6" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4059
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_r08" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 998
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_be8" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 881
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_6e8" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 655
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_3e8" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 601
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_bv7" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 887
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_6v7" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 808
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_3v7" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 751
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_rf8" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1013
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_e48" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4065
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_fj8" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1514
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_vh8" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1227
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_qh8" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1167
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_nh8" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1107
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_f48" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1520
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_v28" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1457
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_q28" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_q28:altpriority_encoder32" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1394
Info (12128): Elaborating entity "ADDSUB_altpriority_encoder_n28" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_q28:altpriority_encoder32|ADDSUB_altpriority_encoder_n28:altpriority_encoder34" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1331
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub1" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4598
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub1" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4598
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub1" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4598
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf
    Info (12023): Found entity 1: add_sub_lcg File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_lcg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_lcg" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub2" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4609
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub2" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4609
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub2" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4609
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub3" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4620
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub3" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4620
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub3" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4620
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf
    Info (12023): Found entity 1: add_sub_icg File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_icg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_icg" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub4" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4631
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub4" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4631
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub4" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4631
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf
    Info (12023): Found entity 1: add_sub_kbg File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_kbg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kbg" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4642
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4642
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4642
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_adj.tdf
    Info (12023): Found entity 1: add_sub_adj File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf Line: 25
Info (12128): Elaborating entity "add_sub_adj" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub6" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4658
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub6" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4658
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub6" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4658
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4679
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4679
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4679
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pdl.tdf
    Info (12023): Found entity 1: add_sub_pdl File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_pdl.tdf Line: 25
Info (12128): Elaborating entity "add_sub_pdl" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4697
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4697
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4697
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uuk.tdf
    Info (12023): Found entity 1: add_sub_uuk File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_uuk.tdf Line: 25
Info (12128): Elaborating entity "add_sub_uuk" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4714
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4714
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4714
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4759
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4759
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4759
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4776
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4776
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4776
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4803
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4803
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4803
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf
    Info (12023): Found entity 1: add_sub_qrg File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_qrg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qrg" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4815
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4815
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4815
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf
    Info (12023): Found entity 1: add_sub_34h File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_34h.tdf Line: 22
Info (12128): Elaborating entity "add_sub_34h" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_compare:trailing_zeros_limit_comparator" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4827
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_compare:trailing_zeros_limit_comparator" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4827
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter: File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4827
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf
    Info (12023): Found entity 1: cmpr_7rh File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_7rh.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7rh" for hierarchy "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "Timer" for hierarchy "Timer:UTIMER" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 68
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 12
Info (12130): Elaborated megafunction instantiation "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0"
Info (12133): Instantiated megafunction "ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf
    Info (12023): Found entity 1: shift_taps_akm File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/shift_taps_akm.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf
    Info (12023): Found entity 1: altsyncram_p861 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_p861.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_ogc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cntr_p8h.tdf Line: 25
Info (13000): Registers with preset signals will power-up high File: C:/Users/Evgeniy/Documents/GitHub/Diplom/db/shift_taps_akm.tdf Line: 41
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[0]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[1]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[2]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[3]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[4]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[5]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[6]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[7]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[8]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[9]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[10]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[11]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[12]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[13]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[14]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[15]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[16]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[17]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[18]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[19]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[20]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[21]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[22]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[23]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[24]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[25]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[26]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[27]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[28]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[29]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[30]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
    Warning (15610): No output dependent on input pin "SUSTAIN_LEVEL[31]" File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 20
Info (21057): Implemented 1305 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 224 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 1036 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 718 megabytes
    Info: Processing ended: Sat Apr 27 23:01:15 2019
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:53


