strict digraph "compose( ,  )" {
	node [label="\N"];
	"280:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe515b20110>",
		def_var="['cmd_active']",
		fillcolor=deepskyblue,
		label="280:AS
cmd_active = cmd_bits;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cmd_bits']"];
	"250:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe51573ce50>",
		def_var="['CMD1_dat']",
		fillcolor=deepskyblue,
		label="250:AS
CMD1_dat = (cmd == 4'b0001) & ((bit[5:0] == 6'b001000) | (bit[5:0] == 6'b010000) | (bit[5:0] == 6'b010001) | (bit[5:0] == \
6'b010010) | (bit[5:0] == 6'b010011) | (bit[5:0] == 6'b010100) | (bit[5:0] == 6'b010101) | (bit[5:0] == 6'b010110) | (bit[5:0] == \
6'b010111) | (bit[5:0] == 6'b011000));",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cmd', 'bit', 'bit', 'bit', 'bit', 'bit', 'bit', 'bit', 'bit', 'bit', 'bit']"];
	"268:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe51573ef10>",
		def_var="['data']",
		fillcolor=deepskyblue,
		label="268:AS
data = start_bit | cmd[0] & (bit[5:0] == 6'b000111) | cmd[1] & (bit[5:0] == 6'b000110) | cmd[2] & (bit[5:0] == 6'b000101) | \
cmd[3] & (bit[5:0] == 6'b000100) | CMD1_dat | arg16_bit & ((cmd == 4'b0011) | (cmd == 4'b0111)) | crc_bit | stop_bit;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['start_bit', 'cmd', 'bit', 'cmd', 'bit', 'cmd', 'bit', 'cmd', 'bit', 'CMD1_dat', 'arg16_bit', 'cmd', 'cmd', 'crc_bit', 'stop_bit']"];
	"250:AS" -> "268:AS";
	"181:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe515e7ddd0>",
		def_var="['start_bit']",
		fillcolor=deepskyblue,
		label="181:AS
start_bit = bit[7:0] == 8'b00000001;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['bit']"];
	"181:AS" -> "268:AS";
	"203:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe51573fb90>",
		def_var="['crc_bit']",
		fillcolor=deepskyblue,
		label="203:AS
crc_bit = (bit[5:0] == 6'b101000) & ((cmd == 4'b0000) | (cmd == 4'b0001) | (cmd == 4'b0111)) | (bit[5:0] == 6'b101001) & ((\
cmd == 4'b0010) | (cmd == 4'b0011) | (cmd == 4'b0111) | (cmd == 4'b1011)) | (bit[5:0] == 6'b101010) & ((cmd == 4'b0001) | (cmd == \
4'b0011) | (cmd == 4'b1011)) | (bit[5:0] == 6'b101011) & ((cmd == 4'b0000) | (cmd == 4'b0011) | (cmd == 4'b0111) | (cmd == 4'b1011)) | (\
bit[5:0] == 6'b101100) & ((cmd == 4'b0001) | (cmd == 4'b0010) | (cmd == 4'b0011) | (cmd == 4'b0111)) | (bit[5:0] == 6'b101101) & ((\
cmd == 4'b0000) | (cmd == 4'b0001) | (cmd == 4'b0010) | (cmd == 4'b0011) | (cmd == 4'b0111) | (cmd == 4'b1011)) | (bit[5:0] == 6'\
b101110) & ((cmd == 4'b0001) | (cmd == 4'b0011) | (cmd == 4'b1011));",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['bit', 'cmd', 'cmd', 'cmd', 'bit', 'cmd', 'cmd', 'cmd', 'cmd', 'bit', 'cmd', 'cmd', 'cmd', 'bit', 'cmd', 'cmd', 'cmd', 'cmd', '\
bit', 'cmd', 'cmd', 'cmd', 'cmd', 'bit', 'cmd', 'cmd', 'cmd', 'cmd', 'cmd', 'cmd', 'bit', 'cmd', 'cmd', 'cmd']"];
	"203:AS" -> "268:AS";
	"187:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe5159e73d0>",
		def_var="['stop_bit']",
		fillcolor=deepskyblue,
		label="187:AS
stop_bit = bit[7:0] == 8'b00101111;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['bit']"];
	"187:AS" -> "268:AS";
	"177:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe515b30890>",
		def_var="['cmd_bits']",
		fillcolor=deepskyblue,
		label="177:AS
cmd_bits = (bit[7:6] == 2'b00) & (bit[5:4] != 2'b11) & (cmd[3:2] != 2'b11);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['bit', 'bit', 'cmd']"];
	"177:AS" -> "280:AS";
	"183:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe515b64650>",
		def_var="['arg16_bit']",
		fillcolor=deepskyblue,
		label="183:AS
arg16_bit = bit[7:0] == 8'b00010111;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['bit']"];
	"183:AS" -> "268:AS";
}
