platform=xilinx_u280_xdma_201920_3
debug=1
save-temps=1
#profile_kernel=data:all:all:all

[connectivity]
#-----------------------------------------------------------------------------------------------------
#CREATING MULTIPLE INSTANCES OF A KERNEL:
# nk=<kernel name>:<number>:<cu_name>.<cu_name>...
# Where:
#   - <kernel_name> Specifies the name of the kernel to instantiate multiple times.
#
#   - <number> The number of kernel instances, or CUs, to implement in hardware.
#
#   - <cu_name>.<cu_name>... Specifies the instance names for the specified number of instances.
#     This is optional, and the CU name will default to kernel_1 when it is not specified.
# CODE:

#nk=k_conv2D:2:k_conv2D_1.k_conv2D_2
nk=krnl_axi:32

#----------------------------------------------------------------------------------------------------
#ASSIGNING COMPUTE UNITS to SLRs
# slr=<compute_unit_name>:<slr_ID>
# where:
#   - <compute_unit_name> is an instance name of the CU as determined by the connectivity.nk option,
#     described in Creating Multiple Instances of a Kernel, or is simply <kernel_name>_1 if multiple
#     CUs are not specified.
#
#   - <slr_ID> is the SLR number to which the CU is assigned, in the form SLR0, SLR1,...
# CODE:

slr=krnl_axi_1:SLR0
slr=krnl_axi_2:SLR0
slr=krnl_axi_3:SLR0
slr=krnl_axi_4:SLR0
slr=krnl_axi_5:SLR0
slr=krnl_axi_6:SLR0
slr=krnl_axi_7:SLR0
slr=krnl_axi_8:SLR0
slr=krnl_axi_9:SLR0
slr=krnl_axi_10:SLR0
slr=krnl_axi_11:SLR0
slr=krnl_axi_12:SLR0
slr=krnl_axi_13:SLR0
slr=krnl_axi_14:SLR0
slr=krnl_axi_15:SLR0
slr=krnl_axi_16:SLR0
slr=krnl_axi_17:SLR0
slr=krnl_axi_18:SLR0
slr=krnl_axi_19:SLR0
slr=krnl_axi_20:SLR0
slr=krnl_axi_21:SLR0
slr=krnl_axi_22:SLR0
slr=krnl_axi_23:SLR0
slr=krnl_axi_24:SLR0
slr=krnl_axi_25:SLR0
slr=krnl_axi_26:SLR0
slr=krnl_axi_27:SLR0
slr=krnl_axi_28:SLR0
slr=krnl_axi_29:SLR0
slr=krnl_axi_30:SLR0
slr=krnl_axi_31:SLR0
slr=krnl_axi_32:SLR0

#----------------------------------------------------------------------------------------------------
#MAPPING KERNEL PORTS TO GLOBAL MEMORY
# ALVEO U200 has: SLR0 --> DDR[0] ; SLR1 --> DDR[1] and DDR[2] ; SLR2 --> DDR[3]
# sp=<compute_unit_name>.<interface_name>:<bank name>
# Where:
#   - <compute_unit_name> is an instance name of the CU as determined by the connectivity.nk option,
#     described in Creating Multiple Instances of a Kernel, or is simply <kernel_name>_1 if multiple
#     CUs are not specified.
#
#   - <interface_name> is the name of the kernel port as defined by the HLS INTERFACE pragma, including
#     m_axi_ and the bundle name.
#
#     *TIP: If the port is not specified as part of a bundle, then the <interface_name> is simply
#     the specified port name, without the m_axi_ prefix.
#
#   - <bank_name> is denoted as DDR[0], DDR[1], DDR[2], and DDR[3] for a platform with four DDR banks.
#     Some platforms also provide support for PLRAM, HBM, HP or MIG memory, in which case you would use
#     PLRAM[0], HBM[0], HP[0] or MIG[0]. You can use the platforminfo utility to get information on the
#     global memory banks available in a specified platform. Refer to platforminfo Utility for more information.

sp=krnl_axi_1.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_2.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_3.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_4.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_5.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_6.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_7.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_8.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_9.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_10.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_11.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_12.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_13.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_14.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_15.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_16.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_17.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_18.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_19.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_20.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_21.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_22.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_23.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_24.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_25.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_26.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_27.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_28.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_29.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_30.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_31.m_axi_gmem0:HBM[0:31]

sp=krnl_axi_32.m_axi_gmem0:HBM[0:31]

