
*** Running vivado
    with args -log platform_sbs_fixedpoint_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source platform_sbs_fixedpoint_0_0.tcl


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source platform_sbs_fixedpoint_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nevarez/work/vivado/hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top platform_sbs_fixedpoint_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23179 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1810.715 ; gain = 154.684 ; free physical = 1563 ; free virtual = 22136
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'platform_sbs_fixedpoint_0_0' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ip/platform_sbs_fixedpoint_0_0/synth/platform_sbs_fixedpoint_0_0.vhd:99]
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:12' bound to instance 'U0' of component 'sbs_fixedpoint' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ip/platform_sbs_fixedpoint_0_0/synth/platform_sbs_fixedpoint_0_0.vhd:204]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:58]
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:261]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:497]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:499]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:504]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:510]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:517]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:526]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:583]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:586]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:590]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:597]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:618]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:623]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:661]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:667]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:670]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:717]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:761]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:763]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_state_vector_V' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_state_vector_V.vhd:102' bound to instance 'state_vector_V_U' of component 'sbs_fixedpoint_state_vector_V' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:993]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_state_vector_V' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_state_vector_V.vhd:122]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_state_vector_V_ram' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_state_vector_V.vhd:10' bound to instance 'sbs_fixedpoint_state_vector_V_ram_U' of component 'sbs_fixedpoint_state_vector_V_ram' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_state_vector_V.vhd:141]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_state_vector_V_ram' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_state_vector_V.vhd:33]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_state_vector_V_ram' (1#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_state_vector_V.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_state_vector_V' (2#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_state_vector_V.vhd:122]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 3600 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_spike_matrix' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_spike_matrix.vhd:72' bound to instance 'spike_matrix_U' of component 'sbs_fixedpoint_spike_matrix' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_spike_matrix' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_spike_matrix.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 3600 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_spike_matrix_ram' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_spike_matrix.vhd:10' bound to instance 'sbs_fixedpoint_spike_matrix_ram_U' of component 'sbs_fixedpoint_spike_matrix_ram' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_spike_matrix.vhd:101]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_spike_matrix_ram' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_spike_matrix.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_spike_matrix_ram' (3#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_spike_matrix.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_spike_matrix' (4#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_spike_matrix.vhd:87]
	Parameter DataWidth bound to: 42 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_temp_data_V' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_temp_data_V.vhd:72' bound to instance 'temp_data_V_U' of component 'sbs_fixedpoint_temp_data_V' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:1026]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_temp_data_V' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_temp_data_V.vhd:87]
	Parameter DataWidth bound to: 42 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_temp_data_V_ram' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_temp_data_V.vhd:10' bound to instance 'sbs_fixedpoint_temp_data_V_ram_U' of component 'sbs_fixedpoint_temp_data_V_ram' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_temp_data_V.vhd:101]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_temp_data_V_ram' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_temp_data_V.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 42 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_temp_data_V_ram' (5#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_temp_data_V.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_temp_data_V' (6#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_temp_data_V.vhd:87]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_CRTL_BUS_s_axi' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_CRTL_BUS_s_axi.vhd:9' bound to instance 'sbs_fixedpoint_CRTL_BUS_s_axi_U' of component 'sbs_fixedpoint_CRTL_BUS_s_axi' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:1040]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_CRTL_BUS_s_axi' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_CRTL_BUS_s_axi.vhd:79]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_CRTL_BUS_s_axi' (7#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_CRTL_BUS_s_axi.vhd:79]
INFO: [Synth 8-3491] module 'wide_div' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/wide_div.vhd:12' bound to instance 'grp_wide_div_fu_397' of component 'wide_div' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:1075]
INFO: [Synth 8-638] synthesizing module 'wide_div' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/wide_div.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 67 - type: integer 
	Parameter din0_WIDTH bound to: 63 - type: integer 
	Parameter din1_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:166' bound to instance 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1' of component 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/wide_div.vhd:126]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 67 - type: integer 
	Parameter din0_WIDTH bound to: 63 - type: integer 
	Parameter din1_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
	Parameter in0_WIDTH bound to: 63 - type: integer 
	Parameter in1_WIDTH bound to: 42 - type: integer 
	Parameter out_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:85' bound to instance 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U' of component 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:203]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:100]
	Parameter in0_WIDTH bound to: 63 - type: integer 
	Parameter in1_WIDTH bound to: 42 - type: integer 
	Parameter out_WIDTH bound to: 63 - type: integer 
	Parameter in0_WIDTH bound to: 63 - type: integer 
	Parameter in1_WIDTH bound to: 42 - type: integer 
	Parameter out_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:9' bound to instance 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0' of component 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:123]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:32]
	Parameter in0_WIDTH bound to: 63 - type: integer 
	Parameter in1_WIDTH bound to: 42 - type: integer 
	Parameter out_WIDTH bound to: 63 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element run_proc[62].divisor_tmp_reg[63] was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u' (8#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div' (9#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_udiv_63ns_42ns_63_67_0' (10#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'wide_div' (11#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/wide_div.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 21 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_mul_21ns_21ns_42_6_1' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:55' bound to instance 'sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5' of component 'sbs_fixedpoint_mul_21ns_21ns_42_6_1' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:1084]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_mul_21ns_21ns_42_6_1' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:71]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 21 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:9' bound to instance 'sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U' of component 'sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0' (12#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_mul_21ns_21ns_42_6_1' (13#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:71]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 63 - type: integer 
	Parameter din1_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_mul_63s_42ns_63_7_1' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:57' bound to instance 'sbs_fixedpoint_mul_63s_42ns_63_7_1_U6' of component 'sbs_fixedpoint_mul_63s_42ns_63_7_1' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_mul_63s_42ns_63_7_1' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:73]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 63 - type: integer 
	Parameter din1_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:9' bound to instance 'sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U' of component 'sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1' (14#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_mul_63s_42ns_63_7_1' (15#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:73]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 43 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_mul_43ns_21ns_63_7_1' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:57' bound to instance 'sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7' of component 'sbs_fixedpoint_mul_43ns_21ns_63_7_1' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:1114]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_mul_43ns_21ns_63_7_1' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:73]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 43 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:9' bound to instance 'sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U' of component 'sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2' (16#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_mul_43ns_21ns_63_7_1' (17#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:73]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1.vhd:49' bound to instance 'sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_U8' of component 'sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:1129]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-3491] module 'sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0' declared at '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1.vhd:6' bound to instance 'sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0_U' of component 'sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0' [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0' (18#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1' (19#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'sbs_fixedpoint' (20#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'platform_sbs_fixedpoint_0_0' (21#1) [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ip/platform_sbs_fixedpoint_0_0/synth/platform_sbs_fixedpoint_0_0.vhd:99]
WARNING: [Synth 8-3331] design sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design sbs_fixedpoint_mul_43ns_21ns_63_7_1 has unconnected port reset
WARNING: [Synth 8-3331] design sbs_fixedpoint_mul_63s_42ns_63_7_1 has unconnected port reset
WARNING: [Synth 8-3331] design sbs_fixedpoint_mul_21ns_21ns_42_6_1 has unconnected port reset
WARNING: [Synth 8-3331] design sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u has unconnected port reset
WARNING: [Synth 8-3331] design sbs_fixedpoint_temp_data_V has unconnected port reset
WARNING: [Synth 8-3331] design sbs_fixedpoint_spike_matrix has unconnected port reset
WARNING: [Synth 8-3331] design sbs_fixedpoint_state_vector_V has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.434 ; gain = 230.402 ; free physical = 1543 ; free virtual = 22121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1906.246 ; gain = 250.215 ; free physical = 1470 ; free virtual = 22058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1906.246 ; gain = 250.215 ; free physical = 1470 ; free virtual = 22058
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ip/platform_sbs_fixedpoint_0_0/constraints/sbs_fixedpoint_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ip/platform_sbs_fixedpoint_0_0/constraints/sbs_fixedpoint_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.runs/platform_sbs_fixedpoint_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.runs/platform_sbs_fixedpoint_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2107.738 ; gain = 0.000 ; free physical = 1251 ; free virtual = 21844
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2118.645 ; gain = 10.906 ; free physical = 1239 ; free virtual = 21832
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2118.645 ; gain = 462.613 ; free physical = 1399 ; free virtual = 22012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2118.645 ; gain = 462.613 ; free physical = 1399 ; free virtual = 22012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.runs/platform_sbs_fixedpoint_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2118.645 ; gain = 462.613 ; free physical = 1399 ; free virtual = 22012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sbs_fixedpoint_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sbs_fixedpoint_CRTL_BUS_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[61].remd_tmp_reg[62]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[60].remd_tmp_reg[61]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[59].remd_tmp_reg[60]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[58].remd_tmp_reg[59]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[57].remd_tmp_reg[58]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[56].remd_tmp_reg[57]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[55].remd_tmp_reg[56]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[54].remd_tmp_reg[55]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[53].remd_tmp_reg[54]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[52].remd_tmp_reg[53]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[51].remd_tmp_reg[52]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[50].remd_tmp_reg[51]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[49].remd_tmp_reg[50]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[48].remd_tmp_reg[49]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[47].remd_tmp_reg[48]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[46].remd_tmp_reg[47]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[45].remd_tmp_reg[46]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[44].remd_tmp_reg[45]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[43].remd_tmp_reg[44]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[42].remd_tmp_reg[43]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[41].remd_tmp_reg[42]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[40].remd_tmp_reg[41]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[39].remd_tmp_reg[40]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[38].remd_tmp_reg[39]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[37].remd_tmp_reg[38]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[36].remd_tmp_reg[37]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[35].remd_tmp_reg[36]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[34].remd_tmp_reg[35]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[33].remd_tmp_reg[34]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[32].remd_tmp_reg[33]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[31].remd_tmp_reg[32]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '63' to '62' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_udiv_63ns_42ns_63_67_0.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element buff1_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:45]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "sbs_fixedpoint_state_vector_V_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sbs_fixedpoint_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'sbs_fixedpoint_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2118.645 ; gain = 462.613 ; free physical = 1093 ; free virtual = 21670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 63    
	   2 Input     43 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 3     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              152 Bit    Registers := 1     
	               64 Bit    Registers := 7     
	               63 Bit    Registers := 85    
	               62 Bit    Registers := 62    
	               48 Bit    Registers := 1     
	               43 Bit    Registers := 2     
	               42 Bit    Registers := 76    
	               37 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 25    
	               21 Bit    Registers := 10    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 17    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 102   
+---Multipliers : 
	                43x63  Multipliers := 1     
	                21x43  Multipliers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
	              42K Bit         RAMs := 1     
	              21K Bit         RAMs := 1     
+---Muxes : 
	   3 Input    152 Bit        Muxes := 1     
	   2 Input    152 Bit        Muxes := 1     
	 153 Input    152 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 1     
	   3 Input    150 Bit        Muxes := 1     
	   2 Input    149 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	   3 Input    148 Bit        Muxes := 1     
	   3 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   3 Input     75 Bit        Muxes := 2     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 3     
	   2 Input     62 Bit        Muxes := 62    
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 8     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 24    
	   3 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 47    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sbs_fixedpoint_state_vector_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module sbs_fixedpoint_spike_matrix_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             112K Bit         RAMs := 1     
Module sbs_fixedpoint_temp_data_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
+---RAMs : 
	              42K Bit         RAMs := 1     
Module sbs_fixedpoint_CRTL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 63    
+---Registers : 
	               63 Bit    Registers := 66    
	               62 Bit    Registers := 62    
	               42 Bit    Registers := 63    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 62    
Module sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 3     
	               42 Bit    Registers := 1     
Module wide_div 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               42 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
Module sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 6     
	               42 Bit    Registers := 1     
+---Multipliers : 
	                43x63  Multipliers := 1     
Module sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 5     
	               43 Bit    Registers := 1     
	               21 Bit    Registers := 1     
+---Multipliers : 
	                21x43  Multipliers := 1     
Module sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sbs_fixedpoint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 3     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	              152 Bit    Registers := 1     
	               64 Bit    Registers := 7     
	               63 Bit    Registers := 3     
	               43 Bit    Registers := 1     
	               42 Bit    Registers := 9     
	               37 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 19    
	               21 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 17    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 93    
+---Muxes : 
	   3 Input    152 Bit        Muxes := 1     
	   2 Input    152 Bit        Muxes := 1     
	 153 Input    152 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 1     
	   3 Input    150 Bit        Muxes := 1     
	   2 Input    149 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	   3 Input    148 Bit        Muxes := 1     
	   3 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   3 Input     75 Bit        Muxes := 2     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 24    
	   3 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 46    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_21ns_21ns_42_6_1.vhd:35]
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 12 [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_63s_42ns_63_7_1.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff0_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff1_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff1_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg was removed.  [/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.srcs/sources_1/bd/platform/ipshared/4e38/hdl/vhdl/sbs_fixedpoint_mul_43ns_21ns_63_7_1.vhd:47]
DSP Report: Generating DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg.
DSP Report: operator sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg.
DSP Report: operator sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg.
DSP Report: operator sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg.
DSP Report: operator sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5/sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP mul_ln699_1_reg_1147_reg, operation Mode is: (A''*B'')'.
DSP Report: register r_V_1_reg_1112_pp1_iter1_reg_reg is absorbed into DSP mul_ln699_1_reg_1147_reg.
DSP Report: register sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_U8/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln699_1_reg_1147_reg.
DSP Report: register state_vector_V_load_2_reg_1132_reg is absorbed into DSP mul_ln699_1_reg_1147_reg.
DSP Report: register sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_U8/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln699_1_reg_1147_reg.
DSP Report: register mul_ln699_1_reg_1147_reg is absorbed into DSP mul_ln699_1_reg_1147_reg.
DSP Report: register sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_U8/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln699_1_reg_1147_reg.
DSP Report: operator sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_U8/sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_DSP48_0_U/p_cvt is absorbed into DSP mul_ln699_1_reg_1147_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: operator sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg.
DSP Report: operator sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg.
DSP Report: operator sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff0_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg.
DSP Report: operator sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg.
DSP Report: operator sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff1_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff2_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg.
DSP Report: register sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff3_reg is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg.
DSP Report: operator sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg.
DSP Report: operator sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/tmp_product is absorbed into DSP sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff4_reg.
WARNING: [Synth 8-3331] design sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u has unconnected port reset
INFO: [Synth 8-3971] The signal "U0/state_vector_V_U/sbs_fixedpoint_state_vector_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[0]' (FDE) to 'U0/epsilon_read_reg_967_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[1]' (FDE) to 'U0/epsilon_read_reg_967_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[2]' (FDE) to 'U0/epsilon_read_reg_967_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[3]' (FDE) to 'U0/epsilon_read_reg_967_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[4]' (FDE) to 'U0/epsilon_read_reg_967_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[5]' (FDE) to 'U0/epsilon_read_reg_967_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[6]' (FDE) to 'U0/epsilon_read_reg_967_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[7]' (FDE) to 'U0/epsilon_read_reg_967_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[8]' (FDE) to 'U0/epsilon_read_reg_967_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[9]' (FDE) to 'U0/epsilon_read_reg_967_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[10]' (FDE) to 'U0/epsilon_read_reg_967_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[11]' (FDE) to 'U0/epsilon_read_reg_967_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[12]' (FDE) to 'U0/epsilon_read_reg_967_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[13]' (FDE) to 'U0/epsilon_read_reg_967_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[14]' (FDE) to 'U0/epsilon_read_reg_967_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[15]' (FDE) to 'U0/epsilon_read_reg_967_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[16]' (FDE) to 'U0/epsilon_read_reg_967_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[17]' (FDE) to 'U0/epsilon_read_reg_967_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[18]' (FDE) to 'U0/epsilon_read_reg_967_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[19]' (FDE) to 'U0/epsilon_read_reg_967_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln1503_reg_994_reg[20]' (FDE) to 'U0/epsilon_read_reg_967_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[0]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[0]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[1]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[2]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[3]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[4]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[5]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[6]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[7]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[8]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[9]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[10]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[11]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[12]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[13]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[14]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[15]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[16]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[17]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[18]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[19]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/dividend_V_int_reg_reg[20] )
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[21]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[22]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[23]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[24]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[25]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[26]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[27]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[28]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[29]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[30]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[31]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[32]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[33]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[34]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[35]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[36]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[37]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[38]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[39]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[40]' (FDE) to 'U0/grp_wide_div_fu_397/dividend_V_int_reg_reg[41]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[1]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[2]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[3]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[4]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[5]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[6]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[7]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[8]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[9]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[10]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[11]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[12]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[13]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[14]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[15]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[16]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[17]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[18]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[19]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[21]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[22]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[23]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[24]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[25]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[26]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[27]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[28]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[29]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[30]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[31]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[32]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[33]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[34]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[35]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[36]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[37]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[38]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[39]' (FDE) to 'U0/grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[40]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\remd_tmp_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7/sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U/buff0_reg[9]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/dividend0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[0].remd_tmp_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\dividend_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 /\run_proc[1].remd_tmp_reg[2][56] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_CRTL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_CRTL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[47]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[46]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[45]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[44]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[43]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[42]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[41]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[40]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[39]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[38]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[37]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[36]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[35]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[34]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[33]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[32]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[31]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[30]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[29]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[28]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[27]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[26]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[25]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[24]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[23]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[22]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[21]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[20]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[19]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[18]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[17]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[16]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[15]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[14]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[13]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[12]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[11]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[10]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[9]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[8]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[7]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[6]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[5]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[4]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[3]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[2]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[1]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff3_reg[0]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[47]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[46]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[45]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[44]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[43]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[42]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[41]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[40]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[39]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[38]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[37]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[36]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[35]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[34]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[33]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[32]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[31]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[30]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[29]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[28]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[27]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[26]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[25]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[24]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[23]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[22]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[21]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[20]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[19]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[18]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff1_reg[17]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[47]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[46]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[45]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[44]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[43]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[42]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[41]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[40]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[39]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[38]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[37]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[36]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[35]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[34]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[33]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[32]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[31]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[30]) is unused and will be removed from module sbs_fixedpoint.
WARNING: [Synth 8-3332] Sequential element (sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff2_reg[29]) is unused and will be removed from module sbs_fixedpoint.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2118.645 ; gain = 462.613 ; free physical = 1692 ; free virtual = 22324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sbs_fixedpoint_state_vector_V_ram: | ram_reg    | 1 K x 21(WRITE_FIRST)  | W | R | 1 K x 21(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|sbs_fixedpoint_spike_matrix_ram:   | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|sbs_fixedpoint_temp_data_V_ram:    | ram_reg    | 1 K x 42(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 1      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0 | (A''*B'')'            | 22     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (PCIN>>17)+(A''*B'')' | 22     | 5      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (A''*B'')'            | 21     | 16     | -      | -      | 37     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (A''*B'')'            | 18     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (PCIN>>17)+(A''*B'')' | 12     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|sbs_fixedpoint                              | (PCIN>>17)+(A''*B'')' | 18     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|sbs_fixedpoint                              | (PCIN+(A''*B'')')'    | 18     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (PCIN>>17)+(A''*B'')' | 18     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|sbs_fixedpoint                              | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|sbs_fixedpoint                              | (PCIN>>17)+(A''*B'')' | 18     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (A''*B'')'            | 22     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (PCIN>>17)+(A''*B'')' | 22     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sbs_fixedpoint                              | (PCIN>>17)+(A''*B'')' | 22     | 10     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/i_0/state_vector_V_U/sbs_fixedpoint_state_vector_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_0/state_vector_V_U/sbs_fixedpoint_state_vector_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_2/spike_matrix_U/sbs_fixedpoint_spike_matrix_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_2/spike_matrix_U/sbs_fixedpoint_spike_matrix_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_2/spike_matrix_U/sbs_fixedpoint_spike_matrix_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_2/spike_matrix_U/sbs_fixedpoint_spike_matrix_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_3/temp_data_V_U/sbs_fixedpoint_temp_data_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_3/temp_data_V_U/sbs_fixedpoint_temp_data_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 2118.645 ; gain = 462.613 ; free physical = 726 ; free virtual = 21359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 2140.223 ; gain = 484.191 ; free physical = 832 ; free virtual = 21493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sbs_fixedpoint_state_vector_V_ram: | ram_reg    | 1 K x 21(WRITE_FIRST)  | W | R | 1 K x 21(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|sbs_fixedpoint_spike_matrix_ram:   | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|sbs_fixedpoint_temp_data_V_ram:    | ram_reg    | 1 K x 42(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 1      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/state_vector_V_U/sbs_fixedpoint_state_vector_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/state_vector_V_U/sbs_fixedpoint_state_vector_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/spike_matrix_U/sbs_fixedpoint_spike_matrix_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/spike_matrix_U/sbs_fixedpoint_spike_matrix_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/spike_matrix_U/sbs_fixedpoint_spike_matrix_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/spike_matrix_U/sbs_fixedpoint_spike_matrix_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/temp_data_V_U/sbs_fixedpoint_temp_data_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/temp_data_V_U/sbs_fixedpoint_temp_data_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 2155.535 ; gain = 499.504 ; free physical = 292 ; free virtual = 20933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2155.535 ; gain = 499.504 ; free physical = 172 ; free virtual = 20818
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 2155.535 ; gain = 499.504 ; free physical = 161 ; free virtual = 20814
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2155.535 ; gain = 499.504 ; free physical = 162 ; free virtual = 20747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2155.535 ; gain = 499.504 ; free physical = 162 ; free virtual = 20747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2159.504 ; gain = 503.473 ; free physical = 239 ; free virtual = 20805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2159.504 ; gain = 503.473 ; free physical = 256 ; free virtual = 20822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[0].dividend_tmp_reg[1][62]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[1].dividend_tmp_reg[2][62]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[2].dividend_tmp_reg[3][62]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[3].dividend_tmp_reg[4][62]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[4].dividend_tmp_reg[5][62]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[5].dividend_tmp_reg[6][62]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[6].dividend_tmp_reg[7][62]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[7].dividend_tmp_reg[8][62]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[8].dividend_tmp_reg[9][62]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[9].dividend_tmp_reg[10][62]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[10].dividend_tmp_reg[11][62] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[11].dividend_tmp_reg[12][62] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[12].dividend_tmp_reg[13][62] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[13].dividend_tmp_reg[14][62] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[14].dividend_tmp_reg[15][62] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[15].dividend_tmp_reg[16][62] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[16].dividend_tmp_reg[17][62] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[17].dividend_tmp_reg[18][62] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[18].dividend_tmp_reg[19][62] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[19].dividend_tmp_reg[20][62] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0/run_proc[20].dividend_tmp_reg[21][62] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[62]                                                                        | 64     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[61]                                                                        | 63     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[60]                                                                        | 62     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[59]                                                                        | 61     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[58]                                                                        | 60     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[57]                                                                        | 59     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[56]                                                                        | 58     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[55]                                                                        | 57     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[54]                                                                        | 56     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[53]                                                                        | 55     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[52]                                                                        | 54     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[51]                                                                        | 53     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[50]                                                                        | 52     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[49]                                                                        | 51     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[48]                                                                        | 50     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[47]                                                                        | 49     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[46]                                                                        | 48     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[45]                                                                        | 47     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[44]                                                                        | 46     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[43]                                                                        | 45     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[42]                                                                        | 44     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[41]                                                                        | 43     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[40]                                                                        | 42     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[39]                                                                        | 41     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[38]                                                                        | 40     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[37]                                                                        | 39     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[36]                                                                        | 38     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[35]                                                                        | 37     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[34]                                                                        | 36     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[33]                                                                        | 35     | 1     | NO           | YES                | YES               | 0      | 2       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[32]                                                                        | 34     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[31]                                                                        | 33     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[30]                                                                        | 32     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[29]                                                                        | 31     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[28]                                                                        | 30     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[27]                                                                        | 29     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[26]                                                                        | 28     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[25]                                                                        | 27     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[24]                                                                        | 26     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[23]                                                                        | 25     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[22]                                                                        | 24     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[21]                                                                        | 23     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[20]                                                                        | 22     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[19]                                                                        | 21     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[18]                                                                        | 20     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[17]                                                                        | 19     | 1     | NO           | YES                | YES               | 0      | 1       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[16]                                                                        | 18     | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[15]                                                                        | 17     | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[14]                                                                        | 16     | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[13]                                                                        | 15     | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[12]                                                                        | 14     | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[11]                                                                        | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[10]                                                                        | 12     | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[9]                                                                         | 11     | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[8]                                                                         | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[7]                                                                         | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[6]                                                                         | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[5]                                                                         | 7      | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[4]                                                                         | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[3]                                                                         | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | grp_wide_div_fu_397/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1/sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U/quot_reg[2]                                                                         | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|sbs_fixedpoint | zext_ln97_reg_1082_pp1_iter3_reg_reg[9]                                                                                                                                                      | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|sbs_fixedpoint | icmp_ln115_reg_1187_pp2_iter7_reg_reg[0]                                                                                                                                                     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | state_vector_V_addr_4_reg_1201_pp2_iter6_reg_reg[9]                                                                                                                                          | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|sbs_fixedpoint | state_vector_V_addr_4_reg_1201_pp2_iter16_reg_reg[9]                                                                                                                                         | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|sbs_fixedpoint | icmp_ln115_reg_1187_pp2_iter15_reg_reg[0]                                                                                                                                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | sbs_fixedpoint_mul_63s_42ns_63_7_1_U6/sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U/buff4_reg[32]                                                                                             | 3      | 12    | NO           | YES                | NO                | 12     | 0       | 
|sbs_fixedpoint | ap_enable_reg_pp2_iter7_reg                                                                                                                                                                  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sbs_fixedpoint | ap_enable_reg_pp2_iter16_reg                                                                                                                                                                 | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1128|
|2     |DSP48E1    |     8|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     2|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     1|
|8     |LUT1       |  1251|
|9     |LUT2       |  2790|
|10    |LUT3       |  3989|
|11    |LUT4       |   307|
|12    |LUT5       |   145|
|13    |LUT6       |   267|
|14    |RAMB18E1   |     1|
|15    |RAMB36E1   |     1|
|16    |RAMB36E1_1 |     4|
|17    |RAMB36E1_2 |     1|
|18    |SRL16E     |    76|
|19    |SRLC32E    |    82|
|20    |FDRE       |  8788|
|21    |FDSE       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                |Module                                      |Cells |
+------+--------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                     |                                            | 18846|
|2     |  U0                                                    |sbs_fixedpoint                              | 18846|
|3     |    grp_wide_div_fu_397                                 |wide_div                                    | 15134|
|4     |      sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1          |sbs_fixedpoint_udiv_63ns_42ns_63_67_0       | 14890|
|5     |        sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_U     |sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div   | 14890|
|6     |          sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u_0 |sbs_fixedpoint_udiv_63ns_42ns_63_67_0_div_u | 14784|
|7     |    sbs_fixedpoint_CRTL_BUS_s_axi_U                     |sbs_fixedpoint_CRTL_BUS_s_axi               |   399|
|8     |    sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5              |sbs_fixedpoint_mul_21ns_21ns_42_6_1         |    24|
|9     |      sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0_U     |sbs_fixedpoint_mul_21ns_21ns_42_6_1_MulnS_0 |    24|
|10    |    sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7              |sbs_fixedpoint_mul_43ns_21ns_63_7_1         |    38|
|11    |      sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2_U     |sbs_fixedpoint_mul_43ns_21ns_63_7_1_MulnS_2 |    38|
|12    |    sbs_fixedpoint_mul_63s_42ns_63_7_1_U6               |sbs_fixedpoint_mul_63s_42ns_63_7_1          |   200|
|13    |      sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1_U      |sbs_fixedpoint_mul_63s_42ns_63_7_1_MulnS_1  |   200|
|14    |    spike_matrix_U                                      |sbs_fixedpoint_spike_matrix                 |    56|
|15    |      sbs_fixedpoint_spike_matrix_ram_U                 |sbs_fixedpoint_spike_matrix_ram             |    56|
|16    |    state_vector_V_U                                    |sbs_fixedpoint_state_vector_V               |    60|
|17    |      sbs_fixedpoint_state_vector_V_ram_U               |sbs_fixedpoint_state_vector_V_ram           |    60|
|18    |    temp_data_V_U                                       |sbs_fixedpoint_temp_data_V                  |    58|
|19    |      sbs_fixedpoint_temp_data_V_ram_U                  |sbs_fixedpoint_temp_data_V_ram              |    58|
+------+--------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2159.504 ; gain = 503.473 ; free physical = 256 ; free virtual = 20821
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 620 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2159.504 ; gain = 291.074 ; free physical = 337 ; free virtual = 20903
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2159.512 ; gain = 503.473 ; free physical = 337 ; free virtual = 20903
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.512 ; gain = 0.000 ; free physical = 158 ; free virtual = 20618
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
325 Infos, 191 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 2175.512 ; gain = 712.078 ; free physical = 302 ; free virtual = 20728
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.512 ; gain = 0.000 ; free physical = 301 ; free virtual = 20727
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.runs/platform_sbs_fixedpoint_0_0_synth_1/platform_sbs_fixedpoint_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP platform_sbs_fixedpoint_0_0, cache-ID = 691ebebe6674bd86
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.523 ; gain = 0.000 ; free physical = 566 ; free virtual = 20951
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nevarez/work/vivado/sbs_fixedpoint/sbs_fixedpoint.runs/platform_sbs_fixedpoint_0_0_synth_1/platform_sbs_fixedpoint_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file platform_sbs_fixedpoint_0_0_utilization_synth.rpt -pb platform_sbs_fixedpoint_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 11:12:56 2020...
