--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml my_STATEMACHINE.twx my_STATEMACHINE.ncd -o
my_STATEMACHINE.twr my_STATEMACHINE.pcf -ucf pinos.ucf

Design file:              my_STATEMACHINE.ncd
Physical constraint file: my_STATEMACHINE.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock clk_50 associated with OFFSET = IN 10 ns VALID 
   20 ns BEFORE COMP "clk_50"; does not clock any registered input components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 10 ns VALID 20 ns BEFORE 
   COMP "clk_50"; ignored during timing analysis
WARNING:Timing:3224 - The clock clk_50 associated with OFFSET = OUT 20 ns AFTER 
   COMP "clk_50"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 20 ns AFTER COMP "clk_50"; 
   ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1054 paths analyzed, 91 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.676ns.
--------------------------------------------------------------------------------

Paths for end point divisor_freq/counter_20 (SLICE_X23Y84.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor_freq/counter_4 (FF)
  Destination:          divisor_freq/counter_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.017 - 0.072)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divisor_freq/counter_4 to divisor_freq/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.XQ      Tcko                  0.591   divisor_freq/counter<4>
                                                       divisor_freq/counter_4
    SLICE_X25Y79.G1      net (fanout=2)        1.042   divisor_freq/counter<4>
    SLICE_X25Y79.COUT    Topcyg                1.178   divisor_freq/counter_cmp_eq0000_wg_cy<1>
                                                       divisor_freq/counter_cmp_eq0000_wg_lut<1>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<1>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<1>
    SLICE_X25Y80.COUT    Tbyp                  0.130   divisor_freq/counter_cmp_eq0000_wg_cy<3>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<2>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.COUT    Tbyp                  0.130   divisor_freq/counter_cmp_eq0000_wg_cy<5>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.XB      Tcinxb                0.296   divisor_freq/counter_cmp_eq0000
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<6>
    SLICE_X23Y84.SR      net (fanout=14)       1.387   divisor_freq/counter_cmp_eq0000
    SLICE_X23Y84.CLK     Tsrck                 0.867   divisor_freq/counter<20>
                                                       divisor_freq/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      5.621ns (3.192ns logic, 2.429ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor_freq/counter_17 (FF)
  Destination:          divisor_freq/counter_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.017 - 0.038)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divisor_freq/counter_17 to divisor_freq/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y82.YQ      Tcko                  0.580   divisor_freq/counter<16>
                                                       divisor_freq/counter_17
    SLICE_X25Y81.F1      net (fanout=2)        1.283   divisor_freq/counter<17>
    SLICE_X25Y81.COUT    Topcyf                1.195   divisor_freq/counter_cmp_eq0000_wg_cy<5>
                                                       divisor_freq/counter_cmp_eq0000_wg_lut<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.XB      Tcinxb                0.296   divisor_freq/counter_cmp_eq0000
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<6>
    SLICE_X23Y84.SR      net (fanout=14)       1.387   divisor_freq/counter_cmp_eq0000
    SLICE_X23Y84.CLK     Tsrck                 0.867   divisor_freq/counter<20>
                                                       divisor_freq/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (2.938ns logic, 2.670ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor_freq/counter_6 (FF)
  Destination:          divisor_freq/counter_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.017 - 0.072)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divisor_freq/counter_6 to divisor_freq/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y77.XQ      Tcko                  0.591   divisor_freq/counter<6>
                                                       divisor_freq/counter_6
    SLICE_X25Y80.F2      net (fanout=2)        1.061   divisor_freq/counter<6>
    SLICE_X25Y80.COUT    Topcyf                1.195   divisor_freq/counter_cmp_eq0000_wg_cy<3>
                                                       divisor_freq/counter_cmp_eq0000_wg_lut<2>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<2>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.COUT    Tbyp                  0.130   divisor_freq/counter_cmp_eq0000_wg_cy<5>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.XB      Tcinxb                0.296   divisor_freq/counter_cmp_eq0000
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<6>
    SLICE_X23Y84.SR      net (fanout=14)       1.387   divisor_freq/counter_cmp_eq0000
    SLICE_X23Y84.CLK     Tsrck                 0.867   divisor_freq/counter<20>
                                                       divisor_freq/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (3.079ns logic, 2.448ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point divisor_freq/counter_21 (SLICE_X23Y84.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor_freq/counter_4 (FF)
  Destination:          divisor_freq/counter_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.017 - 0.072)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divisor_freq/counter_4 to divisor_freq/counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.XQ      Tcko                  0.591   divisor_freq/counter<4>
                                                       divisor_freq/counter_4
    SLICE_X25Y79.G1      net (fanout=2)        1.042   divisor_freq/counter<4>
    SLICE_X25Y79.COUT    Topcyg                1.178   divisor_freq/counter_cmp_eq0000_wg_cy<1>
                                                       divisor_freq/counter_cmp_eq0000_wg_lut<1>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<1>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<1>
    SLICE_X25Y80.COUT    Tbyp                  0.130   divisor_freq/counter_cmp_eq0000_wg_cy<3>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<2>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.COUT    Tbyp                  0.130   divisor_freq/counter_cmp_eq0000_wg_cy<5>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.XB      Tcinxb                0.296   divisor_freq/counter_cmp_eq0000
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<6>
    SLICE_X23Y84.SR      net (fanout=14)       1.387   divisor_freq/counter_cmp_eq0000
    SLICE_X23Y84.CLK     Tsrck                 0.867   divisor_freq/counter<20>
                                                       divisor_freq/counter_21
    -------------------------------------------------  ---------------------------
    Total                                      5.621ns (3.192ns logic, 2.429ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor_freq/counter_17 (FF)
  Destination:          divisor_freq/counter_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.017 - 0.038)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divisor_freq/counter_17 to divisor_freq/counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y82.YQ      Tcko                  0.580   divisor_freq/counter<16>
                                                       divisor_freq/counter_17
    SLICE_X25Y81.F1      net (fanout=2)        1.283   divisor_freq/counter<17>
    SLICE_X25Y81.COUT    Topcyf                1.195   divisor_freq/counter_cmp_eq0000_wg_cy<5>
                                                       divisor_freq/counter_cmp_eq0000_wg_lut<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.XB      Tcinxb                0.296   divisor_freq/counter_cmp_eq0000
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<6>
    SLICE_X23Y84.SR      net (fanout=14)       1.387   divisor_freq/counter_cmp_eq0000
    SLICE_X23Y84.CLK     Tsrck                 0.867   divisor_freq/counter<20>
                                                       divisor_freq/counter_21
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (2.938ns logic, 2.670ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor_freq/counter_6 (FF)
  Destination:          divisor_freq/counter_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.017 - 0.072)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divisor_freq/counter_6 to divisor_freq/counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y77.XQ      Tcko                  0.591   divisor_freq/counter<6>
                                                       divisor_freq/counter_6
    SLICE_X25Y80.F2      net (fanout=2)        1.061   divisor_freq/counter<6>
    SLICE_X25Y80.COUT    Topcyf                1.195   divisor_freq/counter_cmp_eq0000_wg_cy<3>
                                                       divisor_freq/counter_cmp_eq0000_wg_lut<2>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<2>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.COUT    Tbyp                  0.130   divisor_freq/counter_cmp_eq0000_wg_cy<5>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.XB      Tcinxb                0.296   divisor_freq/counter_cmp_eq0000
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<6>
    SLICE_X23Y84.SR      net (fanout=14)       1.387   divisor_freq/counter_cmp_eq0000
    SLICE_X23Y84.CLK     Tsrck                 0.867   divisor_freq/counter<20>
                                                       divisor_freq/counter_21
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (3.079ns logic, 2.448ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point divisor_freq/counter_22 (SLICE_X23Y85.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor_freq/counter_4 (FF)
  Destination:          divisor_freq/counter_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.017 - 0.072)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divisor_freq/counter_4 to divisor_freq/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.XQ      Tcko                  0.591   divisor_freq/counter<4>
                                                       divisor_freq/counter_4
    SLICE_X25Y79.G1      net (fanout=2)        1.042   divisor_freq/counter<4>
    SLICE_X25Y79.COUT    Topcyg                1.178   divisor_freq/counter_cmp_eq0000_wg_cy<1>
                                                       divisor_freq/counter_cmp_eq0000_wg_lut<1>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<1>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<1>
    SLICE_X25Y80.COUT    Tbyp                  0.130   divisor_freq/counter_cmp_eq0000_wg_cy<3>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<2>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.COUT    Tbyp                  0.130   divisor_freq/counter_cmp_eq0000_wg_cy<5>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.XB      Tcinxb                0.296   divisor_freq/counter_cmp_eq0000
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<6>
    SLICE_X23Y85.SR      net (fanout=14)       1.387   divisor_freq/counter_cmp_eq0000
    SLICE_X23Y85.CLK     Tsrck                 0.867   divisor_freq/counter<22>
                                                       divisor_freq/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      5.621ns (3.192ns logic, 2.429ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor_freq/counter_17 (FF)
  Destination:          divisor_freq/counter_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.017 - 0.038)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divisor_freq/counter_17 to divisor_freq/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y82.YQ      Tcko                  0.580   divisor_freq/counter<16>
                                                       divisor_freq/counter_17
    SLICE_X25Y81.F1      net (fanout=2)        1.283   divisor_freq/counter<17>
    SLICE_X25Y81.COUT    Topcyf                1.195   divisor_freq/counter_cmp_eq0000_wg_cy<5>
                                                       divisor_freq/counter_cmp_eq0000_wg_lut<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.XB      Tcinxb                0.296   divisor_freq/counter_cmp_eq0000
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<6>
    SLICE_X23Y85.SR      net (fanout=14)       1.387   divisor_freq/counter_cmp_eq0000
    SLICE_X23Y85.CLK     Tsrck                 0.867   divisor_freq/counter<22>
                                                       divisor_freq/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (2.938ns logic, 2.670ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor_freq/counter_6 (FF)
  Destination:          divisor_freq/counter_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.017 - 0.072)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divisor_freq/counter_6 to divisor_freq/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y77.XQ      Tcko                  0.591   divisor_freq/counter<6>
                                                       divisor_freq/counter_6
    SLICE_X25Y80.F2      net (fanout=2)        1.061   divisor_freq/counter<6>
    SLICE_X25Y80.COUT    Topcyf                1.195   divisor_freq/counter_cmp_eq0000_wg_cy<3>
                                                       divisor_freq/counter_cmp_eq0000_wg_lut<2>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<2>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<3>
    SLICE_X25Y81.COUT    Tbyp                  0.130   divisor_freq/counter_cmp_eq0000_wg_cy<5>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<4>
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   divisor_freq/counter_cmp_eq0000_wg_cy<5>
    SLICE_X25Y82.XB      Tcinxb                0.296   divisor_freq/counter_cmp_eq0000
                                                       divisor_freq/counter_cmp_eq0000_wg_cy<6>
    SLICE_X23Y85.SR      net (fanout=14)       1.387   divisor_freq/counter_cmp_eq0000
    SLICE_X23Y85.CLK     Tsrck                 0.867   divisor_freq/counter<22>
                                                       divisor_freq/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (3.079ns logic, 2.448ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point divisor_freq/saida (SLICE_X23Y94.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divisor_freq/saida (FF)
  Destination:          divisor_freq/saida (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 20.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: divisor_freq/saida to divisor_freq/saida
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y94.YQ      Tcko                  0.464   divisor_freq/saida1
                                                       divisor_freq/saida
    SLICE_X23Y94.BY      net (fanout=2)        0.394   divisor_freq/saida1
    SLICE_X23Y94.CLK     Tckdi       (-Th)    -0.140   divisor_freq/saida1
                                                       divisor_freq/saida
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.604ns logic, 0.394ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point divisor_freq/counter_4 (SLICE_X23Y76.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divisor_freq/counter_4 (FF)
  Destination:          divisor_freq/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 20.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: divisor_freq/counter_4 to divisor_freq/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.XQ      Tcko                  0.473   divisor_freq/counter<4>
                                                       divisor_freq/counter_4
    SLICE_X23Y76.F4      net (fanout=2)        0.306   divisor_freq/counter<4>
    SLICE_X23Y76.CLK     Tckf        (-Th)    -0.847   divisor_freq/counter<4>
                                                       divisor_freq/counter<4>_rt
                                                       divisor_freq/Mcount_counter_xor<4>
                                                       divisor_freq/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (1.320ns logic, 0.306ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------

Paths for end point divisor_freq/counter_6 (SLICE_X23Y77.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divisor_freq/counter_6 (FF)
  Destination:          divisor_freq/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 20.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: divisor_freq/counter_6 to divisor_freq/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y77.XQ      Tcko                  0.473   divisor_freq/counter<6>
                                                       divisor_freq/counter_6
    SLICE_X23Y77.F3      net (fanout=2)        0.323   divisor_freq/counter<6>
    SLICE_X23Y77.CLK     Tckf        (-Th)    -0.847   divisor_freq/counter<6>
                                                       divisor_freq/counter<6>_rt
                                                       divisor_freq/Mcount_counter_xor<6>
                                                       divisor_freq/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (1.320ns logic, 0.323ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: divisor_freq/counter<0>/CLK
  Logical resource: divisor_freq/counter_0/CK
  Location pin: SLICE_X23Y74.CLK
  Clock network: clk_50_BUFGP
--------------------------------------------------------------------------------
Slack: 18.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.741ns (Tch)
  Physical resource: divisor_freq/counter<0>/CLK
  Logical resource: divisor_freq/counter_0/CK
  Location pin: SLICE_X23Y74.CLK
  Clock network: clk_50_BUFGP
--------------------------------------------------------------------------------
Slack: 18.518ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.482ns (674.764MHz) (Tcp)
  Physical resource: divisor_freq/counter<0>/CLK
  Logical resource: divisor_freq/counter_0/CK
  Location pin: SLICE_X23Y74.CLK
  Clock network: clk_50_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 20 ns BEFORE COMP "clk_50";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 20 ns AFTER COMP "clk_50";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    5.676|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1054 paths, 0 nets, and 97 connections

Design statistics:
   Minimum period:   5.676ns{1}   (Maximum frequency: 176.180MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct  2 14:40:00 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



