<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('orig_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) on array 'orig' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'orig'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="stencil_2d" solutionName="solution1" date="2023-04-27T10:23:33.531+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('orig_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) on array 'orig' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'orig'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="stencil_2d" solutionName="solution1" date="2023-04-27T10:23:33.486+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('orig_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) on array 'orig' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'orig'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="stencil_2d" solutionName="solution1" date="2023-04-27T10:23:33.466+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('orig_load_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) on array 'orig' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'orig'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="stencil_2d" solutionName="solution1" date="2023-04-27T10:23:33.450+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
