// Seed: 3326837998
module module_0;
  assign module_1.type_2 = 0;
  wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_2(
      .id_0(1), .id_1(1 - 1'd0), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  uwire id_4
);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = 1;
  assign id_1 = id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = id_1;
endmodule
