verilog work "take_inputs.v"
