Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: current_state_reg[2]/Q
    (Clocked by sysclk R)
Endpoint: current_state_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1466.1
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.9)
Data arrival time: 482.3
Slack: 983.8
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   35                       
current_state_reg[2]/CK->Q
                         DFFR_X2#*               rr    167.8    167.8    167.8      0.0      0.0      3.8     60.7      7    36,   36  /PD_TOP        (1.10)
rt_shieldBuf__1/A->Z     BUF_X1#*                rr    255.2     87.4     87.3      0.1     15.3      1.3     28.9      2    36,   36  /PD_TOP        (1.10)
i_0_6_51/A->ZN           INV_X8                  rf    263.6      8.4      8.4      0.0     15.3      1.2      9.2      2    36,   36  /PD_TOP        (1.10)
i_0_6_33/A1->ZN          NOR2_X4*                fr    316.7     53.1     53.1      0.0      4.0      1.3     30.7      2    36,   36  /PD_TOP        (1.10)
i_0_6_32/A->ZN           INV_X8                  rf    327.4     10.7     10.7      0.0     15.3      2.5     17.2      4    36,   36  /PD_TOP        (1.10)
i_0_6_24/A2->ZN          NOR2_X4*                fr    385.4     58.0     58.0      0.0      4.9      1.3     30.6      2    36,   36  /PD_TOP        (1.10)
i_0_6_23/A->ZN           INV_X8                  rf    391.9      6.5      6.5      0.0     15.3      0.8      3.1      1    36,   36  /PD_TOP        (1.10)
i_0_6_14/C1->ZN          AOI221_X2               fr    444.8     52.9     52.9      0.0      3.3      0.8      4.7      1    36,   36  /PD_TOP        (1.10)
i_0_6_13/A->ZN           AOI21_X4                rf    464.8     20.0     20.0      0.0     49.7      0.7      4.7      1    36,   36  /PD_TOP        (1.10)
i_0_6_12/A->ZN           OAI21_X2                fr    482.3     17.5     17.5      0.0      7.9      0.8      1.9      1    36,   36  /PD_TOP        (1.10)
current_state_reg[1]/D   DFFR_X2#                 r    482.3      0.0               0.0     15.1                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[1]
    (Clocked by rtDefaultClock R)
Endpoint: current_state_reg[0]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1467.4
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 32.6)
Data arrival time: 1026.9
Slack: 440.5
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[1]                    {set_input_delay}        f    700.0    700.0    700.0                        5.3     11.2      2    36,    0                       
i_0_6_48/A2->ZN          NOR3_X4                 fr    778.2     78.2     77.8      0.4    100.0      0.7      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_6_47/A2->ZN          NOR2_X4                 rf    791.8     13.6     13.6      0.0     28.5      0.7      4.9      1    36,   36  /PD_TOP        (1.10)
i_0_6_46/B2->ZN          AOI21_X4*               fr    855.5     63.7     63.7      0.0      5.7      2.1     34.1      3    36,   36  /PD_TOP        (1.10)
i_0_6_45/A->ZN           INV_X8                  rf    865.4      9.9      9.9      0.0     15.3      2.0     14.0      3    36,   36  /PD_TOP        (1.10)
i_0_6_11/A2->ZN          NOR2_X4*                fr    922.4     57.0     57.0      0.0      4.5      1.3     29.3      2    36,   36  /PD_TOP        (1.10)
i_0_6_10/A->ZN           INV_X8                  rf    930.0      7.6      7.6      0.0     15.3      1.5      6.6      2    36,   36  /PD_TOP        (1.10)
i_0_6_9/C2->ZN           AOI211_X2               fr    982.8     52.8     52.8      0.0      3.7      0.8      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_6_8/B2->ZN           OAI21_X4                rf   1008.2     25.4     25.4      0.0     45.3      0.7      5.1      1    36,   36  /PD_TOP        (1.10)
i_0_6_0/A3->ZN           NAND3_X2                fr   1026.9     18.7     18.7      0.0      9.7      0.8      1.9      1    36,   36  /PD_TOP        (1.10)
current_state_reg[0]/D   DFFR_X2#                 r   1026.9      0.0               0.0     10.6                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: current_state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: fdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: -17500.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 229.0
Slack: -17729.0
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   35                       
current_state_reg[0]/CK->Q
                         DFFR_X2#*               rr    169.4    169.4    169.4      0.0      0.0      4.5     65.9      8    36,   36  /PD_TOP        (1.10)
i_0_5_1/A3->ZN           NAND3_X4                rf    208.3     38.9     38.8      0.1     15.3      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_5_0/A->ZN            INV_X8                  fr    228.6     20.3     20.3      0.0     24.6      4.7     14.7      1    36,   36  /PD_TOP        (1.10)
fdoor                                             r    229.0      0.4               0.4      7.9                             35,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
