  cpu_test.v
  cpu.v
  clock.v
  ../lab3/register.v
  ../lab1/mux.v
  ../lab2/five_bit_counter.v
  ../lab4/alu.v
  ../lab5/mem.v
  ../lab7/control.v
  -y cells_lib
  +libext+.v
  +nclinedebug
  +delay_mode_zero

