Time resolution is 1 ps
Error: Empty flag still set (or others wrong) !
Time: 35 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
Error: Empty flag not set (or others wrong) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
Error: First element READ is wrong (must be 1) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
Error: Mid flag not set (or others wrong) !
Time: 75 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 95 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 115 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
Failure: TIMEOUT SIMULATION !!!
Time: 300 ns  Iteration: 0  Process: /test_fifo/P_TIMEOUT  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
$finish called at time : 300 ns : File "C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd" Line 69
