/*
**************************************************************************
 * Rockchip driver for CIF ISP 1.1
 * (Based on Intel driver for sofiaxxx)
 *
 * Copyright (C) 2015 Intel Mobile Communications GmbH
 * Copyright (C) 2016 Fuzhou Rockchip Electronics Co., Ltd.
 *
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
**************************************************************************
 */

#ifndef _CIF_ISP11_PLTFRM_H
#define _CIF_ISP11_PLTFRM_H

#include <linux/kernel.h>
#include <linux/device.h>
#include <linux/delay.h>
#include <linux/wait.h>
#include <linux/slab.h>
#include <linux/string.h>
#include <linux/platform_data/rk_isp11_platform.h>

struct cif_isp11_strm_fmt;
struct cif_isp11_csi_config;
struct cif_isp11_device;
struct cif_isp11_img_src;
struct pltfrm_cam_itf;
enum cif_isp11_pinctrl_state;
enum cif_isp11_inp;
enum cif_isp11_pm_state;


#define CIF_ISP11_PLTFRM_DEVICE struct device *
#define CIF_ISP11_PLTFRM_MEM_IO_ADDR void __iomem *
#define CIF_ISP11_PLTFRM_EVENT wait_queue_head_t

extern spinlock_t iowrite32_verify_lock;
#ifdef CONFIG_CIF_ISP11_REG_TRACE
int
cif_isp11_pltfrm_rtrace_printf(
	struct device *dev,
	const char *fmt,
	...);

int
cif_isp11_pltfrm_ftrace_printf(
	struct device *dev,
	const char *fmt,
	...);

#else
#define cif_isp11_pltfrm_rtrace_printf(dev, str, ...)
#define cif_isp11_pltfrm_ftrace_printf(dev, str, ...)
#endif

#define cif_isp11_pltfrm_pr_dbg(dev, fmt, arg...) \
	do { \
		pr_debug("%s: " fmt, \
			__func__, ## arg); \
		cif_isp11_pltfrm_ftrace_printf(dev, "%s: " fmt, \
			__func__, ## arg); \
	} while (0)
#define cif_isp11_pltfrm_pr_info(dev, fmt, arg...) \
	do { \
		pr_info("%s: " fmt, \
			__func__, ## arg); \
		cif_isp11_pltfrm_ftrace_printf(dev, "%s: " fmt, \
			__func__, ## arg); \
	} while (0)
#define cif_isp11_pltfrm_pr_warn(dev, fmt, arg...) \
	do { \
		pr_warn("%s WARN: " fmt, \
			__func__, ## arg); \
		cif_isp11_pltfrm_ftrace_printf(dev, "%s WARN: " fmt, \
			__func__, ## arg); \
	} while (0)
#define cif_isp11_pltfrm_pr_err(dev, fmt, arg...) \
	do { \
		pr_err("%s(%d) ERR: " fmt, \
			__func__, __LINE__, ## arg); \
		cif_isp11_pltfrm_ftrace_printf(dev, "%s(%d) ERR: " fmt, \
			__func__, __LINE__, ## arg); \
	} while (0)

void cif_isp11_pltfrm_write_reg(
	struct device *dev,
	u32 data,
	CIF_ISP11_PLTFRM_MEM_IO_ADDR addr);

void cif_isp11_pltfrm_write_reg_OR(
	struct device *dev,
	u32 data,
	CIF_ISP11_PLTFRM_MEM_IO_ADDR addr);

void cif_isp11_pltfrm_write_reg_AND(
	struct device *dev,
	u32 data,
	CIF_ISP11_PLTFRM_MEM_IO_ADDR addr);

u32 cif_isp11_pltfrm_read_reg(
	struct device *dev,
	CIF_ISP11_PLTFRM_MEM_IO_ADDR addr);

#define cif_iowrite32(d, a) \
	cif_isp11_pltfrm_write_reg(NULL, d, a);
#define cif_ioread32(a) \
	cif_isp11_pltfrm_read_reg(NULL, a)
#define cif_iowrite32OR(d, a) \
	cif_isp11_pltfrm_write_reg_OR(NULL, d, a)
#define cif_iowrite32AND(d, a) \
	cif_isp11_pltfrm_write_reg_AND(NULL, d, a)
/* BUG: Register write seems to fail sometimes w/o read before write. */
#define cif_iowrite32_verify(d, a, mask) \
	{ \
		unsigned i = 0; \
		unsigned long flags = 0; \
		spin_lock_irqsave(&iowrite32_verify_lock, flags); /* xuhf@rock-chips.com: v1.0.1 */ \
		do { \
			cif_iowrite32(d, a); \
			udelay(1); \
			if (i++ == 50) { \
				pr_err("Error in writing %x@0x%p, read %x\n", \
					(d) & (mask), a, ioread32(a)); \
					BUG(); \
			} \
		} while ((ioread32(a) & mask) != ((d) & mask)); \
		spin_unlock_irqrestore(&iowrite32_verify_lock, flags); /* xuhf@rock-chips.com: v1.0.1 */ \
	}
#define cif_iowrite32OR_verify(d, a, mask) \
	cif_iowrite32_verify((d) | cif_ioread32(a), a, mask)
#define cif_iowrite32AND_verify(d, a, mask) \
	cif_iowrite32_verify((d) & cif_ioread32(a), a, mask)

#define cif_isp11_pltfrm_event_init(_dev, _event) \
	init_waitqueue_head(_event)

#define cif_isp11_pltfrm_event_clear(_dev, _event)

#define cif_isp11_pltfrm_event_signal(_dev, _event) \
	wake_up_interruptible(_event)

#define cif_isp11_pltfrm_event_wait_timeout( \
	_dev, _event, _condition, _timeout_us) \
	wait_event_interruptible_timeout( \
		*(_event), _condition, (_timeout_us * HZ) / 1000000)

void
cif_isp11_pltfrm_debug_register_print_cb(
	struct device *dev,
	void (*print)(void *cntxt, const char *block_name),
	void *cntxt);

int cif_isp11_pltfrm_dev_init(
	struct cif_isp11_device *cif_isp_dev,
	struct device **dev,
	void __iomem **reg_base_addr);

void cif_isp11_pltfrm_dev_release(
	struct device *dev);

int cif_isp11_pltfrm_pm_set_state(
	struct device *dev,
	enum cif_isp11_pm_state state);

int cif_isp11_pltfrm_write_cif_ana_bandgap_bias(
	struct device *dev,
	u32 val);

int cif_isp11_pltfrm_pinctrl_set_state(
	struct device *dev,
	enum cif_isp11_pinctrl_state pinctrl_state);

int cif_isp11_pltfrm_get_img_src_device(
	struct device *dev,
	struct cif_isp11_img_src **img_src_array,
	unsigned int array_len);

int cif_isp11_pltfrm_g_interface_config(
	struct cif_isp11_img_src *img_src,
	struct pltfrm_cam_itf *cam_itf);

int cif_isp11_pltfrm_irq_register_isr(
	struct device *dev,
	unsigned int mis,
	int (*isr)(unsigned int mis, void *cntxt),
	void *cntxt);

const char *cif_isp11_pltfrm_get_device_type(
	struct device *dev);

const char *cif_isp11_pltfrm_dev_string(
	struct device *dev);

int cif_isp11_pltfrm_soc_init(
	struct cif_isp11_device *cif_isp11_dev,
	struct pltfrm_soc_cfg *soc_cfg);

int cif_isp11_pltfrm_mipi_dphy_config(
	struct cif_isp11_device *cif_isp11_dev);

/* #define FPGA_TEST */
#ifdef FPGA_TEST
extern void __iomem *cru_base_addr;
#endif
#endif
