
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_10752:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d800000; valaddr_reg:x3; val_offset:32256*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32256*0 + 3*0*FLEN/8, x4, x1, x2)

inst_10753:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d800001; valaddr_reg:x3; val_offset:32259*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32259*0 + 3*1*FLEN/8, x4, x1, x2)

inst_10754:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d800003; valaddr_reg:x3; val_offset:32262*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32262*0 + 3*2*FLEN/8, x4, x1, x2)

inst_10755:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d800007; valaddr_reg:x3; val_offset:32265*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32265*0 + 3*3*FLEN/8, x4, x1, x2)

inst_10756:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d80000f; valaddr_reg:x3; val_offset:32268*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32268*0 + 3*4*FLEN/8, x4, x1, x2)

inst_10757:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d80001f; valaddr_reg:x3; val_offset:32271*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32271*0 + 3*5*FLEN/8, x4, x1, x2)

inst_10758:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d80003f; valaddr_reg:x3; val_offset:32274*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32274*0 + 3*6*FLEN/8, x4, x1, x2)

inst_10759:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d80007f; valaddr_reg:x3; val_offset:32277*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32277*0 + 3*7*FLEN/8, x4, x1, x2)

inst_10760:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d8000ff; valaddr_reg:x3; val_offset:32280*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32280*0 + 3*8*FLEN/8, x4, x1, x2)

inst_10761:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d8001ff; valaddr_reg:x3; val_offset:32283*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32283*0 + 3*9*FLEN/8, x4, x1, x2)

inst_10762:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d8003ff; valaddr_reg:x3; val_offset:32286*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32286*0 + 3*10*FLEN/8, x4, x1, x2)

inst_10763:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d8007ff; valaddr_reg:x3; val_offset:32289*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32289*0 + 3*11*FLEN/8, x4, x1, x2)

inst_10764:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d800fff; valaddr_reg:x3; val_offset:32292*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32292*0 + 3*12*FLEN/8, x4, x1, x2)

inst_10765:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d801fff; valaddr_reg:x3; val_offset:32295*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32295*0 + 3*13*FLEN/8, x4, x1, x2)

inst_10766:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d803fff; valaddr_reg:x3; val_offset:32298*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32298*0 + 3*14*FLEN/8, x4, x1, x2)

inst_10767:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d807fff; valaddr_reg:x3; val_offset:32301*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32301*0 + 3*15*FLEN/8, x4, x1, x2)

inst_10768:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d80ffff; valaddr_reg:x3; val_offset:32304*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32304*0 + 3*16*FLEN/8, x4, x1, x2)

inst_10769:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d81ffff; valaddr_reg:x3; val_offset:32307*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32307*0 + 3*17*FLEN/8, x4, x1, x2)

inst_10770:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d83ffff; valaddr_reg:x3; val_offset:32310*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32310*0 + 3*18*FLEN/8, x4, x1, x2)

inst_10771:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d87ffff; valaddr_reg:x3; val_offset:32313*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32313*0 + 3*19*FLEN/8, x4, x1, x2)

inst_10772:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d8fffff; valaddr_reg:x3; val_offset:32316*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32316*0 + 3*20*FLEN/8, x4, x1, x2)

inst_10773:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2d9fffff; valaddr_reg:x3; val_offset:32319*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32319*0 + 3*21*FLEN/8, x4, x1, x2)

inst_10774:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dbfffff; valaddr_reg:x3; val_offset:32322*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32322*0 + 3*22*FLEN/8, x4, x1, x2)

inst_10775:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dc00000; valaddr_reg:x3; val_offset:32325*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32325*0 + 3*23*FLEN/8, x4, x1, x2)

inst_10776:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2de00000; valaddr_reg:x3; val_offset:32328*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32328*0 + 3*24*FLEN/8, x4, x1, x2)

inst_10777:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2df00000; valaddr_reg:x3; val_offset:32331*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32331*0 + 3*25*FLEN/8, x4, x1, x2)

inst_10778:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2df80000; valaddr_reg:x3; val_offset:32334*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32334*0 + 3*26*FLEN/8, x4, x1, x2)

inst_10779:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dfc0000; valaddr_reg:x3; val_offset:32337*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32337*0 + 3*27*FLEN/8, x4, x1, x2)

inst_10780:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dfe0000; valaddr_reg:x3; val_offset:32340*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32340*0 + 3*28*FLEN/8, x4, x1, x2)

inst_10781:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dff0000; valaddr_reg:x3; val_offset:32343*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32343*0 + 3*29*FLEN/8, x4, x1, x2)

inst_10782:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dff8000; valaddr_reg:x3; val_offset:32346*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32346*0 + 3*30*FLEN/8, x4, x1, x2)

inst_10783:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dffc000; valaddr_reg:x3; val_offset:32349*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32349*0 + 3*31*FLEN/8, x4, x1, x2)

inst_10784:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dffe000; valaddr_reg:x3; val_offset:32352*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32352*0 + 3*32*FLEN/8, x4, x1, x2)

inst_10785:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dfff000; valaddr_reg:x3; val_offset:32355*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32355*0 + 3*33*FLEN/8, x4, x1, x2)

inst_10786:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dfff800; valaddr_reg:x3; val_offset:32358*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32358*0 + 3*34*FLEN/8, x4, x1, x2)

inst_10787:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dfffc00; valaddr_reg:x3; val_offset:32361*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32361*0 + 3*35*FLEN/8, x4, x1, x2)

inst_10788:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dfffe00; valaddr_reg:x3; val_offset:32364*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32364*0 + 3*36*FLEN/8, x4, x1, x2)

inst_10789:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dffff00; valaddr_reg:x3; val_offset:32367*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32367*0 + 3*37*FLEN/8, x4, x1, x2)

inst_10790:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dffff80; valaddr_reg:x3; val_offset:32370*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32370*0 + 3*38*FLEN/8, x4, x1, x2)

inst_10791:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dffffc0; valaddr_reg:x3; val_offset:32373*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32373*0 + 3*39*FLEN/8, x4, x1, x2)

inst_10792:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dffffe0; valaddr_reg:x3; val_offset:32376*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32376*0 + 3*40*FLEN/8, x4, x1, x2)

inst_10793:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dfffff0; valaddr_reg:x3; val_offset:32379*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32379*0 + 3*41*FLEN/8, x4, x1, x2)

inst_10794:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dfffff8; valaddr_reg:x3; val_offset:32382*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32382*0 + 3*42*FLEN/8, x4, x1, x2)

inst_10795:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dfffffc; valaddr_reg:x3; val_offset:32385*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32385*0 + 3*43*FLEN/8, x4, x1, x2)

inst_10796:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dfffffe; valaddr_reg:x3; val_offset:32388*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32388*0 + 3*44*FLEN/8, x4, x1, x2)

inst_10797:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x2dffffff; valaddr_reg:x3; val_offset:32391*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32391*0 + 3*45*FLEN/8, x4, x1, x2)

inst_10798:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3f800001; valaddr_reg:x3; val_offset:32394*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32394*0 + 3*46*FLEN/8, x4, x1, x2)

inst_10799:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3f800003; valaddr_reg:x3; val_offset:32397*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32397*0 + 3*47*FLEN/8, x4, x1, x2)

inst_10800:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3f800007; valaddr_reg:x3; val_offset:32400*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32400*0 + 3*48*FLEN/8, x4, x1, x2)

inst_10801:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3f999999; valaddr_reg:x3; val_offset:32403*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32403*0 + 3*49*FLEN/8, x4, x1, x2)

inst_10802:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:32406*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32406*0 + 3*50*FLEN/8, x4, x1, x2)

inst_10803:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:32409*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32409*0 + 3*51*FLEN/8, x4, x1, x2)

inst_10804:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:32412*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32412*0 + 3*52*FLEN/8, x4, x1, x2)

inst_10805:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:32415*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32415*0 + 3*53*FLEN/8, x4, x1, x2)

inst_10806:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:32418*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32418*0 + 3*54*FLEN/8, x4, x1, x2)

inst_10807:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:32421*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32421*0 + 3*55*FLEN/8, x4, x1, x2)

inst_10808:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:32424*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32424*0 + 3*56*FLEN/8, x4, x1, x2)

inst_10809:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:32427*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32427*0 + 3*57*FLEN/8, x4, x1, x2)

inst_10810:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:32430*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32430*0 + 3*58*FLEN/8, x4, x1, x2)

inst_10811:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:32433*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32433*0 + 3*59*FLEN/8, x4, x1, x2)

inst_10812:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:32436*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32436*0 + 3*60*FLEN/8, x4, x1, x2)

inst_10813:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x50283a and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1d6b66 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e50283a; op2val:0x9d6b66;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:32439*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32439*0 + 3*61*FLEN/8, x4, x1, x2)

inst_10814:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbf800001; valaddr_reg:x3; val_offset:32442*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32442*0 + 3*62*FLEN/8, x4, x1, x2)

inst_10815:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbf800003; valaddr_reg:x3; val_offset:32445*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32445*0 + 3*63*FLEN/8, x4, x1, x2)

inst_10816:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbf800007; valaddr_reg:x3; val_offset:32448*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32448*0 + 3*64*FLEN/8, x4, x1, x2)

inst_10817:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbf999999; valaddr_reg:x3; val_offset:32451*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32451*0 + 3*65*FLEN/8, x4, x1, x2)

inst_10818:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:32454*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32454*0 + 3*66*FLEN/8, x4, x1, x2)

inst_10819:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:32457*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32457*0 + 3*67*FLEN/8, x4, x1, x2)

inst_10820:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:32460*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32460*0 + 3*68*FLEN/8, x4, x1, x2)

inst_10821:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:32463*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32463*0 + 3*69*FLEN/8, x4, x1, x2)

inst_10822:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:32466*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32466*0 + 3*70*FLEN/8, x4, x1, x2)

inst_10823:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:32469*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32469*0 + 3*71*FLEN/8, x4, x1, x2)

inst_10824:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:32472*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32472*0 + 3*72*FLEN/8, x4, x1, x2)

inst_10825:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:32475*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32475*0 + 3*73*FLEN/8, x4, x1, x2)

inst_10826:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:32478*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32478*0 + 3*74*FLEN/8, x4, x1, x2)

inst_10827:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:32481*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32481*0 + 3*75*FLEN/8, x4, x1, x2)

inst_10828:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:32484*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32484*0 + 3*76*FLEN/8, x4, x1, x2)

inst_10829:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:32487*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32487*0 + 3*77*FLEN/8, x4, x1, x2)

inst_10830:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd000000; valaddr_reg:x3; val_offset:32490*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32490*0 + 3*78*FLEN/8, x4, x1, x2)

inst_10831:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd000001; valaddr_reg:x3; val_offset:32493*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32493*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10832:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd000003; valaddr_reg:x3; val_offset:32496*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32496*0 + 3*80*FLEN/8, x4, x1, x2)

inst_10833:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd000007; valaddr_reg:x3; val_offset:32499*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32499*0 + 3*81*FLEN/8, x4, x1, x2)

inst_10834:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd00000f; valaddr_reg:x3; val_offset:32502*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32502*0 + 3*82*FLEN/8, x4, x1, x2)

inst_10835:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd00001f; valaddr_reg:x3; val_offset:32505*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32505*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10836:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd00003f; valaddr_reg:x3; val_offset:32508*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32508*0 + 3*84*FLEN/8, x4, x1, x2)

inst_10837:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd00007f; valaddr_reg:x3; val_offset:32511*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32511*0 + 3*85*FLEN/8, x4, x1, x2)

inst_10838:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd0000ff; valaddr_reg:x3; val_offset:32514*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32514*0 + 3*86*FLEN/8, x4, x1, x2)

inst_10839:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd0001ff; valaddr_reg:x3; val_offset:32517*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32517*0 + 3*87*FLEN/8, x4, x1, x2)

inst_10840:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd0003ff; valaddr_reg:x3; val_offset:32520*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32520*0 + 3*88*FLEN/8, x4, x1, x2)

inst_10841:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd0007ff; valaddr_reg:x3; val_offset:32523*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32523*0 + 3*89*FLEN/8, x4, x1, x2)

inst_10842:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd000fff; valaddr_reg:x3; val_offset:32526*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32526*0 + 3*90*FLEN/8, x4, x1, x2)

inst_10843:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd001fff; valaddr_reg:x3; val_offset:32529*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32529*0 + 3*91*FLEN/8, x4, x1, x2)

inst_10844:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd003fff; valaddr_reg:x3; val_offset:32532*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32532*0 + 3*92*FLEN/8, x4, x1, x2)

inst_10845:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd007fff; valaddr_reg:x3; val_offset:32535*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32535*0 + 3*93*FLEN/8, x4, x1, x2)

inst_10846:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd00ffff; valaddr_reg:x3; val_offset:32538*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32538*0 + 3*94*FLEN/8, x4, x1, x2)

inst_10847:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd01ffff; valaddr_reg:x3; val_offset:32541*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32541*0 + 3*95*FLEN/8, x4, x1, x2)

inst_10848:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd03ffff; valaddr_reg:x3; val_offset:32544*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32544*0 + 3*96*FLEN/8, x4, x1, x2)

inst_10849:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd07ffff; valaddr_reg:x3; val_offset:32547*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32547*0 + 3*97*FLEN/8, x4, x1, x2)

inst_10850:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd0fffff; valaddr_reg:x3; val_offset:32550*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32550*0 + 3*98*FLEN/8, x4, x1, x2)

inst_10851:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd1fffff; valaddr_reg:x3; val_offset:32553*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32553*0 + 3*99*FLEN/8, x4, x1, x2)

inst_10852:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd3fffff; valaddr_reg:x3; val_offset:32556*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32556*0 + 3*100*FLEN/8, x4, x1, x2)

inst_10853:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd400000; valaddr_reg:x3; val_offset:32559*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32559*0 + 3*101*FLEN/8, x4, x1, x2)

inst_10854:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd600000; valaddr_reg:x3; val_offset:32562*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32562*0 + 3*102*FLEN/8, x4, x1, x2)

inst_10855:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd700000; valaddr_reg:x3; val_offset:32565*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32565*0 + 3*103*FLEN/8, x4, x1, x2)

inst_10856:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd780000; valaddr_reg:x3; val_offset:32568*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32568*0 + 3*104*FLEN/8, x4, x1, x2)

inst_10857:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7c0000; valaddr_reg:x3; val_offset:32571*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32571*0 + 3*105*FLEN/8, x4, x1, x2)

inst_10858:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7e0000; valaddr_reg:x3; val_offset:32574*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32574*0 + 3*106*FLEN/8, x4, x1, x2)

inst_10859:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7f0000; valaddr_reg:x3; val_offset:32577*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32577*0 + 3*107*FLEN/8, x4, x1, x2)

inst_10860:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7f8000; valaddr_reg:x3; val_offset:32580*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32580*0 + 3*108*FLEN/8, x4, x1, x2)

inst_10861:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7fc000; valaddr_reg:x3; val_offset:32583*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32583*0 + 3*109*FLEN/8, x4, x1, x2)

inst_10862:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7fe000; valaddr_reg:x3; val_offset:32586*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32586*0 + 3*110*FLEN/8, x4, x1, x2)

inst_10863:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7ff000; valaddr_reg:x3; val_offset:32589*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32589*0 + 3*111*FLEN/8, x4, x1, x2)

inst_10864:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7ff800; valaddr_reg:x3; val_offset:32592*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32592*0 + 3*112*FLEN/8, x4, x1, x2)

inst_10865:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7ffc00; valaddr_reg:x3; val_offset:32595*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32595*0 + 3*113*FLEN/8, x4, x1, x2)

inst_10866:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7ffe00; valaddr_reg:x3; val_offset:32598*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32598*0 + 3*114*FLEN/8, x4, x1, x2)

inst_10867:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7fff00; valaddr_reg:x3; val_offset:32601*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32601*0 + 3*115*FLEN/8, x4, x1, x2)

inst_10868:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7fff80; valaddr_reg:x3; val_offset:32604*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32604*0 + 3*116*FLEN/8, x4, x1, x2)

inst_10869:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7fffc0; valaddr_reg:x3; val_offset:32607*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32607*0 + 3*117*FLEN/8, x4, x1, x2)

inst_10870:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7fffe0; valaddr_reg:x3; val_offset:32610*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32610*0 + 3*118*FLEN/8, x4, x1, x2)

inst_10871:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7ffff0; valaddr_reg:x3; val_offset:32613*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32613*0 + 3*119*FLEN/8, x4, x1, x2)

inst_10872:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7ffff8; valaddr_reg:x3; val_offset:32616*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32616*0 + 3*120*FLEN/8, x4, x1, x2)

inst_10873:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7ffffc; valaddr_reg:x3; val_offset:32619*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32619*0 + 3*121*FLEN/8, x4, x1, x2)

inst_10874:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7ffffe; valaddr_reg:x3; val_offset:32622*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32622*0 + 3*122*FLEN/8, x4, x1, x2)

inst_10875:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x506a2f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1d3994 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e506a2f; op2val:0x809d3994;
op3val:0xcd7fffff; valaddr_reg:x3; val_offset:32625*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32625*0 + 3*123*FLEN/8, x4, x1, x2)

inst_10876:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27800000; valaddr_reg:x3; val_offset:32628*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32628*0 + 3*124*FLEN/8, x4, x1, x2)

inst_10877:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27800001; valaddr_reg:x3; val_offset:32631*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32631*0 + 3*125*FLEN/8, x4, x1, x2)

inst_10878:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27800003; valaddr_reg:x3; val_offset:32634*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32634*0 + 3*126*FLEN/8, x4, x1, x2)

inst_10879:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27800007; valaddr_reg:x3; val_offset:32637*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32637*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_10880:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x2780000f; valaddr_reg:x3; val_offset:32640*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32640*0 + 3*128*FLEN/8, x4, x1, x2)

inst_10881:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x2780001f; valaddr_reg:x3; val_offset:32643*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32643*0 + 3*129*FLEN/8, x4, x1, x2)

inst_10882:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x2780003f; valaddr_reg:x3; val_offset:32646*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32646*0 + 3*130*FLEN/8, x4, x1, x2)

inst_10883:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x2780007f; valaddr_reg:x3; val_offset:32649*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32649*0 + 3*131*FLEN/8, x4, x1, x2)

inst_10884:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x278000ff; valaddr_reg:x3; val_offset:32652*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32652*0 + 3*132*FLEN/8, x4, x1, x2)

inst_10885:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x278001ff; valaddr_reg:x3; val_offset:32655*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32655*0 + 3*133*FLEN/8, x4, x1, x2)

inst_10886:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x278003ff; valaddr_reg:x3; val_offset:32658*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32658*0 + 3*134*FLEN/8, x4, x1, x2)

inst_10887:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x278007ff; valaddr_reg:x3; val_offset:32661*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32661*0 + 3*135*FLEN/8, x4, x1, x2)

inst_10888:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27800fff; valaddr_reg:x3; val_offset:32664*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32664*0 + 3*136*FLEN/8, x4, x1, x2)

inst_10889:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27801fff; valaddr_reg:x3; val_offset:32667*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32667*0 + 3*137*FLEN/8, x4, x1, x2)

inst_10890:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27803fff; valaddr_reg:x3; val_offset:32670*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32670*0 + 3*138*FLEN/8, x4, x1, x2)

inst_10891:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27807fff; valaddr_reg:x3; val_offset:32673*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32673*0 + 3*139*FLEN/8, x4, x1, x2)

inst_10892:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x2780ffff; valaddr_reg:x3; val_offset:32676*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32676*0 + 3*140*FLEN/8, x4, x1, x2)

inst_10893:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x2781ffff; valaddr_reg:x3; val_offset:32679*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32679*0 + 3*141*FLEN/8, x4, x1, x2)

inst_10894:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x2783ffff; valaddr_reg:x3; val_offset:32682*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32682*0 + 3*142*FLEN/8, x4, x1, x2)

inst_10895:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x2787ffff; valaddr_reg:x3; val_offset:32685*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32685*0 + 3*143*FLEN/8, x4, x1, x2)

inst_10896:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x278fffff; valaddr_reg:x3; val_offset:32688*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32688*0 + 3*144*FLEN/8, x4, x1, x2)

inst_10897:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x279fffff; valaddr_reg:x3; val_offset:32691*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32691*0 + 3*145*FLEN/8, x4, x1, x2)

inst_10898:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27bfffff; valaddr_reg:x3; val_offset:32694*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32694*0 + 3*146*FLEN/8, x4, x1, x2)

inst_10899:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27c00000; valaddr_reg:x3; val_offset:32697*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32697*0 + 3*147*FLEN/8, x4, x1, x2)

inst_10900:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27e00000; valaddr_reg:x3; val_offset:32700*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32700*0 + 3*148*FLEN/8, x4, x1, x2)

inst_10901:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27f00000; valaddr_reg:x3; val_offset:32703*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32703*0 + 3*149*FLEN/8, x4, x1, x2)

inst_10902:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27f80000; valaddr_reg:x3; val_offset:32706*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32706*0 + 3*150*FLEN/8, x4, x1, x2)

inst_10903:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27fc0000; valaddr_reg:x3; val_offset:32709*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32709*0 + 3*151*FLEN/8, x4, x1, x2)

inst_10904:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27fe0000; valaddr_reg:x3; val_offset:32712*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32712*0 + 3*152*FLEN/8, x4, x1, x2)

inst_10905:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27ff0000; valaddr_reg:x3; val_offset:32715*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32715*0 + 3*153*FLEN/8, x4, x1, x2)

inst_10906:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27ff8000; valaddr_reg:x3; val_offset:32718*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32718*0 + 3*154*FLEN/8, x4, x1, x2)

inst_10907:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27ffc000; valaddr_reg:x3; val_offset:32721*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32721*0 + 3*155*FLEN/8, x4, x1, x2)

inst_10908:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27ffe000; valaddr_reg:x3; val_offset:32724*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32724*0 + 3*156*FLEN/8, x4, x1, x2)

inst_10909:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27fff000; valaddr_reg:x3; val_offset:32727*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32727*0 + 3*157*FLEN/8, x4, x1, x2)

inst_10910:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27fff800; valaddr_reg:x3; val_offset:32730*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32730*0 + 3*158*FLEN/8, x4, x1, x2)

inst_10911:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27fffc00; valaddr_reg:x3; val_offset:32733*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32733*0 + 3*159*FLEN/8, x4, x1, x2)

inst_10912:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27fffe00; valaddr_reg:x3; val_offset:32736*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32736*0 + 3*160*FLEN/8, x4, x1, x2)

inst_10913:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27ffff00; valaddr_reg:x3; val_offset:32739*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32739*0 + 3*161*FLEN/8, x4, x1, x2)

inst_10914:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27ffff80; valaddr_reg:x3; val_offset:32742*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32742*0 + 3*162*FLEN/8, x4, x1, x2)

inst_10915:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27ffffc0; valaddr_reg:x3; val_offset:32745*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32745*0 + 3*163*FLEN/8, x4, x1, x2)

inst_10916:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27ffffe0; valaddr_reg:x3; val_offset:32748*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32748*0 + 3*164*FLEN/8, x4, x1, x2)

inst_10917:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27fffff0; valaddr_reg:x3; val_offset:32751*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32751*0 + 3*165*FLEN/8, x4, x1, x2)

inst_10918:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27fffff8; valaddr_reg:x3; val_offset:32754*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32754*0 + 3*166*FLEN/8, x4, x1, x2)

inst_10919:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27fffffc; valaddr_reg:x3; val_offset:32757*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32757*0 + 3*167*FLEN/8, x4, x1, x2)

inst_10920:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27fffffe; valaddr_reg:x3; val_offset:32760*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32760*0 + 3*168*FLEN/8, x4, x1, x2)

inst_10921:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x4f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x27ffffff; valaddr_reg:x3; val_offset:32763*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32763*0 + 3*169*FLEN/8, x4, x1, x2)

inst_10922:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3f800001; valaddr_reg:x3; val_offset:32766*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32766*0 + 3*170*FLEN/8, x4, x1, x2)

inst_10923:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3f800003; valaddr_reg:x3; val_offset:32769*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32769*0 + 3*171*FLEN/8, x4, x1, x2)

inst_10924:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3f800007; valaddr_reg:x3; val_offset:32772*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32772*0 + 3*172*FLEN/8, x4, x1, x2)

inst_10925:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3f999999; valaddr_reg:x3; val_offset:32775*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32775*0 + 3*173*FLEN/8, x4, x1, x2)

inst_10926:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:32778*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32778*0 + 3*174*FLEN/8, x4, x1, x2)

inst_10927:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:32781*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32781*0 + 3*175*FLEN/8, x4, x1, x2)

inst_10928:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:32784*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32784*0 + 3*176*FLEN/8, x4, x1, x2)

inst_10929:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:32787*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32787*0 + 3*177*FLEN/8, x4, x1, x2)

inst_10930:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:32790*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32790*0 + 3*178*FLEN/8, x4, x1, x2)

inst_10931:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:32793*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32793*0 + 3*179*FLEN/8, x4, x1, x2)

inst_10932:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:32796*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32796*0 + 3*180*FLEN/8, x4, x1, x2)

inst_10933:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:32799*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32799*0 + 3*181*FLEN/8, x4, x1, x2)

inst_10934:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:32802*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32802*0 + 3*182*FLEN/8, x4, x1, x2)

inst_10935:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:32805*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32805*0 + 3*183*FLEN/8, x4, x1, x2)

inst_10936:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:32808*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32808*0 + 3*184*FLEN/8, x4, x1, x2)

inst_10937:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x535ca5 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b085d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e535ca5; op2val:0x9b085d;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:32811*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32811*0 + 3*185*FLEN/8, x4, x1, x2)

inst_10938:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2000000; valaddr_reg:x3; val_offset:32814*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32814*0 + 3*186*FLEN/8, x4, x1, x2)

inst_10939:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2000001; valaddr_reg:x3; val_offset:32817*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32817*0 + 3*187*FLEN/8, x4, x1, x2)

inst_10940:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2000003; valaddr_reg:x3; val_offset:32820*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32820*0 + 3*188*FLEN/8, x4, x1, x2)

inst_10941:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2000007; valaddr_reg:x3; val_offset:32823*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32823*0 + 3*189*FLEN/8, x4, x1, x2)

inst_10942:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe200000f; valaddr_reg:x3; val_offset:32826*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32826*0 + 3*190*FLEN/8, x4, x1, x2)

inst_10943:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe200001f; valaddr_reg:x3; val_offset:32829*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32829*0 + 3*191*FLEN/8, x4, x1, x2)

inst_10944:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe200003f; valaddr_reg:x3; val_offset:32832*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32832*0 + 3*192*FLEN/8, x4, x1, x2)

inst_10945:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe200007f; valaddr_reg:x3; val_offset:32835*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32835*0 + 3*193*FLEN/8, x4, x1, x2)

inst_10946:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe20000ff; valaddr_reg:x3; val_offset:32838*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32838*0 + 3*194*FLEN/8, x4, x1, x2)

inst_10947:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe20001ff; valaddr_reg:x3; val_offset:32841*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32841*0 + 3*195*FLEN/8, x4, x1, x2)

inst_10948:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe20003ff; valaddr_reg:x3; val_offset:32844*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32844*0 + 3*196*FLEN/8, x4, x1, x2)

inst_10949:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe20007ff; valaddr_reg:x3; val_offset:32847*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32847*0 + 3*197*FLEN/8, x4, x1, x2)

inst_10950:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2000fff; valaddr_reg:x3; val_offset:32850*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32850*0 + 3*198*FLEN/8, x4, x1, x2)

inst_10951:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2001fff; valaddr_reg:x3; val_offset:32853*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32853*0 + 3*199*FLEN/8, x4, x1, x2)

inst_10952:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2003fff; valaddr_reg:x3; val_offset:32856*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32856*0 + 3*200*FLEN/8, x4, x1, x2)

inst_10953:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2007fff; valaddr_reg:x3; val_offset:32859*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32859*0 + 3*201*FLEN/8, x4, x1, x2)

inst_10954:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe200ffff; valaddr_reg:x3; val_offset:32862*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32862*0 + 3*202*FLEN/8, x4, x1, x2)

inst_10955:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe201ffff; valaddr_reg:x3; val_offset:32865*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32865*0 + 3*203*FLEN/8, x4, x1, x2)

inst_10956:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe203ffff; valaddr_reg:x3; val_offset:32868*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32868*0 + 3*204*FLEN/8, x4, x1, x2)

inst_10957:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe207ffff; valaddr_reg:x3; val_offset:32871*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32871*0 + 3*205*FLEN/8, x4, x1, x2)

inst_10958:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe20fffff; valaddr_reg:x3; val_offset:32874*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32874*0 + 3*206*FLEN/8, x4, x1, x2)

inst_10959:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe21fffff; valaddr_reg:x3; val_offset:32877*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32877*0 + 3*207*FLEN/8, x4, x1, x2)

inst_10960:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe23fffff; valaddr_reg:x3; val_offset:32880*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32880*0 + 3*208*FLEN/8, x4, x1, x2)

inst_10961:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2400000; valaddr_reg:x3; val_offset:32883*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32883*0 + 3*209*FLEN/8, x4, x1, x2)

inst_10962:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2600000; valaddr_reg:x3; val_offset:32886*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32886*0 + 3*210*FLEN/8, x4, x1, x2)

inst_10963:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2700000; valaddr_reg:x3; val_offset:32889*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32889*0 + 3*211*FLEN/8, x4, x1, x2)

inst_10964:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe2780000; valaddr_reg:x3; val_offset:32892*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32892*0 + 3*212*FLEN/8, x4, x1, x2)

inst_10965:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27c0000; valaddr_reg:x3; val_offset:32895*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32895*0 + 3*213*FLEN/8, x4, x1, x2)

inst_10966:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27e0000; valaddr_reg:x3; val_offset:32898*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32898*0 + 3*214*FLEN/8, x4, x1, x2)

inst_10967:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27f0000; valaddr_reg:x3; val_offset:32901*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32901*0 + 3*215*FLEN/8, x4, x1, x2)

inst_10968:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27f8000; valaddr_reg:x3; val_offset:32904*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32904*0 + 3*216*FLEN/8, x4, x1, x2)

inst_10969:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27fc000; valaddr_reg:x3; val_offset:32907*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32907*0 + 3*217*FLEN/8, x4, x1, x2)

inst_10970:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27fe000; valaddr_reg:x3; val_offset:32910*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32910*0 + 3*218*FLEN/8, x4, x1, x2)

inst_10971:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27ff000; valaddr_reg:x3; val_offset:32913*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32913*0 + 3*219*FLEN/8, x4, x1, x2)

inst_10972:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27ff800; valaddr_reg:x3; val_offset:32916*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32916*0 + 3*220*FLEN/8, x4, x1, x2)

inst_10973:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27ffc00; valaddr_reg:x3; val_offset:32919*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32919*0 + 3*221*FLEN/8, x4, x1, x2)

inst_10974:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27ffe00; valaddr_reg:x3; val_offset:32922*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32922*0 + 3*222*FLEN/8, x4, x1, x2)

inst_10975:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27fff00; valaddr_reg:x3; val_offset:32925*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32925*0 + 3*223*FLEN/8, x4, x1, x2)

inst_10976:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27fff80; valaddr_reg:x3; val_offset:32928*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32928*0 + 3*224*FLEN/8, x4, x1, x2)

inst_10977:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27fffc0; valaddr_reg:x3; val_offset:32931*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32931*0 + 3*225*FLEN/8, x4, x1, x2)

inst_10978:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27fffe0; valaddr_reg:x3; val_offset:32934*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32934*0 + 3*226*FLEN/8, x4, x1, x2)

inst_10979:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27ffff0; valaddr_reg:x3; val_offset:32937*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32937*0 + 3*227*FLEN/8, x4, x1, x2)

inst_10980:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27ffff8; valaddr_reg:x3; val_offset:32940*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32940*0 + 3*228*FLEN/8, x4, x1, x2)

inst_10981:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27ffffc; valaddr_reg:x3; val_offset:32943*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32943*0 + 3*229*FLEN/8, x4, x1, x2)

inst_10982:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27ffffe; valaddr_reg:x3; val_offset:32946*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32946*0 + 3*230*FLEN/8, x4, x1, x2)

inst_10983:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xc4 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xe27fffff; valaddr_reg:x3; val_offset:32949*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32949*0 + 3*231*FLEN/8, x4, x1, x2)

inst_10984:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff000001; valaddr_reg:x3; val_offset:32952*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32952*0 + 3*232*FLEN/8, x4, x1, x2)

inst_10985:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff000003; valaddr_reg:x3; val_offset:32955*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32955*0 + 3*233*FLEN/8, x4, x1, x2)

inst_10986:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff000007; valaddr_reg:x3; val_offset:32958*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32958*0 + 3*234*FLEN/8, x4, x1, x2)

inst_10987:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff199999; valaddr_reg:x3; val_offset:32961*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32961*0 + 3*235*FLEN/8, x4, x1, x2)

inst_10988:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff249249; valaddr_reg:x3; val_offset:32964*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32964*0 + 3*236*FLEN/8, x4, x1, x2)

inst_10989:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff333333; valaddr_reg:x3; val_offset:32967*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32967*0 + 3*237*FLEN/8, x4, x1, x2)

inst_10990:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:32970*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32970*0 + 3*238*FLEN/8, x4, x1, x2)

inst_10991:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:32973*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32973*0 + 3*239*FLEN/8, x4, x1, x2)

inst_10992:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff444444; valaddr_reg:x3; val_offset:32976*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32976*0 + 3*240*FLEN/8, x4, x1, x2)

inst_10993:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:32979*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32979*0 + 3*241*FLEN/8, x4, x1, x2)

inst_10994:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:32982*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32982*0 + 3*242*FLEN/8, x4, x1, x2)

inst_10995:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff666666; valaddr_reg:x3; val_offset:32985*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32985*0 + 3*243*FLEN/8, x4, x1, x2)

inst_10996:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:32988*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32988*0 + 3*244*FLEN/8, x4, x1, x2)

inst_10997:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:32991*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32991*0 + 3*245*FLEN/8, x4, x1, x2)

inst_10998:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:32994*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32994*0 + 3*246*FLEN/8, x4, x1, x2)

inst_10999:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x54b690 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x1a0c3e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e54b690; op2val:0xc09a0c3e;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:32997*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32997*0 + 3*247*FLEN/8, x4, x1, x2)

inst_11000:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1800000; valaddr_reg:x3; val_offset:33000*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33000*0 + 3*248*FLEN/8, x4, x1, x2)

inst_11001:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1800001; valaddr_reg:x3; val_offset:33003*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33003*0 + 3*249*FLEN/8, x4, x1, x2)

inst_11002:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1800003; valaddr_reg:x3; val_offset:33006*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33006*0 + 3*250*FLEN/8, x4, x1, x2)

inst_11003:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1800007; valaddr_reg:x3; val_offset:33009*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33009*0 + 3*251*FLEN/8, x4, x1, x2)

inst_11004:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf180000f; valaddr_reg:x3; val_offset:33012*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33012*0 + 3*252*FLEN/8, x4, x1, x2)

inst_11005:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf180001f; valaddr_reg:x3; val_offset:33015*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33015*0 + 3*253*FLEN/8, x4, x1, x2)

inst_11006:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf180003f; valaddr_reg:x3; val_offset:33018*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33018*0 + 3*254*FLEN/8, x4, x1, x2)

inst_11007:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf180007f; valaddr_reg:x3; val_offset:33021*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33021*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_11008:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf18000ff; valaddr_reg:x3; val_offset:33024*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33024*0 + 3*256*FLEN/8, x4, x1, x2)

inst_11009:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf18001ff; valaddr_reg:x3; val_offset:33027*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33027*0 + 3*257*FLEN/8, x4, x1, x2)

inst_11010:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf18003ff; valaddr_reg:x3; val_offset:33030*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33030*0 + 3*258*FLEN/8, x4, x1, x2)

inst_11011:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf18007ff; valaddr_reg:x3; val_offset:33033*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33033*0 + 3*259*FLEN/8, x4, x1, x2)

inst_11012:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1800fff; valaddr_reg:x3; val_offset:33036*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33036*0 + 3*260*FLEN/8, x4, x1, x2)

inst_11013:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1801fff; valaddr_reg:x3; val_offset:33039*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33039*0 + 3*261*FLEN/8, x4, x1, x2)

inst_11014:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1803fff; valaddr_reg:x3; val_offset:33042*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33042*0 + 3*262*FLEN/8, x4, x1, x2)

inst_11015:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1807fff; valaddr_reg:x3; val_offset:33045*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33045*0 + 3*263*FLEN/8, x4, x1, x2)

inst_11016:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf180ffff; valaddr_reg:x3; val_offset:33048*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33048*0 + 3*264*FLEN/8, x4, x1, x2)

inst_11017:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf181ffff; valaddr_reg:x3; val_offset:33051*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33051*0 + 3*265*FLEN/8, x4, x1, x2)

inst_11018:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf183ffff; valaddr_reg:x3; val_offset:33054*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33054*0 + 3*266*FLEN/8, x4, x1, x2)

inst_11019:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf187ffff; valaddr_reg:x3; val_offset:33057*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33057*0 + 3*267*FLEN/8, x4, x1, x2)

inst_11020:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf18fffff; valaddr_reg:x3; val_offset:33060*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33060*0 + 3*268*FLEN/8, x4, x1, x2)

inst_11021:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf19fffff; valaddr_reg:x3; val_offset:33063*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33063*0 + 3*269*FLEN/8, x4, x1, x2)

inst_11022:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1bfffff; valaddr_reg:x3; val_offset:33066*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33066*0 + 3*270*FLEN/8, x4, x1, x2)

inst_11023:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1c00000; valaddr_reg:x3; val_offset:33069*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33069*0 + 3*271*FLEN/8, x4, x1, x2)

inst_11024:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1e00000; valaddr_reg:x3; val_offset:33072*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33072*0 + 3*272*FLEN/8, x4, x1, x2)

inst_11025:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1f00000; valaddr_reg:x3; val_offset:33075*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33075*0 + 3*273*FLEN/8, x4, x1, x2)

inst_11026:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1f80000; valaddr_reg:x3; val_offset:33078*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33078*0 + 3*274*FLEN/8, x4, x1, x2)

inst_11027:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1fc0000; valaddr_reg:x3; val_offset:33081*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33081*0 + 3*275*FLEN/8, x4, x1, x2)

inst_11028:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1fe0000; valaddr_reg:x3; val_offset:33084*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33084*0 + 3*276*FLEN/8, x4, x1, x2)

inst_11029:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1ff0000; valaddr_reg:x3; val_offset:33087*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33087*0 + 3*277*FLEN/8, x4, x1, x2)

inst_11030:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1ff8000; valaddr_reg:x3; val_offset:33090*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33090*0 + 3*278*FLEN/8, x4, x1, x2)

inst_11031:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1ffc000; valaddr_reg:x3; val_offset:33093*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33093*0 + 3*279*FLEN/8, x4, x1, x2)

inst_11032:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1ffe000; valaddr_reg:x3; val_offset:33096*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33096*0 + 3*280*FLEN/8, x4, x1, x2)

inst_11033:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1fff000; valaddr_reg:x3; val_offset:33099*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33099*0 + 3*281*FLEN/8, x4, x1, x2)

inst_11034:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1fff800; valaddr_reg:x3; val_offset:33102*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33102*0 + 3*282*FLEN/8, x4, x1, x2)

inst_11035:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1fffc00; valaddr_reg:x3; val_offset:33105*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33105*0 + 3*283*FLEN/8, x4, x1, x2)

inst_11036:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1fffe00; valaddr_reg:x3; val_offset:33108*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33108*0 + 3*284*FLEN/8, x4, x1, x2)

inst_11037:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1ffff00; valaddr_reg:x3; val_offset:33111*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33111*0 + 3*285*FLEN/8, x4, x1, x2)

inst_11038:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1ffff80; valaddr_reg:x3; val_offset:33114*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33114*0 + 3*286*FLEN/8, x4, x1, x2)

inst_11039:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1ffffc0; valaddr_reg:x3; val_offset:33117*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33117*0 + 3*287*FLEN/8, x4, x1, x2)

inst_11040:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1ffffe0; valaddr_reg:x3; val_offset:33120*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33120*0 + 3*288*FLEN/8, x4, x1, x2)

inst_11041:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1fffff0; valaddr_reg:x3; val_offset:33123*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33123*0 + 3*289*FLEN/8, x4, x1, x2)

inst_11042:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1fffff8; valaddr_reg:x3; val_offset:33126*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33126*0 + 3*290*FLEN/8, x4, x1, x2)

inst_11043:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1fffffc; valaddr_reg:x3; val_offset:33129*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33129*0 + 3*291*FLEN/8, x4, x1, x2)

inst_11044:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1fffffe; valaddr_reg:x3; val_offset:33132*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33132*0 + 3*292*FLEN/8, x4, x1, x2)

inst_11045:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xf1ffffff; valaddr_reg:x3; val_offset:33135*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33135*0 + 3*293*FLEN/8, x4, x1, x2)

inst_11046:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff000001; valaddr_reg:x3; val_offset:33138*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33138*0 + 3*294*FLEN/8, x4, x1, x2)

inst_11047:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff000003; valaddr_reg:x3; val_offset:33141*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33141*0 + 3*295*FLEN/8, x4, x1, x2)

inst_11048:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff000007; valaddr_reg:x3; val_offset:33144*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33144*0 + 3*296*FLEN/8, x4, x1, x2)

inst_11049:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff199999; valaddr_reg:x3; val_offset:33147*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33147*0 + 3*297*FLEN/8, x4, x1, x2)

inst_11050:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff249249; valaddr_reg:x3; val_offset:33150*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33150*0 + 3*298*FLEN/8, x4, x1, x2)

inst_11051:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff333333; valaddr_reg:x3; val_offset:33153*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33153*0 + 3*299*FLEN/8, x4, x1, x2)

inst_11052:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:33156*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33156*0 + 3*300*FLEN/8, x4, x1, x2)

inst_11053:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:33159*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33159*0 + 3*301*FLEN/8, x4, x1, x2)

inst_11054:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff444444; valaddr_reg:x3; val_offset:33162*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33162*0 + 3*302*FLEN/8, x4, x1, x2)

inst_11055:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:33165*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33165*0 + 3*303*FLEN/8, x4, x1, x2)

inst_11056:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:33168*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33168*0 + 3*304*FLEN/8, x4, x1, x2)

inst_11057:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff666666; valaddr_reg:x3; val_offset:33171*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33171*0 + 3*305*FLEN/8, x4, x1, x2)

inst_11058:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:33174*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33174*0 + 3*306*FLEN/8, x4, x1, x2)

inst_11059:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:33177*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33177*0 + 3*307*FLEN/8, x4, x1, x2)

inst_11060:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:33180*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33180*0 + 3*308*FLEN/8, x4, x1, x2)

inst_11061:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x571b9d and fs2 == 1 and fe2 == 0x81 and fm2 == 0x185536 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e571b9d; op2val:0xc0985536;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:33183*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33183*0 + 3*309*FLEN/8, x4, x1, x2)

inst_11062:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91000000; valaddr_reg:x3; val_offset:33186*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33186*0 + 3*310*FLEN/8, x4, x1, x2)

inst_11063:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91000001; valaddr_reg:x3; val_offset:33189*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33189*0 + 3*311*FLEN/8, x4, x1, x2)

inst_11064:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91000003; valaddr_reg:x3; val_offset:33192*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33192*0 + 3*312*FLEN/8, x4, x1, x2)

inst_11065:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91000007; valaddr_reg:x3; val_offset:33195*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33195*0 + 3*313*FLEN/8, x4, x1, x2)

inst_11066:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x9100000f; valaddr_reg:x3; val_offset:33198*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33198*0 + 3*314*FLEN/8, x4, x1, x2)

inst_11067:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x9100001f; valaddr_reg:x3; val_offset:33201*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33201*0 + 3*315*FLEN/8, x4, x1, x2)

inst_11068:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x9100003f; valaddr_reg:x3; val_offset:33204*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33204*0 + 3*316*FLEN/8, x4, x1, x2)

inst_11069:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x9100007f; valaddr_reg:x3; val_offset:33207*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33207*0 + 3*317*FLEN/8, x4, x1, x2)

inst_11070:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x910000ff; valaddr_reg:x3; val_offset:33210*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33210*0 + 3*318*FLEN/8, x4, x1, x2)

inst_11071:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x910001ff; valaddr_reg:x3; val_offset:33213*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33213*0 + 3*319*FLEN/8, x4, x1, x2)

inst_11072:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x910003ff; valaddr_reg:x3; val_offset:33216*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33216*0 + 3*320*FLEN/8, x4, x1, x2)

inst_11073:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x910007ff; valaddr_reg:x3; val_offset:33219*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33219*0 + 3*321*FLEN/8, x4, x1, x2)

inst_11074:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91000fff; valaddr_reg:x3; val_offset:33222*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33222*0 + 3*322*FLEN/8, x4, x1, x2)

inst_11075:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91001fff; valaddr_reg:x3; val_offset:33225*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33225*0 + 3*323*FLEN/8, x4, x1, x2)

inst_11076:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91003fff; valaddr_reg:x3; val_offset:33228*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33228*0 + 3*324*FLEN/8, x4, x1, x2)

inst_11077:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91007fff; valaddr_reg:x3; val_offset:33231*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33231*0 + 3*325*FLEN/8, x4, x1, x2)

inst_11078:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x9100ffff; valaddr_reg:x3; val_offset:33234*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33234*0 + 3*326*FLEN/8, x4, x1, x2)

inst_11079:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x9101ffff; valaddr_reg:x3; val_offset:33237*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33237*0 + 3*327*FLEN/8, x4, x1, x2)

inst_11080:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x9103ffff; valaddr_reg:x3; val_offset:33240*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33240*0 + 3*328*FLEN/8, x4, x1, x2)

inst_11081:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x9107ffff; valaddr_reg:x3; val_offset:33243*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33243*0 + 3*329*FLEN/8, x4, x1, x2)

inst_11082:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x910fffff; valaddr_reg:x3; val_offset:33246*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33246*0 + 3*330*FLEN/8, x4, x1, x2)

inst_11083:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x911fffff; valaddr_reg:x3; val_offset:33249*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33249*0 + 3*331*FLEN/8, x4, x1, x2)

inst_11084:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x913fffff; valaddr_reg:x3; val_offset:33252*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33252*0 + 3*332*FLEN/8, x4, x1, x2)

inst_11085:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91400000; valaddr_reg:x3; val_offset:33255*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33255*0 + 3*333*FLEN/8, x4, x1, x2)

inst_11086:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91600000; valaddr_reg:x3; val_offset:33258*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33258*0 + 3*334*FLEN/8, x4, x1, x2)

inst_11087:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91700000; valaddr_reg:x3; val_offset:33261*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33261*0 + 3*335*FLEN/8, x4, x1, x2)

inst_11088:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x91780000; valaddr_reg:x3; val_offset:33264*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33264*0 + 3*336*FLEN/8, x4, x1, x2)

inst_11089:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917c0000; valaddr_reg:x3; val_offset:33267*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33267*0 + 3*337*FLEN/8, x4, x1, x2)

inst_11090:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917e0000; valaddr_reg:x3; val_offset:33270*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33270*0 + 3*338*FLEN/8, x4, x1, x2)

inst_11091:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917f0000; valaddr_reg:x3; val_offset:33273*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33273*0 + 3*339*FLEN/8, x4, x1, x2)

inst_11092:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917f8000; valaddr_reg:x3; val_offset:33276*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33276*0 + 3*340*FLEN/8, x4, x1, x2)

inst_11093:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917fc000; valaddr_reg:x3; val_offset:33279*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33279*0 + 3*341*FLEN/8, x4, x1, x2)

inst_11094:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917fe000; valaddr_reg:x3; val_offset:33282*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33282*0 + 3*342*FLEN/8, x4, x1, x2)

inst_11095:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917ff000; valaddr_reg:x3; val_offset:33285*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33285*0 + 3*343*FLEN/8, x4, x1, x2)

inst_11096:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917ff800; valaddr_reg:x3; val_offset:33288*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33288*0 + 3*344*FLEN/8, x4, x1, x2)

inst_11097:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917ffc00; valaddr_reg:x3; val_offset:33291*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33291*0 + 3*345*FLEN/8, x4, x1, x2)

inst_11098:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917ffe00; valaddr_reg:x3; val_offset:33294*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33294*0 + 3*346*FLEN/8, x4, x1, x2)

inst_11099:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917fff00; valaddr_reg:x3; val_offset:33297*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33297*0 + 3*347*FLEN/8, x4, x1, x2)

inst_11100:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917fff80; valaddr_reg:x3; val_offset:33300*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33300*0 + 3*348*FLEN/8, x4, x1, x2)

inst_11101:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917fffc0; valaddr_reg:x3; val_offset:33303*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33303*0 + 3*349*FLEN/8, x4, x1, x2)

inst_11102:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917fffe0; valaddr_reg:x3; val_offset:33306*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33306*0 + 3*350*FLEN/8, x4, x1, x2)

inst_11103:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917ffff0; valaddr_reg:x3; val_offset:33309*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33309*0 + 3*351*FLEN/8, x4, x1, x2)

inst_11104:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917ffff8; valaddr_reg:x3; val_offset:33312*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33312*0 + 3*352*FLEN/8, x4, x1, x2)

inst_11105:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917ffffc; valaddr_reg:x3; val_offset:33315*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33315*0 + 3*353*FLEN/8, x4, x1, x2)

inst_11106:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917ffffe; valaddr_reg:x3; val_offset:33318*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33318*0 + 3*354*FLEN/8, x4, x1, x2)

inst_11107:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x22 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0x917fffff; valaddr_reg:x3; val_offset:33321*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33321*0 + 3*355*FLEN/8, x4, x1, x2)

inst_11108:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbf800001; valaddr_reg:x3; val_offset:33324*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33324*0 + 3*356*FLEN/8, x4, x1, x2)

inst_11109:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbf800003; valaddr_reg:x3; val_offset:33327*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33327*0 + 3*357*FLEN/8, x4, x1, x2)

inst_11110:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbf800007; valaddr_reg:x3; val_offset:33330*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33330*0 + 3*358*FLEN/8, x4, x1, x2)

inst_11111:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbf999999; valaddr_reg:x3; val_offset:33333*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33333*0 + 3*359*FLEN/8, x4, x1, x2)

inst_11112:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:33336*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33336*0 + 3*360*FLEN/8, x4, x1, x2)

inst_11113:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:33339*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33339*0 + 3*361*FLEN/8, x4, x1, x2)

inst_11114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:33342*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33342*0 + 3*362*FLEN/8, x4, x1, x2)

inst_11115:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:33345*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33345*0 + 3*363*FLEN/8, x4, x1, x2)

inst_11116:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:33348*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33348*0 + 3*364*FLEN/8, x4, x1, x2)

inst_11117:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:33351*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33351*0 + 3*365*FLEN/8, x4, x1, x2)

inst_11118:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:33354*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33354*0 + 3*366*FLEN/8, x4, x1, x2)

inst_11119:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:33357*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33357*0 + 3*367*FLEN/8, x4, x1, x2)

inst_11120:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:33360*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33360*0 + 3*368*FLEN/8, x4, x1, x2)

inst_11121:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:33363*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33363*0 + 3*369*FLEN/8, x4, x1, x2)

inst_11122:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:33366*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33366*0 + 3*370*FLEN/8, x4, x1, x2)

inst_11123:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x57b7df and fs2 == 1 and fe2 == 0x01 and fm2 == 0x17e6de and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e57b7df; op2val:0x8097e6de;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:33369*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33369*0 + 3*371*FLEN/8, x4, x1, x2)

inst_11124:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7000000; valaddr_reg:x3; val_offset:33372*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33372*0 + 3*372*FLEN/8, x4, x1, x2)

inst_11125:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7000001; valaddr_reg:x3; val_offset:33375*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33375*0 + 3*373*FLEN/8, x4, x1, x2)

inst_11126:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7000003; valaddr_reg:x3; val_offset:33378*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33378*0 + 3*374*FLEN/8, x4, x1, x2)

inst_11127:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7000007; valaddr_reg:x3; val_offset:33381*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33381*0 + 3*375*FLEN/8, x4, x1, x2)

inst_11128:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf700000f; valaddr_reg:x3; val_offset:33384*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33384*0 + 3*376*FLEN/8, x4, x1, x2)

inst_11129:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf700001f; valaddr_reg:x3; val_offset:33387*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33387*0 + 3*377*FLEN/8, x4, x1, x2)

inst_11130:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf700003f; valaddr_reg:x3; val_offset:33390*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33390*0 + 3*378*FLEN/8, x4, x1, x2)

inst_11131:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf700007f; valaddr_reg:x3; val_offset:33393*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33393*0 + 3*379*FLEN/8, x4, x1, x2)

inst_11132:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf70000ff; valaddr_reg:x3; val_offset:33396*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33396*0 + 3*380*FLEN/8, x4, x1, x2)

inst_11133:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf70001ff; valaddr_reg:x3; val_offset:33399*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33399*0 + 3*381*FLEN/8, x4, x1, x2)

inst_11134:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf70003ff; valaddr_reg:x3; val_offset:33402*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33402*0 + 3*382*FLEN/8, x4, x1, x2)

inst_11135:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf70007ff; valaddr_reg:x3; val_offset:33405*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33405*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_11136:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7000fff; valaddr_reg:x3; val_offset:33408*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33408*0 + 3*384*FLEN/8, x4, x1, x2)

inst_11137:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7001fff; valaddr_reg:x3; val_offset:33411*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33411*0 + 3*385*FLEN/8, x4, x1, x2)

inst_11138:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7003fff; valaddr_reg:x3; val_offset:33414*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33414*0 + 3*386*FLEN/8, x4, x1, x2)

inst_11139:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7007fff; valaddr_reg:x3; val_offset:33417*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33417*0 + 3*387*FLEN/8, x4, x1, x2)

inst_11140:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf700ffff; valaddr_reg:x3; val_offset:33420*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33420*0 + 3*388*FLEN/8, x4, x1, x2)

inst_11141:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf701ffff; valaddr_reg:x3; val_offset:33423*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33423*0 + 3*389*FLEN/8, x4, x1, x2)

inst_11142:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf703ffff; valaddr_reg:x3; val_offset:33426*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33426*0 + 3*390*FLEN/8, x4, x1, x2)

inst_11143:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf707ffff; valaddr_reg:x3; val_offset:33429*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33429*0 + 3*391*FLEN/8, x4, x1, x2)

inst_11144:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf70fffff; valaddr_reg:x3; val_offset:33432*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33432*0 + 3*392*FLEN/8, x4, x1, x2)

inst_11145:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf71fffff; valaddr_reg:x3; val_offset:33435*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33435*0 + 3*393*FLEN/8, x4, x1, x2)

inst_11146:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf73fffff; valaddr_reg:x3; val_offset:33438*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33438*0 + 3*394*FLEN/8, x4, x1, x2)

inst_11147:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7400000; valaddr_reg:x3; val_offset:33441*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33441*0 + 3*395*FLEN/8, x4, x1, x2)

inst_11148:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7600000; valaddr_reg:x3; val_offset:33444*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33444*0 + 3*396*FLEN/8, x4, x1, x2)

inst_11149:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7700000; valaddr_reg:x3; val_offset:33447*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33447*0 + 3*397*FLEN/8, x4, x1, x2)

inst_11150:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf7780000; valaddr_reg:x3; val_offset:33450*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33450*0 + 3*398*FLEN/8, x4, x1, x2)

inst_11151:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77c0000; valaddr_reg:x3; val_offset:33453*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33453*0 + 3*399*FLEN/8, x4, x1, x2)

inst_11152:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77e0000; valaddr_reg:x3; val_offset:33456*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33456*0 + 3*400*FLEN/8, x4, x1, x2)

inst_11153:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77f0000; valaddr_reg:x3; val_offset:33459*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33459*0 + 3*401*FLEN/8, x4, x1, x2)

inst_11154:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77f8000; valaddr_reg:x3; val_offset:33462*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33462*0 + 3*402*FLEN/8, x4, x1, x2)

inst_11155:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77fc000; valaddr_reg:x3; val_offset:33465*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33465*0 + 3*403*FLEN/8, x4, x1, x2)

inst_11156:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77fe000; valaddr_reg:x3; val_offset:33468*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33468*0 + 3*404*FLEN/8, x4, x1, x2)

inst_11157:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77ff000; valaddr_reg:x3; val_offset:33471*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33471*0 + 3*405*FLEN/8, x4, x1, x2)

inst_11158:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77ff800; valaddr_reg:x3; val_offset:33474*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33474*0 + 3*406*FLEN/8, x4, x1, x2)

inst_11159:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77ffc00; valaddr_reg:x3; val_offset:33477*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33477*0 + 3*407*FLEN/8, x4, x1, x2)

inst_11160:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77ffe00; valaddr_reg:x3; val_offset:33480*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33480*0 + 3*408*FLEN/8, x4, x1, x2)

inst_11161:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77fff00; valaddr_reg:x3; val_offset:33483*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33483*0 + 3*409*FLEN/8, x4, x1, x2)

inst_11162:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77fff80; valaddr_reg:x3; val_offset:33486*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33486*0 + 3*410*FLEN/8, x4, x1, x2)

inst_11163:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77fffc0; valaddr_reg:x3; val_offset:33489*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33489*0 + 3*411*FLEN/8, x4, x1, x2)

inst_11164:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77fffe0; valaddr_reg:x3; val_offset:33492*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33492*0 + 3*412*FLEN/8, x4, x1, x2)

inst_11165:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77ffff0; valaddr_reg:x3; val_offset:33495*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33495*0 + 3*413*FLEN/8, x4, x1, x2)

inst_11166:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77ffff8; valaddr_reg:x3; val_offset:33498*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33498*0 + 3*414*FLEN/8, x4, x1, x2)

inst_11167:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77ffffc; valaddr_reg:x3; val_offset:33501*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33501*0 + 3*415*FLEN/8, x4, x1, x2)

inst_11168:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77ffffe; valaddr_reg:x3; val_offset:33504*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33504*0 + 3*416*FLEN/8, x4, x1, x2)

inst_11169:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xf77fffff; valaddr_reg:x3; val_offset:33507*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33507*0 + 3*417*FLEN/8, x4, x1, x2)

inst_11170:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff000001; valaddr_reg:x3; val_offset:33510*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33510*0 + 3*418*FLEN/8, x4, x1, x2)

inst_11171:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff000003; valaddr_reg:x3; val_offset:33513*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33513*0 + 3*419*FLEN/8, x4, x1, x2)

inst_11172:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff000007; valaddr_reg:x3; val_offset:33516*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33516*0 + 3*420*FLEN/8, x4, x1, x2)

inst_11173:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff199999; valaddr_reg:x3; val_offset:33519*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33519*0 + 3*421*FLEN/8, x4, x1, x2)

inst_11174:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff249249; valaddr_reg:x3; val_offset:33522*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33522*0 + 3*422*FLEN/8, x4, x1, x2)

inst_11175:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff333333; valaddr_reg:x3; val_offset:33525*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33525*0 + 3*423*FLEN/8, x4, x1, x2)

inst_11176:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:33528*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33528*0 + 3*424*FLEN/8, x4, x1, x2)

inst_11177:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:33531*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33531*0 + 3*425*FLEN/8, x4, x1, x2)

inst_11178:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff444444; valaddr_reg:x3; val_offset:33534*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33534*0 + 3*426*FLEN/8, x4, x1, x2)

inst_11179:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:33537*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33537*0 + 3*427*FLEN/8, x4, x1, x2)

inst_11180:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:33540*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33540*0 + 3*428*FLEN/8, x4, x1, x2)

inst_11181:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff666666; valaddr_reg:x3; val_offset:33543*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33543*0 + 3*429*FLEN/8, x4, x1, x2)

inst_11182:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:33546*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33546*0 + 3*430*FLEN/8, x4, x1, x2)

inst_11183:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:33549*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33549*0 + 3*431*FLEN/8, x4, x1, x2)

inst_11184:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:33552*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33552*0 + 3*432*FLEN/8, x4, x1, x2)

inst_11185:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x59a604 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x168dfe and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e59a604; op2val:0xc0968dfe;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:33555*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33555*0 + 3*433*FLEN/8, x4, x1, x2)

inst_11186:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:33558*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33558*0 + 3*434*FLEN/8, x4, x1, x2)

inst_11187:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:33561*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33561*0 + 3*435*FLEN/8, x4, x1, x2)

inst_11188:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:33564*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33564*0 + 3*436*FLEN/8, x4, x1, x2)

inst_11189:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:33567*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33567*0 + 3*437*FLEN/8, x4, x1, x2)

inst_11190:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0xf; valaddr_reg:x3; val_offset:33570*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33570*0 + 3*438*FLEN/8, x4, x1, x2)

inst_11191:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x1f; valaddr_reg:x3; val_offset:33573*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33573*0 + 3*439*FLEN/8, x4, x1, x2)

inst_11192:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x3f; valaddr_reg:x3; val_offset:33576*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33576*0 + 3*440*FLEN/8, x4, x1, x2)

inst_11193:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7f; valaddr_reg:x3; val_offset:33579*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33579*0 + 3*441*FLEN/8, x4, x1, x2)

inst_11194:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0xff; valaddr_reg:x3; val_offset:33582*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33582*0 + 3*442*FLEN/8, x4, x1, x2)

inst_11195:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x1ff; valaddr_reg:x3; val_offset:33585*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33585*0 + 3*443*FLEN/8, x4, x1, x2)

inst_11196:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x3ff; valaddr_reg:x3; val_offset:33588*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33588*0 + 3*444*FLEN/8, x4, x1, x2)

inst_11197:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7ff; valaddr_reg:x3; val_offset:33591*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33591*0 + 3*445*FLEN/8, x4, x1, x2)

inst_11198:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0xfff; valaddr_reg:x3; val_offset:33594*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33594*0 + 3*446*FLEN/8, x4, x1, x2)

inst_11199:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x1fff; valaddr_reg:x3; val_offset:33597*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33597*0 + 3*447*FLEN/8, x4, x1, x2)

inst_11200:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x3fff; valaddr_reg:x3; val_offset:33600*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33600*0 + 3*448*FLEN/8, x4, x1, x2)

inst_11201:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7fff; valaddr_reg:x3; val_offset:33603*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33603*0 + 3*449*FLEN/8, x4, x1, x2)

inst_11202:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0xffff; valaddr_reg:x3; val_offset:33606*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33606*0 + 3*450*FLEN/8, x4, x1, x2)

inst_11203:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x1ffff; valaddr_reg:x3; val_offset:33609*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33609*0 + 3*451*FLEN/8, x4, x1, x2)

inst_11204:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x3ffff; valaddr_reg:x3; val_offset:33612*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33612*0 + 3*452*FLEN/8, x4, x1, x2)

inst_11205:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7ffff; valaddr_reg:x3; val_offset:33615*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33615*0 + 3*453*FLEN/8, x4, x1, x2)

inst_11206:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0xfffff; valaddr_reg:x3; val_offset:33618*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33618*0 + 3*454*FLEN/8, x4, x1, x2)

inst_11207:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:33621*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33621*0 + 3*455*FLEN/8, x4, x1, x2)

inst_11208:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x1fffff; valaddr_reg:x3; val_offset:33624*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33624*0 + 3*456*FLEN/8, x4, x1, x2)

inst_11209:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:33627*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33627*0 + 3*457*FLEN/8, x4, x1, x2)

inst_11210:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:33630*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33630*0 + 3*458*FLEN/8, x4, x1, x2)

inst_11211:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:33633*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33633*0 + 3*459*FLEN/8, x4, x1, x2)

inst_11212:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:33636*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33636*0 + 3*460*FLEN/8, x4, x1, x2)

inst_11213:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x3fffff; valaddr_reg:x3; val_offset:33639*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33639*0 + 3*461*FLEN/8, x4, x1, x2)

inst_11214:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x400000; valaddr_reg:x3; val_offset:33642*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33642*0 + 3*462*FLEN/8, x4, x1, x2)

inst_11215:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:33645*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33645*0 + 3*463*FLEN/8, x4, x1, x2)

inst_11216:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:33648*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33648*0 + 3*464*FLEN/8, x4, x1, x2)

inst_11217:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:33651*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33651*0 + 3*465*FLEN/8, x4, x1, x2)

inst_11218:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x600000; valaddr_reg:x3; val_offset:33654*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33654*0 + 3*466*FLEN/8, x4, x1, x2)

inst_11219:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:33657*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33657*0 + 3*467*FLEN/8, x4, x1, x2)

inst_11220:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:33660*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33660*0 + 3*468*FLEN/8, x4, x1, x2)

inst_11221:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x700000; valaddr_reg:x3; val_offset:33663*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33663*0 + 3*469*FLEN/8, x4, x1, x2)

inst_11222:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x780000; valaddr_reg:x3; val_offset:33666*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33666*0 + 3*470*FLEN/8, x4, x1, x2)

inst_11223:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7c0000; valaddr_reg:x3; val_offset:33669*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33669*0 + 3*471*FLEN/8, x4, x1, x2)

inst_11224:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7e0000; valaddr_reg:x3; val_offset:33672*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33672*0 + 3*472*FLEN/8, x4, x1, x2)

inst_11225:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7f0000; valaddr_reg:x3; val_offset:33675*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33675*0 + 3*473*FLEN/8, x4, x1, x2)

inst_11226:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7f8000; valaddr_reg:x3; val_offset:33678*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33678*0 + 3*474*FLEN/8, x4, x1, x2)

inst_11227:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7fc000; valaddr_reg:x3; val_offset:33681*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33681*0 + 3*475*FLEN/8, x4, x1, x2)

inst_11228:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7fe000; valaddr_reg:x3; val_offset:33684*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33684*0 + 3*476*FLEN/8, x4, x1, x2)

inst_11229:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7ff000; valaddr_reg:x3; val_offset:33687*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33687*0 + 3*477*FLEN/8, x4, x1, x2)

inst_11230:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7ff800; valaddr_reg:x3; val_offset:33690*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33690*0 + 3*478*FLEN/8, x4, x1, x2)

inst_11231:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7ffc00; valaddr_reg:x3; val_offset:33693*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33693*0 + 3*479*FLEN/8, x4, x1, x2)

inst_11232:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7ffe00; valaddr_reg:x3; val_offset:33696*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33696*0 + 3*480*FLEN/8, x4, x1, x2)

inst_11233:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7fff00; valaddr_reg:x3; val_offset:33699*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33699*0 + 3*481*FLEN/8, x4, x1, x2)

inst_11234:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7fff80; valaddr_reg:x3; val_offset:33702*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33702*0 + 3*482*FLEN/8, x4, x1, x2)

inst_11235:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7fffc0; valaddr_reg:x3; val_offset:33705*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33705*0 + 3*483*FLEN/8, x4, x1, x2)

inst_11236:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7fffe0; valaddr_reg:x3; val_offset:33708*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33708*0 + 3*484*FLEN/8, x4, x1, x2)

inst_11237:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7ffff0; valaddr_reg:x3; val_offset:33711*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33711*0 + 3*485*FLEN/8, x4, x1, x2)

inst_11238:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:33714*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33714*0 + 3*486*FLEN/8, x4, x1, x2)

inst_11239:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:33717*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33717*0 + 3*487*FLEN/8, x4, x1, x2)

inst_11240:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:33720*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33720*0 + 3*488*FLEN/8, x4, x1, x2)

inst_11241:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e5c14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e5c14; op2val:0x0;
op3val:0x7fffff; valaddr_reg:x3; val_offset:33723*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33723*0 + 3*489*FLEN/8, x4, x1, x2)

inst_11242:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:33726*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33726*0 + 3*490*FLEN/8, x4, x1, x2)

inst_11243:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:33729*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33729*0 + 3*491*FLEN/8, x4, x1, x2)

inst_11244:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:33732*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33732*0 + 3*492*FLEN/8, x4, x1, x2)

inst_11245:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:33735*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33735*0 + 3*493*FLEN/8, x4, x1, x2)

inst_11246:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:33738*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33738*0 + 3*494*FLEN/8, x4, x1, x2)

inst_11247:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:33741*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33741*0 + 3*495*FLEN/8, x4, x1, x2)

inst_11248:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:33744*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33744*0 + 3*496*FLEN/8, x4, x1, x2)

inst_11249:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:33747*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33747*0 + 3*497*FLEN/8, x4, x1, x2)

inst_11250:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:33750*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33750*0 + 3*498*FLEN/8, x4, x1, x2)

inst_11251:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:33753*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33753*0 + 3*499*FLEN/8, x4, x1, x2)

inst_11252:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:33756*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33756*0 + 3*500*FLEN/8, x4, x1, x2)

inst_11253:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:33759*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33759*0 + 3*501*FLEN/8, x4, x1, x2)

inst_11254:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:33762*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33762*0 + 3*502*FLEN/8, x4, x1, x2)

inst_11255:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:33765*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33765*0 + 3*503*FLEN/8, x4, x1, x2)

inst_11256:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:33768*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33768*0 + 3*504*FLEN/8, x4, x1, x2)

inst_11257:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:33771*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33771*0 + 3*505*FLEN/8, x4, x1, x2)

inst_11258:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84800000; valaddr_reg:x3; val_offset:33774*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33774*0 + 3*506*FLEN/8, x4, x1, x2)

inst_11259:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84800001; valaddr_reg:x3; val_offset:33777*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33777*0 + 3*507*FLEN/8, x4, x1, x2)

inst_11260:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84800003; valaddr_reg:x3; val_offset:33780*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33780*0 + 3*508*FLEN/8, x4, x1, x2)

inst_11261:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84800007; valaddr_reg:x3; val_offset:33783*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33783*0 + 3*509*FLEN/8, x4, x1, x2)

inst_11262:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x8480000f; valaddr_reg:x3; val_offset:33786*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33786*0 + 3*510*FLEN/8, x4, x1, x2)

inst_11263:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x8480001f; valaddr_reg:x3; val_offset:33789*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33789*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_11264:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x8480003f; valaddr_reg:x3; val_offset:33792*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33792*0 + 3*512*FLEN/8, x4, x1, x2)

inst_11265:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x8480007f; valaddr_reg:x3; val_offset:33795*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33795*0 + 3*513*FLEN/8, x4, x1, x2)

inst_11266:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x848000ff; valaddr_reg:x3; val_offset:33798*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33798*0 + 3*514*FLEN/8, x4, x1, x2)

inst_11267:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x848001ff; valaddr_reg:x3; val_offset:33801*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33801*0 + 3*515*FLEN/8, x4, x1, x2)

inst_11268:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x848003ff; valaddr_reg:x3; val_offset:33804*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33804*0 + 3*516*FLEN/8, x4, x1, x2)

inst_11269:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x848007ff; valaddr_reg:x3; val_offset:33807*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33807*0 + 3*517*FLEN/8, x4, x1, x2)

inst_11270:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84800fff; valaddr_reg:x3; val_offset:33810*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33810*0 + 3*518*FLEN/8, x4, x1, x2)

inst_11271:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84801fff; valaddr_reg:x3; val_offset:33813*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33813*0 + 3*519*FLEN/8, x4, x1, x2)

inst_11272:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84803fff; valaddr_reg:x3; val_offset:33816*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33816*0 + 3*520*FLEN/8, x4, x1, x2)

inst_11273:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84807fff; valaddr_reg:x3; val_offset:33819*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33819*0 + 3*521*FLEN/8, x4, x1, x2)

inst_11274:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x8480ffff; valaddr_reg:x3; val_offset:33822*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33822*0 + 3*522*FLEN/8, x4, x1, x2)

inst_11275:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x8481ffff; valaddr_reg:x3; val_offset:33825*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33825*0 + 3*523*FLEN/8, x4, x1, x2)

inst_11276:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x8483ffff; valaddr_reg:x3; val_offset:33828*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33828*0 + 3*524*FLEN/8, x4, x1, x2)

inst_11277:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x8487ffff; valaddr_reg:x3; val_offset:33831*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33831*0 + 3*525*FLEN/8, x4, x1, x2)

inst_11278:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x848fffff; valaddr_reg:x3; val_offset:33834*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33834*0 + 3*526*FLEN/8, x4, x1, x2)

inst_11279:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x849fffff; valaddr_reg:x3; val_offset:33837*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33837*0 + 3*527*FLEN/8, x4, x1, x2)

inst_11280:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84bfffff; valaddr_reg:x3; val_offset:33840*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33840*0 + 3*528*FLEN/8, x4, x1, x2)

inst_11281:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84c00000; valaddr_reg:x3; val_offset:33843*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33843*0 + 3*529*FLEN/8, x4, x1, x2)

inst_11282:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84e00000; valaddr_reg:x3; val_offset:33846*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33846*0 + 3*530*FLEN/8, x4, x1, x2)

inst_11283:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84f00000; valaddr_reg:x3; val_offset:33849*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33849*0 + 3*531*FLEN/8, x4, x1, x2)

inst_11284:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84f80000; valaddr_reg:x3; val_offset:33852*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33852*0 + 3*532*FLEN/8, x4, x1, x2)

inst_11285:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84fc0000; valaddr_reg:x3; val_offset:33855*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33855*0 + 3*533*FLEN/8, x4, x1, x2)

inst_11286:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84fe0000; valaddr_reg:x3; val_offset:33858*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33858*0 + 3*534*FLEN/8, x4, x1, x2)

inst_11287:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84ff0000; valaddr_reg:x3; val_offset:33861*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33861*0 + 3*535*FLEN/8, x4, x1, x2)

inst_11288:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84ff8000; valaddr_reg:x3; val_offset:33864*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33864*0 + 3*536*FLEN/8, x4, x1, x2)

inst_11289:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84ffc000; valaddr_reg:x3; val_offset:33867*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33867*0 + 3*537*FLEN/8, x4, x1, x2)

inst_11290:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84ffe000; valaddr_reg:x3; val_offset:33870*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33870*0 + 3*538*FLEN/8, x4, x1, x2)

inst_11291:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84fff000; valaddr_reg:x3; val_offset:33873*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33873*0 + 3*539*FLEN/8, x4, x1, x2)

inst_11292:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84fff800; valaddr_reg:x3; val_offset:33876*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33876*0 + 3*540*FLEN/8, x4, x1, x2)

inst_11293:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84fffc00; valaddr_reg:x3; val_offset:33879*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33879*0 + 3*541*FLEN/8, x4, x1, x2)

inst_11294:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84fffe00; valaddr_reg:x3; val_offset:33882*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33882*0 + 3*542*FLEN/8, x4, x1, x2)

inst_11295:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84ffff00; valaddr_reg:x3; val_offset:33885*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33885*0 + 3*543*FLEN/8, x4, x1, x2)

inst_11296:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84ffff80; valaddr_reg:x3; val_offset:33888*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33888*0 + 3*544*FLEN/8, x4, x1, x2)

inst_11297:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84ffffc0; valaddr_reg:x3; val_offset:33891*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33891*0 + 3*545*FLEN/8, x4, x1, x2)

inst_11298:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84ffffe0; valaddr_reg:x3; val_offset:33894*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33894*0 + 3*546*FLEN/8, x4, x1, x2)

inst_11299:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84fffff0; valaddr_reg:x3; val_offset:33897*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33897*0 + 3*547*FLEN/8, x4, x1, x2)

inst_11300:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84fffff8; valaddr_reg:x3; val_offset:33900*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33900*0 + 3*548*FLEN/8, x4, x1, x2)

inst_11301:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84fffffc; valaddr_reg:x3; val_offset:33903*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33903*0 + 3*549*FLEN/8, x4, x1, x2)

inst_11302:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84fffffe; valaddr_reg:x3; val_offset:33906*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33906*0 + 3*550*FLEN/8, x4, x1, x2)

inst_11303:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7648 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7648; op2val:0x80000000;
op3val:0x84ffffff; valaddr_reg:x3; val_offset:33909*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33909*0 + 3*551*FLEN/8, x4, x1, x2)

inst_11304:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd800000; valaddr_reg:x3; val_offset:33912*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33912*0 + 3*552*FLEN/8, x4, x1, x2)

inst_11305:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd800001; valaddr_reg:x3; val_offset:33915*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33915*0 + 3*553*FLEN/8, x4, x1, x2)

inst_11306:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd800003; valaddr_reg:x3; val_offset:33918*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33918*0 + 3*554*FLEN/8, x4, x1, x2)

inst_11307:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd800007; valaddr_reg:x3; val_offset:33921*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33921*0 + 3*555*FLEN/8, x4, x1, x2)

inst_11308:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd80000f; valaddr_reg:x3; val_offset:33924*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33924*0 + 3*556*FLEN/8, x4, x1, x2)

inst_11309:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd80001f; valaddr_reg:x3; val_offset:33927*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33927*0 + 3*557*FLEN/8, x4, x1, x2)

inst_11310:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd80003f; valaddr_reg:x3; val_offset:33930*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33930*0 + 3*558*FLEN/8, x4, x1, x2)

inst_11311:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd80007f; valaddr_reg:x3; val_offset:33933*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33933*0 + 3*559*FLEN/8, x4, x1, x2)

inst_11312:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd8000ff; valaddr_reg:x3; val_offset:33936*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33936*0 + 3*560*FLEN/8, x4, x1, x2)

inst_11313:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd8001ff; valaddr_reg:x3; val_offset:33939*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33939*0 + 3*561*FLEN/8, x4, x1, x2)

inst_11314:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd8003ff; valaddr_reg:x3; val_offset:33942*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33942*0 + 3*562*FLEN/8, x4, x1, x2)

inst_11315:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd8007ff; valaddr_reg:x3; val_offset:33945*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33945*0 + 3*563*FLEN/8, x4, x1, x2)

inst_11316:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd800fff; valaddr_reg:x3; val_offset:33948*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33948*0 + 3*564*FLEN/8, x4, x1, x2)

inst_11317:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd801fff; valaddr_reg:x3; val_offset:33951*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33951*0 + 3*565*FLEN/8, x4, x1, x2)

inst_11318:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd803fff; valaddr_reg:x3; val_offset:33954*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33954*0 + 3*566*FLEN/8, x4, x1, x2)

inst_11319:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd807fff; valaddr_reg:x3; val_offset:33957*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33957*0 + 3*567*FLEN/8, x4, x1, x2)

inst_11320:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd80ffff; valaddr_reg:x3; val_offset:33960*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33960*0 + 3*568*FLEN/8, x4, x1, x2)

inst_11321:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd81ffff; valaddr_reg:x3; val_offset:33963*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33963*0 + 3*569*FLEN/8, x4, x1, x2)

inst_11322:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd83ffff; valaddr_reg:x3; val_offset:33966*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33966*0 + 3*570*FLEN/8, x4, x1, x2)

inst_11323:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd87ffff; valaddr_reg:x3; val_offset:33969*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33969*0 + 3*571*FLEN/8, x4, x1, x2)

inst_11324:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd8fffff; valaddr_reg:x3; val_offset:33972*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33972*0 + 3*572*FLEN/8, x4, x1, x2)

inst_11325:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfd9fffff; valaddr_reg:x3; val_offset:33975*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33975*0 + 3*573*FLEN/8, x4, x1, x2)

inst_11326:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdbfffff; valaddr_reg:x3; val_offset:33978*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33978*0 + 3*574*FLEN/8, x4, x1, x2)

inst_11327:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdc00000; valaddr_reg:x3; val_offset:33981*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33981*0 + 3*575*FLEN/8, x4, x1, x2)

inst_11328:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfde00000; valaddr_reg:x3; val_offset:33984*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33984*0 + 3*576*FLEN/8, x4, x1, x2)

inst_11329:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdf00000; valaddr_reg:x3; val_offset:33987*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33987*0 + 3*577*FLEN/8, x4, x1, x2)

inst_11330:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdf80000; valaddr_reg:x3; val_offset:33990*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33990*0 + 3*578*FLEN/8, x4, x1, x2)

inst_11331:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdfc0000; valaddr_reg:x3; val_offset:33993*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33993*0 + 3*579*FLEN/8, x4, x1, x2)

inst_11332:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdfe0000; valaddr_reg:x3; val_offset:33996*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33996*0 + 3*580*FLEN/8, x4, x1, x2)

inst_11333:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdff0000; valaddr_reg:x3; val_offset:33999*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33999*0 + 3*581*FLEN/8, x4, x1, x2)

inst_11334:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdff8000; valaddr_reg:x3; val_offset:34002*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34002*0 + 3*582*FLEN/8, x4, x1, x2)

inst_11335:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdffc000; valaddr_reg:x3; val_offset:34005*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34005*0 + 3*583*FLEN/8, x4, x1, x2)

inst_11336:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdffe000; valaddr_reg:x3; val_offset:34008*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34008*0 + 3*584*FLEN/8, x4, x1, x2)

inst_11337:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdfff000; valaddr_reg:x3; val_offset:34011*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34011*0 + 3*585*FLEN/8, x4, x1, x2)

inst_11338:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdfff800; valaddr_reg:x3; val_offset:34014*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34014*0 + 3*586*FLEN/8, x4, x1, x2)

inst_11339:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdfffc00; valaddr_reg:x3; val_offset:34017*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34017*0 + 3*587*FLEN/8, x4, x1, x2)

inst_11340:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdfffe00; valaddr_reg:x3; val_offset:34020*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34020*0 + 3*588*FLEN/8, x4, x1, x2)

inst_11341:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdffff00; valaddr_reg:x3; val_offset:34023*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34023*0 + 3*589*FLEN/8, x4, x1, x2)

inst_11342:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdffff80; valaddr_reg:x3; val_offset:34026*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34026*0 + 3*590*FLEN/8, x4, x1, x2)

inst_11343:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdffffc0; valaddr_reg:x3; val_offset:34029*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34029*0 + 3*591*FLEN/8, x4, x1, x2)

inst_11344:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdffffe0; valaddr_reg:x3; val_offset:34032*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34032*0 + 3*592*FLEN/8, x4, x1, x2)

inst_11345:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdfffff0; valaddr_reg:x3; val_offset:34035*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34035*0 + 3*593*FLEN/8, x4, x1, x2)

inst_11346:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdfffff8; valaddr_reg:x3; val_offset:34038*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34038*0 + 3*594*FLEN/8, x4, x1, x2)

inst_11347:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdfffffc; valaddr_reg:x3; val_offset:34041*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34041*0 + 3*595*FLEN/8, x4, x1, x2)

inst_11348:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdfffffe; valaddr_reg:x3; val_offset:34044*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34044*0 + 3*596*FLEN/8, x4, x1, x2)

inst_11349:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xfdffffff; valaddr_reg:x3; val_offset:34047*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34047*0 + 3*597*FLEN/8, x4, x1, x2)

inst_11350:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff000001; valaddr_reg:x3; val_offset:34050*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34050*0 + 3*598*FLEN/8, x4, x1, x2)

inst_11351:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff000003; valaddr_reg:x3; val_offset:34053*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34053*0 + 3*599*FLEN/8, x4, x1, x2)

inst_11352:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff000007; valaddr_reg:x3; val_offset:34056*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34056*0 + 3*600*FLEN/8, x4, x1, x2)

inst_11353:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff199999; valaddr_reg:x3; val_offset:34059*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34059*0 + 3*601*FLEN/8, x4, x1, x2)

inst_11354:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff249249; valaddr_reg:x3; val_offset:34062*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34062*0 + 3*602*FLEN/8, x4, x1, x2)

inst_11355:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff333333; valaddr_reg:x3; val_offset:34065*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34065*0 + 3*603*FLEN/8, x4, x1, x2)

inst_11356:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:34068*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34068*0 + 3*604*FLEN/8, x4, x1, x2)

inst_11357:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:34071*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34071*0 + 3*605*FLEN/8, x4, x1, x2)

inst_11358:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff444444; valaddr_reg:x3; val_offset:34074*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34074*0 + 3*606*FLEN/8, x4, x1, x2)

inst_11359:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:34077*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34077*0 + 3*607*FLEN/8, x4, x1, x2)

inst_11360:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:34080*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34080*0 + 3*608*FLEN/8, x4, x1, x2)

inst_11361:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff666666; valaddr_reg:x3; val_offset:34083*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34083*0 + 3*609*FLEN/8, x4, x1, x2)

inst_11362:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:34086*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34086*0 + 3*610*FLEN/8, x4, x1, x2)

inst_11363:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:34089*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34089*0 + 3*611*FLEN/8, x4, x1, x2)

inst_11364:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:34092*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34092*0 + 3*612*FLEN/8, x4, x1, x2)

inst_11365:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e7bc0 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x13486b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e7bc0; op2val:0xc093486b;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:34095*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34095*0 + 3*613*FLEN/8, x4, x1, x2)

inst_11366:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:34098*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34098*0 + 3*614*FLEN/8, x4, x1, x2)

inst_11367:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:34101*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34101*0 + 3*615*FLEN/8, x4, x1, x2)

inst_11368:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:34104*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34104*0 + 3*616*FLEN/8, x4, x1, x2)

inst_11369:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:34107*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34107*0 + 3*617*FLEN/8, x4, x1, x2)

inst_11370:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:34110*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34110*0 + 3*618*FLEN/8, x4, x1, x2)

inst_11371:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:34113*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34113*0 + 3*619*FLEN/8, x4, x1, x2)

inst_11372:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:34116*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34116*0 + 3*620*FLEN/8, x4, x1, x2)

inst_11373:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:34119*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34119*0 + 3*621*FLEN/8, x4, x1, x2)

inst_11374:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:34122*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34122*0 + 3*622*FLEN/8, x4, x1, x2)

inst_11375:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:34125*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34125*0 + 3*623*FLEN/8, x4, x1, x2)

inst_11376:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:34128*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34128*0 + 3*624*FLEN/8, x4, x1, x2)

inst_11377:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:34131*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34131*0 + 3*625*FLEN/8, x4, x1, x2)

inst_11378:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:34134*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34134*0 + 3*626*FLEN/8, x4, x1, x2)

inst_11379:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:34137*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34137*0 + 3*627*FLEN/8, x4, x1, x2)

inst_11380:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:34140*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34140*0 + 3*628*FLEN/8, x4, x1, x2)

inst_11381:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:34143*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34143*0 + 3*629*FLEN/8, x4, x1, x2)

inst_11382:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80800000; valaddr_reg:x3; val_offset:34146*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34146*0 + 3*630*FLEN/8, x4, x1, x2)

inst_11383:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:34149*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34149*0 + 3*631*FLEN/8, x4, x1, x2)

inst_11384:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:34152*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34152*0 + 3*632*FLEN/8, x4, x1, x2)

inst_11385:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:34155*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34155*0 + 3*633*FLEN/8, x4, x1, x2)

inst_11386:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8080000f; valaddr_reg:x3; val_offset:34158*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34158*0 + 3*634*FLEN/8, x4, x1, x2)

inst_11387:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8080001f; valaddr_reg:x3; val_offset:34161*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34161*0 + 3*635*FLEN/8, x4, x1, x2)

inst_11388:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8080003f; valaddr_reg:x3; val_offset:34164*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34164*0 + 3*636*FLEN/8, x4, x1, x2)

inst_11389:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8080007f; valaddr_reg:x3; val_offset:34167*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34167*0 + 3*637*FLEN/8, x4, x1, x2)

inst_11390:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x808000ff; valaddr_reg:x3; val_offset:34170*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34170*0 + 3*638*FLEN/8, x4, x1, x2)

inst_11391:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x808001ff; valaddr_reg:x3; val_offset:34173*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34173*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_11392:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x808003ff; valaddr_reg:x3; val_offset:34176*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34176*0 + 3*640*FLEN/8, x4, x1, x2)

inst_11393:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x808007ff; valaddr_reg:x3; val_offset:34179*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34179*0 + 3*641*FLEN/8, x4, x1, x2)

inst_11394:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80800fff; valaddr_reg:x3; val_offset:34182*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34182*0 + 3*642*FLEN/8, x4, x1, x2)

inst_11395:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80801fff; valaddr_reg:x3; val_offset:34185*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34185*0 + 3*643*FLEN/8, x4, x1, x2)

inst_11396:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80803fff; valaddr_reg:x3; val_offset:34188*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34188*0 + 3*644*FLEN/8, x4, x1, x2)

inst_11397:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80807fff; valaddr_reg:x3; val_offset:34191*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34191*0 + 3*645*FLEN/8, x4, x1, x2)

inst_11398:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8080ffff; valaddr_reg:x3; val_offset:34194*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34194*0 + 3*646*FLEN/8, x4, x1, x2)

inst_11399:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8081ffff; valaddr_reg:x3; val_offset:34197*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34197*0 + 3*647*FLEN/8, x4, x1, x2)

inst_11400:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8083ffff; valaddr_reg:x3; val_offset:34200*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34200*0 + 3*648*FLEN/8, x4, x1, x2)

inst_11401:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8087ffff; valaddr_reg:x3; val_offset:34203*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34203*0 + 3*649*FLEN/8, x4, x1, x2)

inst_11402:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x808fffff; valaddr_reg:x3; val_offset:34206*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34206*0 + 3*650*FLEN/8, x4, x1, x2)

inst_11403:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x809fffff; valaddr_reg:x3; val_offset:34209*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34209*0 + 3*651*FLEN/8, x4, x1, x2)

inst_11404:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80bfffff; valaddr_reg:x3; val_offset:34212*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34212*0 + 3*652*FLEN/8, x4, x1, x2)

inst_11405:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80c00000; valaddr_reg:x3; val_offset:34215*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34215*0 + 3*653*FLEN/8, x4, x1, x2)

inst_11406:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80e00000; valaddr_reg:x3; val_offset:34218*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34218*0 + 3*654*FLEN/8, x4, x1, x2)

inst_11407:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80f00000; valaddr_reg:x3; val_offset:34221*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34221*0 + 3*655*FLEN/8, x4, x1, x2)

inst_11408:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80f80000; valaddr_reg:x3; val_offset:34224*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34224*0 + 3*656*FLEN/8, x4, x1, x2)

inst_11409:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fc0000; valaddr_reg:x3; val_offset:34227*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34227*0 + 3*657*FLEN/8, x4, x1, x2)

inst_11410:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fe0000; valaddr_reg:x3; val_offset:34230*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34230*0 + 3*658*FLEN/8, x4, x1, x2)

inst_11411:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ff0000; valaddr_reg:x3; val_offset:34233*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34233*0 + 3*659*FLEN/8, x4, x1, x2)

inst_11412:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ff8000; valaddr_reg:x3; val_offset:34236*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34236*0 + 3*660*FLEN/8, x4, x1, x2)

inst_11413:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffc000; valaddr_reg:x3; val_offset:34239*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34239*0 + 3*661*FLEN/8, x4, x1, x2)

inst_11414:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffe000; valaddr_reg:x3; val_offset:34242*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34242*0 + 3*662*FLEN/8, x4, x1, x2)

inst_11415:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fff000; valaddr_reg:x3; val_offset:34245*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34245*0 + 3*663*FLEN/8, x4, x1, x2)

inst_11416:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fff800; valaddr_reg:x3; val_offset:34248*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34248*0 + 3*664*FLEN/8, x4, x1, x2)

inst_11417:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffc00; valaddr_reg:x3; val_offset:34251*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34251*0 + 3*665*FLEN/8, x4, x1, x2)

inst_11418:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffe00; valaddr_reg:x3; val_offset:34254*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34254*0 + 3*666*FLEN/8, x4, x1, x2)

inst_11419:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffff00; valaddr_reg:x3; val_offset:34257*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34257*0 + 3*667*FLEN/8, x4, x1, x2)

inst_11420:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffff80; valaddr_reg:x3; val_offset:34260*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34260*0 + 3*668*FLEN/8, x4, x1, x2)

inst_11421:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffffc0; valaddr_reg:x3; val_offset:34263*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34263*0 + 3*669*FLEN/8, x4, x1, x2)

inst_11422:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffffe0; valaddr_reg:x3; val_offset:34266*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34266*0 + 3*670*FLEN/8, x4, x1, x2)

inst_11423:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffff0; valaddr_reg:x3; val_offset:34269*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34269*0 + 3*671*FLEN/8, x4, x1, x2)

inst_11424:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:34272*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34272*0 + 3*672*FLEN/8, x4, x1, x2)

inst_11425:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:34275*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34275*0 + 3*673*FLEN/8, x4, x1, x2)

inst_11426:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:34278*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34278*0 + 3*674*FLEN/8, x4, x1, x2)

inst_11427:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffffff; valaddr_reg:x3; val_offset:34281*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34281*0 + 3*675*FLEN/8, x4, x1, x2)

inst_11428:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:34284*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34284*0 + 3*676*FLEN/8, x4, x1, x2)

inst_11429:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:34287*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34287*0 + 3*677*FLEN/8, x4, x1, x2)

inst_11430:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:34290*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34290*0 + 3*678*FLEN/8, x4, x1, x2)

inst_11431:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:34293*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34293*0 + 3*679*FLEN/8, x4, x1, x2)

inst_11432:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:34296*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34296*0 + 3*680*FLEN/8, x4, x1, x2)

inst_11433:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:34299*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34299*0 + 3*681*FLEN/8, x4, x1, x2)

inst_11434:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:34302*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34302*0 + 3*682*FLEN/8, x4, x1, x2)

inst_11435:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:34305*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34305*0 + 3*683*FLEN/8, x4, x1, x2)

inst_11436:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:34308*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34308*0 + 3*684*FLEN/8, x4, x1, x2)

inst_11437:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:34311*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34311*0 + 3*685*FLEN/8, x4, x1, x2)

inst_11438:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:34314*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34314*0 + 3*686*FLEN/8, x4, x1, x2)

inst_11439:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:34317*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34317*0 + 3*687*FLEN/8, x4, x1, x2)

inst_11440:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:34320*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34320*0 + 3*688*FLEN/8, x4, x1, x2)

inst_11441:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:34323*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34323*0 + 3*689*FLEN/8, x4, x1, x2)

inst_11442:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:34326*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34326*0 + 3*690*FLEN/8, x4, x1, x2)

inst_11443:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:34329*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34329*0 + 3*691*FLEN/8, x4, x1, x2)

inst_11444:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f800000; valaddr_reg:x3; val_offset:34332*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34332*0 + 3*692*FLEN/8, x4, x1, x2)

inst_11445:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f800001; valaddr_reg:x3; val_offset:34335*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34335*0 + 3*693*FLEN/8, x4, x1, x2)

inst_11446:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f800003; valaddr_reg:x3; val_offset:34338*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34338*0 + 3*694*FLEN/8, x4, x1, x2)

inst_11447:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f800007; valaddr_reg:x3; val_offset:34341*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34341*0 + 3*695*FLEN/8, x4, x1, x2)

inst_11448:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f80000f; valaddr_reg:x3; val_offset:34344*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34344*0 + 3*696*FLEN/8, x4, x1, x2)

inst_11449:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f80001f; valaddr_reg:x3; val_offset:34347*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34347*0 + 3*697*FLEN/8, x4, x1, x2)

inst_11450:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f80003f; valaddr_reg:x3; val_offset:34350*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34350*0 + 3*698*FLEN/8, x4, x1, x2)

inst_11451:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f80007f; valaddr_reg:x3; val_offset:34353*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34353*0 + 3*699*FLEN/8, x4, x1, x2)

inst_11452:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f8000ff; valaddr_reg:x3; val_offset:34356*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34356*0 + 3*700*FLEN/8, x4, x1, x2)

inst_11453:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f8001ff; valaddr_reg:x3; val_offset:34359*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34359*0 + 3*701*FLEN/8, x4, x1, x2)

inst_11454:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f8003ff; valaddr_reg:x3; val_offset:34362*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34362*0 + 3*702*FLEN/8, x4, x1, x2)

inst_11455:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f8007ff; valaddr_reg:x3; val_offset:34365*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34365*0 + 3*703*FLEN/8, x4, x1, x2)

inst_11456:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f800fff; valaddr_reg:x3; val_offset:34368*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34368*0 + 3*704*FLEN/8, x4, x1, x2)

inst_11457:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f801fff; valaddr_reg:x3; val_offset:34371*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34371*0 + 3*705*FLEN/8, x4, x1, x2)

inst_11458:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f803fff; valaddr_reg:x3; val_offset:34374*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34374*0 + 3*706*FLEN/8, x4, x1, x2)

inst_11459:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f807fff; valaddr_reg:x3; val_offset:34377*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34377*0 + 3*707*FLEN/8, x4, x1, x2)

inst_11460:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f80ffff; valaddr_reg:x3; val_offset:34380*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34380*0 + 3*708*FLEN/8, x4, x1, x2)

inst_11461:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f81ffff; valaddr_reg:x3; val_offset:34383*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34383*0 + 3*709*FLEN/8, x4, x1, x2)

inst_11462:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f83ffff; valaddr_reg:x3; val_offset:34386*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34386*0 + 3*710*FLEN/8, x4, x1, x2)

inst_11463:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f87ffff; valaddr_reg:x3; val_offset:34389*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34389*0 + 3*711*FLEN/8, x4, x1, x2)

inst_11464:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f8fffff; valaddr_reg:x3; val_offset:34392*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34392*0 + 3*712*FLEN/8, x4, x1, x2)

inst_11465:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f9fffff; valaddr_reg:x3; val_offset:34395*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34395*0 + 3*713*FLEN/8, x4, x1, x2)

inst_11466:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fbfffff; valaddr_reg:x3; val_offset:34398*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34398*0 + 3*714*FLEN/8, x4, x1, x2)

inst_11467:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fc00000; valaddr_reg:x3; val_offset:34401*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34401*0 + 3*715*FLEN/8, x4, x1, x2)

inst_11468:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fe00000; valaddr_reg:x3; val_offset:34404*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34404*0 + 3*716*FLEN/8, x4, x1, x2)

inst_11469:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ff00000; valaddr_reg:x3; val_offset:34407*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34407*0 + 3*717*FLEN/8, x4, x1, x2)

inst_11470:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ff80000; valaddr_reg:x3; val_offset:34410*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34410*0 + 3*718*FLEN/8, x4, x1, x2)

inst_11471:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffc0000; valaddr_reg:x3; val_offset:34413*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34413*0 + 3*719*FLEN/8, x4, x1, x2)

inst_11472:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffe0000; valaddr_reg:x3; val_offset:34416*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34416*0 + 3*720*FLEN/8, x4, x1, x2)

inst_11473:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fff0000; valaddr_reg:x3; val_offset:34419*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34419*0 + 3*721*FLEN/8, x4, x1, x2)

inst_11474:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fff8000; valaddr_reg:x3; val_offset:34422*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34422*0 + 3*722*FLEN/8, x4, x1, x2)

inst_11475:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffc000; valaddr_reg:x3; val_offset:34425*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34425*0 + 3*723*FLEN/8, x4, x1, x2)

inst_11476:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffe000; valaddr_reg:x3; val_offset:34428*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34428*0 + 3*724*FLEN/8, x4, x1, x2)

inst_11477:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffff000; valaddr_reg:x3; val_offset:34431*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34431*0 + 3*725*FLEN/8, x4, x1, x2)

inst_11478:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffff800; valaddr_reg:x3; val_offset:34434*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34434*0 + 3*726*FLEN/8, x4, x1, x2)

inst_11479:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffc00; valaddr_reg:x3; val_offset:34437*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34437*0 + 3*727*FLEN/8, x4, x1, x2)

inst_11480:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffe00; valaddr_reg:x3; val_offset:34440*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34440*0 + 3*728*FLEN/8, x4, x1, x2)

inst_11481:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffff00; valaddr_reg:x3; val_offset:34443*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34443*0 + 3*729*FLEN/8, x4, x1, x2)

inst_11482:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffff80; valaddr_reg:x3; val_offset:34446*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34446*0 + 3*730*FLEN/8, x4, x1, x2)

inst_11483:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffffc0; valaddr_reg:x3; val_offset:34449*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34449*0 + 3*731*FLEN/8, x4, x1, x2)

inst_11484:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffffe0; valaddr_reg:x3; val_offset:34452*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34452*0 + 3*732*FLEN/8, x4, x1, x2)

inst_11485:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffff0; valaddr_reg:x3; val_offset:34455*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34455*0 + 3*733*FLEN/8, x4, x1, x2)

inst_11486:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffff8; valaddr_reg:x3; val_offset:34458*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34458*0 + 3*734*FLEN/8, x4, x1, x2)

inst_11487:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffffc; valaddr_reg:x3; val_offset:34461*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34461*0 + 3*735*FLEN/8, x4, x1, x2)

inst_11488:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffffe; valaddr_reg:x3; val_offset:34464*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34464*0 + 3*736*FLEN/8, x4, x1, x2)

inst_11489:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffffff; valaddr_reg:x3; val_offset:34467*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34467*0 + 3*737*FLEN/8, x4, x1, x2)

inst_11490:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbf800001; valaddr_reg:x3; val_offset:34470*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34470*0 + 3*738*FLEN/8, x4, x1, x2)

inst_11491:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbf800003; valaddr_reg:x3; val_offset:34473*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34473*0 + 3*739*FLEN/8, x4, x1, x2)

inst_11492:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbf800007; valaddr_reg:x3; val_offset:34476*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34476*0 + 3*740*FLEN/8, x4, x1, x2)

inst_11493:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbf999999; valaddr_reg:x3; val_offset:34479*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34479*0 + 3*741*FLEN/8, x4, x1, x2)

inst_11494:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:34482*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34482*0 + 3*742*FLEN/8, x4, x1, x2)

inst_11495:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:34485*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34485*0 + 3*743*FLEN/8, x4, x1, x2)

inst_11496:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:34488*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34488*0 + 3*744*FLEN/8, x4, x1, x2)

inst_11497:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:34491*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34491*0 + 3*745*FLEN/8, x4, x1, x2)

inst_11498:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:34494*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34494*0 + 3*746*FLEN/8, x4, x1, x2)

inst_11499:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:34497*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34497*0 + 3*747*FLEN/8, x4, x1, x2)

inst_11500:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:34500*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34500*0 + 3*748*FLEN/8, x4, x1, x2)

inst_11501:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:34503*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34503*0 + 3*749*FLEN/8, x4, x1, x2)

inst_11502:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:34506*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34506*0 + 3*750*FLEN/8, x4, x1, x2)

inst_11503:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:34509*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34509*0 + 3*751*FLEN/8, x4, x1, x2)

inst_11504:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:34512*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34512*0 + 3*752*FLEN/8, x4, x1, x2)

inst_11505:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:34515*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34515*0 + 3*753*FLEN/8, x4, x1, x2)

inst_11506:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc000000; valaddr_reg:x3; val_offset:34518*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34518*0 + 3*754*FLEN/8, x4, x1, x2)

inst_11507:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc000001; valaddr_reg:x3; val_offset:34521*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34521*0 + 3*755*FLEN/8, x4, x1, x2)

inst_11508:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc000003; valaddr_reg:x3; val_offset:34524*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34524*0 + 3*756*FLEN/8, x4, x1, x2)

inst_11509:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc000007; valaddr_reg:x3; val_offset:34527*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34527*0 + 3*757*FLEN/8, x4, x1, x2)

inst_11510:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc00000f; valaddr_reg:x3; val_offset:34530*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34530*0 + 3*758*FLEN/8, x4, x1, x2)

inst_11511:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc00001f; valaddr_reg:x3; val_offset:34533*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34533*0 + 3*759*FLEN/8, x4, x1, x2)

inst_11512:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc00003f; valaddr_reg:x3; val_offset:34536*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34536*0 + 3*760*FLEN/8, x4, x1, x2)

inst_11513:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc00007f; valaddr_reg:x3; val_offset:34539*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34539*0 + 3*761*FLEN/8, x4, x1, x2)

inst_11514:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc0000ff; valaddr_reg:x3; val_offset:34542*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34542*0 + 3*762*FLEN/8, x4, x1, x2)

inst_11515:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc0001ff; valaddr_reg:x3; val_offset:34545*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34545*0 + 3*763*FLEN/8, x4, x1, x2)

inst_11516:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc0003ff; valaddr_reg:x3; val_offset:34548*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34548*0 + 3*764*FLEN/8, x4, x1, x2)

inst_11517:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc0007ff; valaddr_reg:x3; val_offset:34551*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34551*0 + 3*765*FLEN/8, x4, x1, x2)

inst_11518:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc000fff; valaddr_reg:x3; val_offset:34554*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34554*0 + 3*766*FLEN/8, x4, x1, x2)

inst_11519:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc001fff; valaddr_reg:x3; val_offset:34557*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34557*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763363328,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763363329,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763363331,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763363335,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763363343,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763363359,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763363391,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763363455,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763363583,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763363839,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763364351,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763365375,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763367423,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763371519,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763379711,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763396095,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763428863,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763494399,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763625471,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(763887615,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(764411903,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(765460479,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(767557631,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(767557632,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(769654784,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(770703360,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771227648,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771489792,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771620864,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771686400,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771719168,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771735552,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771743744,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771747840,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771749888,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771750912,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771751424,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771751680,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771751808,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771751872,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771751904,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771751920,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771751928,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771751932,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771751934,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(771751935,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2119182394,32,FLEN)
NAN_BOXED(10316646,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439329280,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439329281,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439329283,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439329287,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439329295,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439329311,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439329343,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439329407,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439329535,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439329791,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439330303,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439331327,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439333375,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439337471,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439345663,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439362047,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439394815,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439460351,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439591423,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3439853567,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3440377855,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3441426431,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3443523583,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3443523584,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3445620736,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3446669312,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447193600,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447455744,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447586816,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447652352,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447685120,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447701504,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447709696,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447713792,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447715840,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447716864,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447717376,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447717632,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447717760,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447717824,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447717856,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447717872,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447717880,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447717884,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447717886,32,FLEN)
NAN_BOXED(2119199279,32,FLEN)
NAN_BOXED(2157787540,32,FLEN)
NAN_BOXED(3447717887,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662700032,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662700033,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662700035,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662700039,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662700047,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662700063,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662700095,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662700159,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662700287,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662700543,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662701055,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662702079,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662704127,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662708223,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662716415,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662732799,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662765567,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662831103,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(662962175,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(663224319,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(663748607,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(664797183,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(666894335,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(666894336,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(668991488,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(670040064,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(670564352,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(670826496,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(670957568,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671023104,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671055872,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671072256,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671080448,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671084544,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671086592,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671087616,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671088128,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671088384,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671088512,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671088576,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671088608,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671088624,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671088632,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671088636,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671088638,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(671088639,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2119392421,32,FLEN)
NAN_BOXED(10160221,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791650816,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791650817,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791650819,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791650823,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791650831,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791650847,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791650879,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791650943,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791651071,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791651327,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791651839,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791652863,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791654911,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791659007,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791667199,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791683583,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791716351,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791781887,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3791912959,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3792175103,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3792699391,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3793747967,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3795845119,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3795845120,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3797942272,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3798990848,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3799515136,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3799777280,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3799908352,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3799973888,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800006656,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800023040,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800031232,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800035328,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800037376,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800038400,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800038912,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800039168,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800039296,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800039360,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800039392,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800039408,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800039416,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800039420,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800039422,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(3800039423,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2119480976,32,FLEN)
NAN_BOXED(3231321150,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051697664,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051697665,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051697667,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051697671,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051697679,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051697695,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051697727,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051697791,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051697919,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051698175,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051698687,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051699711,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051701759,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051705855,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051714047,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051730431,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051763199,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051828735,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4051959807,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4052221951,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4052746239,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4053794815,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4055891967,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4055891968,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4057989120,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4059037696,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4059561984,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4059824128,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4059955200,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060020736,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060053504,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060069888,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060078080,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060082176,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060084224,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060085248,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060085760,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060086016,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060086144,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060086208,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060086240,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060086256,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060086264,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060086268,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060086270,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4060086271,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2119637917,32,FLEN)
NAN_BOXED(3231208758,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432696320,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432696321,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432696323,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432696327,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432696335,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432696351,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432696383,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432696447,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432696575,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432696831,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432697343,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432698367,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432700415,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432704511,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432712703,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432729087,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432761855,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432827391,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2432958463,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2433220607,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2433744895,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2434793471,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2436890623,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2436890624,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2438987776,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2440036352,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2440560640,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2440822784,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2440953856,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441019392,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441052160,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441068544,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441076736,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441080832,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441082880,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441083904,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441084416,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441084672,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441084800,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441084864,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441084896,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441084912,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441084920,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441084924,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441084926,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(2441084927,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2119677919,32,FLEN)
NAN_BOXED(2157438686,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143972352,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143972353,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143972355,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143972359,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143972367,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143972383,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143972415,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143972479,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143972607,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143972863,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143973375,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143974399,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143976447,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143980543,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4143988735,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4144005119,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4144037887,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4144103423,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4144234495,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4144496639,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4145020927,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4146069503,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4148166655,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4148166656,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4150263808,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4151312384,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4151836672,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152098816,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152229888,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152295424,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152328192,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152344576,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152352768,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152356864,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152358912,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152359936,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152360448,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152360704,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152360832,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152360896,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152360928,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152360944,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152360952,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152360956,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152360958,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4152360959,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2119804420,32,FLEN)
NAN_BOXED(3231092222,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(63,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(511,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1023,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2047,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4095,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8191,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16383,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32767,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(65535,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(131071,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(262143,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(524287,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1048575,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2097151,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4194303,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4194304,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6291456,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7340032,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7864320,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8126464,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8257536,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8323072,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8355840,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8372224,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8380416,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8384512,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8386560,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8387584,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388096,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388352,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388480,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388544,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388576,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388592,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2120113172,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388607,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981120,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981121,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981123,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981127,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981135,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981151,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981183,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981247,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981375,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981631,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222982143,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222983167,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222985215,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222989311,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222997503,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2223013887,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2223046655,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2223112191,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2223243263,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2223505407,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2224029695,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2225078271,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2227175423,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2227175424,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2229272576,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2230321152,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2230845440,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231107584,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231238656,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231304192,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231336960,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231353344,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231361536,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231365632,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231367680,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231368704,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369216,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369472,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369600,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369664,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369696,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369712,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369720,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369724,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369726,32,FLEN)
NAN_BOXED(2120119880,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369727,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253024256,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253024257,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253024259,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253024263,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253024271,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253024287,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253024319,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253024383,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253024511,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253024767,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253025279,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253026303,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253028351,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253032447,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253040639,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253057023,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253089791,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253155327,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253286399,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4253548543,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4254072831,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4255121407,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4257218559,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4257218560,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4259315712,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4260364288,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4260888576,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261150720,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261281792,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261347328,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261380096,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261396480,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261404672,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261408768,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261410816,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261411840,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261412352,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261412608,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261412736,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261412800,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261412832,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261412848,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261412856,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261412860,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261412862,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4261412863,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2120121280,32,FLEN)
NAN_BOXED(3230877803,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872256,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872271,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872287,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872319,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872383,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872511,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872767,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155873279,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155874303,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155876351,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155880447,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155888639,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155905023,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155937791,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156003327,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156134399,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156396543,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156920831,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157969407,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160066559,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160066560,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162163712,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163212288,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163736576,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163998720,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164129792,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164195328,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164228096,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164244480,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164252672,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164256768,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164258816,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164259840,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260352,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260608,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260736,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260800,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260832,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260848,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260863,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530496,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530497,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530499,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530503,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530511,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530527,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530559,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530623,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530751,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407531007,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407531519,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407532543,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407534591,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407538687,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407546879,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407563263,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407596031,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407661567,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407792639,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2408054783,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2408579071,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2409627647,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2411724799,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2411724800,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2413821952,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2414870528,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415394816,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415656960,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415788032,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415853568,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415886336,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415902720,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415910912,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415915008,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415917056,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918080,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918592,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918848,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918976,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919040,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919072,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919088,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919096,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919100,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919102,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919103,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552064,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552065,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552067,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552071,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552079,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552095,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552127,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552191,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552319,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552575,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422553087,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422554111,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422556159,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422560255,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
