<profile>

<section name = "Vitis HLS Report for 'lab4_z1'" level="0">
<item name = "Date">Tue Nov  8 10:00:58 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">lab4_z1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xa7a12t-csg325-1Q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="clk">10.00 ns, 3.602 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">93, 93, 0.930 us, 0.930 us, 94, 94, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L2">92, 92, 23, -, -, 4, no</column>
<column name=" + L1">20, 20, 5, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 40, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 77, -</column>
<column name="Register">-, -, 86, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_32ns_32_4_1_U1">mac_muladd_16s_16s_32ns_32_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_148_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln9_fu_127_p2">+, 0, 0, 11, 3, 1</column>
<column name="icmp_ln12_fu_142_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln9_fu_121_p2">icmp, 0, 0, 9, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add3_reg_96">9, 2, 32, 64</column>
<column name="ap_NS_fsm">37, 9, 1, 9</column>
<column name="i_fu_42">9, 2, 3, 6</column>
<column name="j_reg_85">9, 2, 3, 6</column>
<column name="resultVecror_arr_address0">13, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add3_reg_96">32, 0, 32, 0</column>
<column name="add_ln12_reg_207">3, 0, 3, 0</column>
<column name="add_ln9_reg_179">3, 0, 3, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="conv4_reg_194">32, 0, 32, 0</column>
<column name="i_fu_42">3, 0, 3, 0</column>
<column name="j_reg_85">3, 0, 3, 0</column>
<column name="resultVecror_arr_addr_reg_189">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="firstVector_arr_address0">out, 2, ap_memory, firstVector_arr, array</column>
<column name="firstVector_arr_ce0">out, 1, ap_memory, firstVector_arr, array</column>
<column name="firstVector_arr_q0">in, 16, ap_memory, firstVector_arr, array</column>
<column name="secondVector_arr_address0">out, 2, ap_memory, secondVector_arr, array</column>
<column name="secondVector_arr_ce0">out, 1, ap_memory, secondVector_arr, array</column>
<column name="secondVector_arr_q0">in, 16, ap_memory, secondVector_arr, array</column>
<column name="resultVecror_arr_address0">out, 2, ap_memory, resultVecror_arr, array</column>
<column name="resultVecror_arr_ce0">out, 1, ap_memory, resultVecror_arr, array</column>
<column name="resultVecror_arr_we0">out, 1, ap_memory, resultVecror_arr, array</column>
<column name="resultVecror_arr_d0">out, 32, ap_memory, resultVecror_arr, array</column>
<column name="resultVecror_arr_q0">in, 32, ap_memory, resultVecror_arr, array</column>
</table>
</item>
</section>
</profile>
