#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep  7 18:24:28 2023
# Process ID: 8820
# Current directory: E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19060 E:\ITMO\Vivado\activecore\activecore-master\designs\rtl\sigma\syn\syn_1stage\NEXYS4_DDR\NEXYS4_DDR.xpr
# Log file: E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/vivado.log
# Journal file: E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR'
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/coregen/riscv_1stage/sverilog/riscv_1stage.svh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.svh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog/riscv_2stage.svh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog/riscv_3stage.svh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog/riscv_4stage.svh'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 928.391 ; gain = 178.414
update_compile_order -fileset sources_1update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
eWARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 18:29:51 2023...
esign for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/debouncer/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/riscv_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/riscv_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_1m2s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_1m2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_2m1s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m3s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/coproc_custom0_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coproc_custom0_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/cpu_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/genexu_MUL_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genexu_MUL_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irq_adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_1stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/hw/sigma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_tile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 29e2278de4c149c8b6e064082325c144 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29e2278de4c149c8b6e064082325c144 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <riscv_5stage> not found while processing module instance <genblk1.riscv> [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:407]
ERROR: [VRFC 10-2865] module 'udm(BUS_TIMEOUT=104857600,RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm.v:10]
ERROR: [VRFC 10-2865] module 'irq_adapter_default' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv:10]
ERROR: [VRFC 10-2865] module 'ram_dual_memsplit(init_type="elf",init_data="../../sw/apps/heartbeat_variable.riscv",adr_width=30,mem_size=8192,P1_FRAC="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:1]
ERROR: [VRFC 10-2865] module 'uart_rx(RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v:10]
ERROR: [VRFC 10-2865] module 'uart_tx(RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v:10]
ERROR: [VRFC 10-2865] module 'udm_controller(BUS_TIMEOUT=104857600)' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v:10]
ERROR: [VRFC 10-2865] module 'ram_dual(init_type="elf",init_data="../../sw/apps/heartbeat_variable.riscv",adr_width=30,mem_size=8192)' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 935.008 ; gain = 12.223
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Sep  7 18:29:14 2023] Launched synth_1...
Run output will be captured here: E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Sep  7 18:31:32 2023] Launched synth_1...
Run output will be captured here: E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 29e2278de4c149c8b6e064082325c144 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29e2278de4c149c8b6e064082325c144 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <riscv_5stage> not found while processing module instance <genblk1.riscv> [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:407]
ERROR: [VRFC 10-2865] module 'udm(BUS_TIMEOUT=104857600,RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm.v:10]
ERROR: [VRFC 10-2865] module 'irq_adapter_default' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv:10]
ERROR: [VRFC 10-2865] module 'ram_dual_memsplit(init_type="elf",init_data="../../sw/apps/heartbeat_variable.riscv",adr_width=30,mem_size=8192,P1_FRAC="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:1]
ERROR: [VRFC 10-2865] module 'uart_rx(RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v:10]
ERROR: [VRFC 10-2865] module 'uart_tx(RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v:10]
ERROR: [VRFC 10-2865] module 'udm_controller(BUS_TIMEOUT=104857600)' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v:10]
ERROR: [VRFC 10-2865] module 'ram_dual(init_type="elf",init_data="../../sw/apps/heartbeat_variable.riscv",adr_width=30,mem_size=8192)' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property INCREMENTAL false [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --relax -prj riscv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/debouncer/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/riscv_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/riscv_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_1m2s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_1m2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_2m1s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m3s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/coproc_custom0_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coproc_custom0_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/cpu_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/genexu_MUL_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genexu_MUL_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irq_adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_1stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/hw/sigma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_tile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 29e2278de4c149c8b6e064082325c144 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29e2278de4c149c8b6e064082325c144 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <riscv_5stage> not found while processing module instance <genblk1.riscv> [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:407]
ERROR: [VRFC 10-2865] module 'udm(BUS_TIMEOUT=104857600,RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm.v:10]
ERROR: [VRFC 10-2865] module 'irq_adapter_default' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv:10]
ERROR: [VRFC 10-2865] module 'ram_dual_memsplit(init_type="elf",init_data="../../sw/apps/heartbeat_variable.riscv",adr_width=30,mem_size=8192,P1_FRAC="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:1]
ERROR: [VRFC 10-2865] module 'uart_rx(RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v:10]
ERROR: [VRFC 10-2865] module 'uart_tx(RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v:10]
ERROR: [VRFC 10-2865] module 'udm_controller(BUS_TIMEOUT=104857600)' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v:10]
ERROR: [VRFC 10-2865] module 'ram_dual(init_type="elf",init_data="../../sw/apps/heartbeat_variable.riscv",adr_width=30,mem_size=8192)' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1082.047 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --relax -prj riscv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/debouncer/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/riscv_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/riscv_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_1m2s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_1m2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_2m1s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m3s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/coproc_custom0_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coproc_custom0_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/cpu_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/genexu_MUL_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genexu_MUL_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irq_adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_1stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/hw/sigma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_tile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 29e2278de4c149c8b6e064082325c144 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29e2278de4c149c8b6e064082325c144 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <riscv_5stage> not found while processing module instance <genblk1.riscv> [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:407]
ERROR: [VRFC 10-2865] module 'udm(BUS_TIMEOUT=104857600,RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm.v:10]
ERROR: [VRFC 10-2865] module 'irq_adapter_default' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv:10]
ERROR: [VRFC 10-2865] module 'ram_dual_memsplit(init_type="elf",init_data="../../sw/apps/heartbeat_variable.riscv",adr_width=30,mem_size=8192,P1_FRAC="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:1]
ERROR: [VRFC 10-2865] module 'uart_rx(RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v:10]
ERROR: [VRFC 10-2865] module 'uart_tx(RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v:10]
ERROR: [VRFC 10-2865] module 'udm_controller(BUS_TIMEOUT=104857600)' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v:10]
ERROR: [VRFC 10-2865] module 'ram_dual(init_type="elf",init_data="../../sw/apps/heartbeat_variable.riscv",adr_width=30,mem_size=8192)' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.199 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top NEXYS4_DDR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top riscv_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --relax -prj riscv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/debouncer/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/riscv_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/riscv_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_1m2s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_1m2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_2m1s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m3s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/coproc_custom0_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coproc_custom0_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/cpu_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/mul_div/genexu_MUL_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genexu_MUL_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irq_adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_1stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/hw/sigma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_tile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 29e2278de4c149c8b6e064082325c144 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29e2278de4c149c8b6e064082325c144 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <riscv_5stage> not found while processing module instance <genblk1.riscv> [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:407]
ERROR: [VRFC 10-2865] module 'udm(BUS_TIMEOUT=104857600,RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm.v:10]
ERROR: [VRFC 10-2865] module 'irq_adapter_default' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv:10]
ERROR: [VRFC 10-2865] module 'ram_dual_memsplit(init_type="elf",init_data="../../sw/apps/heartbeat_variable.riscv",adr_width=30,mem_size=8192,P1_FRAC="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:1]
ERROR: [VRFC 10-2865] module 'uart_rx(RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v:10]
ERROR: [VRFC 10-2865] module 'uart_tx(RTX_EXTERNAL_OVERRIDE="YES")' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v:10]
ERROR: [VRFC 10-2865] module 'udm_controller(BUS_TIMEOUT=104857600)' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v:10]
ERROR: [VRFC 10-2865] module 'ram_dual(init_type="elf",init_data="../../sw/apps/heartbeat_variable.riscv",adr_width=30,mem_size=8192)' ignored due to previous errors [E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/ram/ram_dual.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.160 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Sep  7 18:38:22 2023] Launched synth_1...
Run output will be captured here: E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Sep  7 18:42:03 2023] Launched impl_1...
Run output will be captured here: E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep  7 18:44:47 2023] Launched impl_1...
Run output will be captured here: E:/ITMO/Vivado/activecore/activecore-master/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Netlist 29-17] Analyzing 398 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.593 . Memory (MB): peak = 2014.758 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.594 . Memory (MB): peak = 2014.758 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2014.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2198.230 ; gain = 884.699
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 18:47:10 2023...
