# Half-Adder
This repository consists of the RTL design and related essentials of Half Adder written in Verilog.
