#! /home/maolin/Apps/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-359-g6e5ed73)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa59aa0 .scope module, "main" "main" 2 3;
 .timescale 0 0;
v0xa7ace0_0 .net/s "AbsSum", 31 0, v0xa59610_0;  1 drivers
v0xa7ada0_0 .var "PeriodData", 127 0;
S_0xa59ec0 .scope module, "test" "PeriodAbsSumCalc" 2 7, 3 1 0, S_0xa59aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "PeriodData"
    .port_info 1 /OUTPUT 32 "AbsSum"
v0xa59610_0 .var/s "AbsSum", 31 0;
v0xa7a270 .array/s "AccTreeL1", 0 7, 31 0;
v0xa7a480 .array/s "AccTreeL2", 0 3, 31 0;
v0xa7a600 .array/s "AccTreeL3", 0 1, 31 0;
v0xa7a720 .array/s "Data", 0 15, 7 0;
v0xa7aac0_0 .net "PeriodData", 127 0, v0xa7ada0_0;  1 drivers
v0xa7aba0_0 .var/i "i", 31 0;
v0xa7a720_0 .array/port v0xa7a720, 0;
v0xa7a720_1 .array/port v0xa7a720, 1;
v0xa7a720_2 .array/port v0xa7a720, 2;
E_0xa4ace0/0 .event edge, v0xa7aac0_0, v0xa7a720_0, v0xa7a720_1, v0xa7a720_2;
v0xa7a720_3 .array/port v0xa7a720, 3;
v0xa7a720_4 .array/port v0xa7a720, 4;
v0xa7a720_5 .array/port v0xa7a720, 5;
v0xa7a720_6 .array/port v0xa7a720, 6;
E_0xa4ace0/1 .event edge, v0xa7a720_3, v0xa7a720_4, v0xa7a720_5, v0xa7a720_6;
v0xa7a720_7 .array/port v0xa7a720, 7;
v0xa7a720_8 .array/port v0xa7a720, 8;
v0xa7a720_9 .array/port v0xa7a720, 9;
v0xa7a720_10 .array/port v0xa7a720, 10;
E_0xa4ace0/2 .event edge, v0xa7a720_7, v0xa7a720_8, v0xa7a720_9, v0xa7a720_10;
v0xa7a720_11 .array/port v0xa7a720, 11;
v0xa7a720_12 .array/port v0xa7a720, 12;
v0xa7a720_13 .array/port v0xa7a720, 13;
v0xa7a720_14 .array/port v0xa7a720, 14;
E_0xa4ace0/3 .event edge, v0xa7a720_11, v0xa7a720_12, v0xa7a720_13, v0xa7a720_14;
v0xa7a720_15 .array/port v0xa7a720, 15;
v0xa7a270_0 .array/port v0xa7a270, 0;
v0xa7a270_1 .array/port v0xa7a270, 1;
v0xa7a270_2 .array/port v0xa7a270, 2;
E_0xa4ace0/4 .event edge, v0xa7a720_15, v0xa7a270_0, v0xa7a270_1, v0xa7a270_2;
v0xa7a270_3 .array/port v0xa7a270, 3;
v0xa7a270_4 .array/port v0xa7a270, 4;
v0xa7a270_5 .array/port v0xa7a270, 5;
v0xa7a270_6 .array/port v0xa7a270, 6;
E_0xa4ace0/5 .event edge, v0xa7a270_3, v0xa7a270_4, v0xa7a270_5, v0xa7a270_6;
v0xa7a270_7 .array/port v0xa7a270, 7;
v0xa7a480_0 .array/port v0xa7a480, 0;
v0xa7a480_1 .array/port v0xa7a480, 1;
v0xa7a480_2 .array/port v0xa7a480, 2;
E_0xa4ace0/6 .event edge, v0xa7a270_7, v0xa7a480_0, v0xa7a480_1, v0xa7a480_2;
v0xa7a480_3 .array/port v0xa7a480, 3;
v0xa7a600_0 .array/port v0xa7a600, 0;
v0xa7a600_1 .array/port v0xa7a600, 1;
E_0xa4ace0/7 .event edge, v0xa7a480_3, v0xa7a600_0, v0xa7a600_1;
E_0xa4ace0 .event/or E_0xa4ace0/0, E_0xa4ace0/1, E_0xa4ace0/2, E_0xa4ace0/3, E_0xa4ace0/4, E_0xa4ace0/5, E_0xa4ace0/6, E_0xa4ace0/7;
    .scope S_0xa59ec0;
T_0 ;
    %wait E_0xa4ace0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa7aba0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0xa7aba0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0xa7aac0_0;
    %load/vec4 v0xa7aba0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 4, v0xa7aba0_0;
    %store/vec4a v0xa7a720, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa7aba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xa7aba0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa7aba0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0xa7aba0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0xa7aba0_0;
    %pad/s 64;
    %muli 2, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0xa7a720, 4;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0xa7aba0_0;
    %pad/s 64;
    %muli 2, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0xa7a720, 4;
    %pad/s 32;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0xa7aba0_0;
    %pad/s 64;
    %muli 2, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0xa7a720, 4;
    %pad/s 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %load/vec4 v0xa7aba0_0;
    %pad/s 65;
    %muli 2, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0xa7a720, 4;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0xa7aba0_0;
    %pad/s 65;
    %muli 2, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0xa7a720, 4;
    %pad/s 32;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0xa7aba0_0;
    %pad/s 65;
    %muli 2, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0xa7a720, 4;
    %pad/s 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %add;
    %ix/getv/s 4, v0xa7aba0_0;
    %store/vec4a v0xa7a270, 4, 0;
    %load/vec4 v0xa7aba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa7aba0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa7aba0_0, 0, 32;
T_0.8 ;
    %load/vec4 v0xa7aba0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.9, 5;
    %load/vec4 v0xa7aba0_0;
    %pad/s 64;
    %muli 2, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0xa7a270, 4;
    %load/vec4 v0xa7aba0_0;
    %pad/s 65;
    %muli 2, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0xa7a270, 4;
    %add;
    %ix/getv/s 4, v0xa7aba0_0;
    %store/vec4a v0xa7a480, 4, 0;
    %load/vec4 v0xa7aba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa7aba0_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa7aba0_0, 0, 32;
T_0.10 ;
    %load/vec4 v0xa7aba0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0xa7aba0_0;
    %pad/s 64;
    %muli 2, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0xa7a480, 4;
    %load/vec4 v0xa7aba0_0;
    %pad/s 65;
    %muli 2, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0xa7a480, 4;
    %add;
    %ix/getv/s 4, v0xa7aba0_0;
    %store/vec4a v0xa7a600, 4, 0;
    %load/vec4 v0xa7aba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa7aba0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xa7a600, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xa7a600, 4;
    %add;
    %store/vec4 v0xa59610_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xa59aa0;
T_1 ;
    %vpi_call 2 11 "$display", "Period Abs Sum Calculate Absolute Sum Module test bench:" {0 0 0};
    %pushi/vec4 4261281277, 0, 32;
    %concati/vec4 4261281277, 0, 32;
    %concati/vec4 4261281277, 0, 32;
    %concati/vec4 4261281277, 0, 32;
    %store/vec4 v0xa7ada0_0, 0, 128;
    %delay 10, 0;
    %vpi_call 2 13 "$display", "result : %d", v0xa7ace0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "PeriodAbsSumCalc_tb.v";
    "./PeriodAbsSumCalc.v";
