#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 17 18:29:43 2024
# Process ID: 12808
# Current directory: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23924 D:\gogo\Documents\cours\3A\projet_led_2_V1.0\projet_led_2\led_start\led_start.xpr
# Log file: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/vivado.log
# Journal file: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start\vivado.jou
# Running On: gogo_pc_port, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 10, Host memory: 16788 MB
#-----------------------------------------------------------
start_gui
open_project D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.xpr
INFO: [Project 1-313] Project file moved from 'D:/gogo/Documents/cours/3A/projet_led_2/led_start' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/gogo/Documents/documents/cours/3a/projet_led_2'; using path 'D:/gogo/documents/cours/3a/projet_led_2' instead.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'tul.com.tw::pynq-z2:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gogo/documents/cours/3a/projet_led_2'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_0/bd_fc74_one_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_1/bd_fc74_psr_aclk_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_2/bd_fc74_s00mmu_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_3/bd_fc74_s00tr_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_4/bd_fc74_s00sic_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_5/bd_fc74_s00a2s_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_6/bd_fc74_sarn_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_7/bd_fc74_srn_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_8/bd_fc74_sawn_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_9/bd_fc74_swn_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_10/bd_fc74_sbn_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_11/bd_fc74_m00s2a_0.xci' referenced by design 'bd_fc74' could not be found.
WARNING: [BD 41-2576] File 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/ip/ip_12/bd_fc74_m00e_0.xci' referenced by design 'bd_fc74' could not be found.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1263.145 ; gain = 466.867
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'neopixel_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'neopixel_controller_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'neopixel_controller_tb'...
Generating merged BMM file for the design top 'neopixel_controller_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'neopixel_controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/sc_xtlm_led_btn_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj neopixel_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj neopixel_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/fpga-neopixel-main/fpga-neopixel-main/src/top_examples/RAM_60x24.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_60x24'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/fpga-neopixel-main/fpga-neopixel-main/src/controller/neopixel_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neopixel_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/fpga-neopixel-main/fpga-neopixel-main/src/controller/pixel_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pixel_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/fpga-neopixel-main/fpga-neopixel-main/src/controller/signal_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signal_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/fpga-neopixel-main/fpga-neopixel-main/src/controller/strip_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'strip_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/fpga-neopixel-main/fpga-neopixel-main/src/top_examples/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/fpga-neopixel-main/fpga-neopixel-main/sim/neopixel_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neopixel_controller_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot neopixel_controller_tb_behav xil_defaultlib.neopixel_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot neopixel_controller_tb_behav xil_defaultlib.neopixel_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.strip_controller [strip_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_controller [pixel_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_controller [signal_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_controller [\neopixel_controller(px_count_wi...]
Compiling architecture behavioral of entity xil_defaultlib.RAM_60x24 [ram_60x24_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_controller_tb
Built simulation snapshot neopixel_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "neopixel_controller_tb_behav -key {Behavioral:sim_1:Functional:neopixel_controller_tb} -tclbatch {neopixel_controller_tb.tcl} -protoinst "protoinst_files/bd_fc74.protoinst" -protoinst "protoinst_files/led_btn.protoinst" -view {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
open_wave_config D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg
source neopixel_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'neopixel_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1274.621 ; gain = 11.477
run 1 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'neopixel_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'neopixel_controller_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'neopixel_controller_tb'...
Generating merged BMM file for the design top 'neopixel_controller_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'neopixel_controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/sc_xtlm_led_btn_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj neopixel_controller_tb_vlog.prj"
"xvhdl --incr --relax -prj neopixel_controller_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/fpga-neopixel-main/fpga-neopixel-main/sim/neopixel_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neopixel_controller_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'neopixel_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'neopixel_controller_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot neopixel_controller_tb_behav xil_defaultlib.neopixel_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot neopixel_controller_tb_behav xil_defaultlib.neopixel_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.strip_controller [strip_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_controller [pixel_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_controller [signal_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_controller [\neopixel_controller(px_count_wi...]
Compiling architecture behavioral of entity xil_defaultlib.RAM_60x24 [ram_60x24_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.neopixel_controller_tb
Built simulation snapshot neopixel_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1291.363 ; gain = 8.316
run 1 ms
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/gogo/documents/cours/3a/projet_led_2/fpga-neopixel-main/fpga-neopixel-main/src/controller/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/gogo/documents/cours/3a/projet_led_2/led_start/led_start.srcs/sources_1/new/component.xml. It will be created.
close [ open D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/fsm_animation.vhd w ]
add_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/fsm_animation.vhd
update_compile_order -fileset sources_1
close [ open D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd w ]
add_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd
update_compile_order -fileset sources_1
set_property top tb_FSM_manageur [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FSM_manageur' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/sc_xtlm_led_btn_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_FSM_manageur_vlog.prj"
"xvhdl --incr --relax -prj tb_FSM_manageur_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/fsm_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_manageur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_FSM_manageur'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-8944] expression has 12 elements; formal 'count' expects 9 [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.629 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FSM_manageur' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/sc_xtlm_led_btn_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_FSM_manageur_vlog.prj"
"xvhdl --incr --relax -prj tb_FSM_manageur_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_FSM_manageur'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.FSM_manageur [\FSM_manageur(count_num=432,coun...]
Compiling architecture tb of entity xil_defaultlib.tb_fsm_manageur
Built simulation snapshot tb_FSM_manageur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_manageur_behav -key {Behavioral:sim_1:Functional:tb_FSM_manageur} -tclbatch {tb_FSM_manageur.tcl} -protoinst "protoinst_files/bd_fc74.protoinst" -protoinst "protoinst_files/led_btn.protoinst" -view {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
open_wave_config D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg
WARNING: Simulation object /neopixel_controller_tb/clk was not found in the design.
WARNING: Simulation object /neopixel_controller_tb/rst was not found in the design.
WARNING: Simulation object /neopixel_controller_tb/start was not found in the design.
WARNING: Simulation object /neopixel_controller_tb/JA1 was not found in the design.
WARNING: Simulation object /neopixel_controller_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /neopixel_controller_tb/UUT/neopixels/next_px_num was not found in the design.
source tb_FSM_manageur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_manageur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1342.953 ; gain = 19.324
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_FSM_manageur_vlog.prj"
"xvhdl --incr --relax -prj tb_FSM_manageur_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.953 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_FSM_manageur_vlog.prj"
"xvhdl --incr --relax -prj tb_FSM_manageur_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1348.293 ; gain = 0.125
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_FSM_manageur_vlog.prj"
"xvhdl --incr --relax -prj tb_FSM_manageur_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1348.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_FSM_manageur_vlog.prj"
"xvhdl --incr --relax -prj tb_FSM_manageur_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/fsm_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_manageur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_FSM_manageur'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.FSM_manageur [\FSM_manageur(count_num=432,coun...]
Compiling architecture tb of entity xil_defaultlib.tb_fsm_manageur
Built simulation snapshot tb_FSM_manageur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1358.328 ; gain = 9.371
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_FSM_manageur_vlog.prj"
"xvhdl --incr --relax -prj tb_FSM_manageur_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_FSM_manageur'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.FSM_manageur [\FSM_manageur(count_num=432,coun...]
Compiling architecture tb of entity xil_defaultlib.tb_fsm_manageur
Built simulation snapshot tb_FSM_manageur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1359.477 ; gain = 1.148
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_FSM_manageur_vlog.prj"
"xvhdl --incr --relax -prj tb_FSM_manageur_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_FSM_manageur'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.FSM_manageur [\FSM_manageur(count_num=432,coun...]
Compiling architecture tb of entity xil_defaultlib.tb_fsm_manageur
Built simulation snapshot tb_FSM_manageur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.020 ; gain = 7.336
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_FSM_manageur_vlog.prj"
"xvhdl --incr --relax -prj tb_FSM_manageur_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/fsm_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_manageur'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.266 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_FSM_manageur_vlog.prj"
"xvhdl --incr --relax -prj tb_FSM_manageur_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/fsm_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_manageur'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_FSM_manageur'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_FSM_manageur'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FSM_manageur_behav xil_defaultlib.tb_FSM_manageur xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1446.688 ; gain = 5.754
save_wave_config {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 19:37:49 2024...
