#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 15 01:59:07 2023
# Process ID: 26552
# Current directory: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30960 C:\Users\pacel\Documents\Spring_2023\ECE_1195\lab_6\vivado\lab6\lab6.xpr
# Log file: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/vivado.log
# Journal file: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Amr/OneDrive - University of Pittsburgh/Fall 2022/Teaching/ECE 1195/Labs/Lab 6 - 2D Image Convolution/lab6_template/lab6' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/vivado/ip_repo', nor could it be found using path 'C:/Users/Amr/OneDrive - University of Pittsburgh/Fall 2022/Teaching/ECE 1195/Labs/Lab 6 - 2D Image Convolution/lab6_template/vivado/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/vivado/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 689.477 ; gain = 116.734
update_compile_order -fileset sources_1
open_bd_design {C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axis_data_fifo:2.0 - AXIS_DATA_FIFO
Adding cell -- xilinx.com:ip:axi_dma:7.1 - AXI_DMA
Adding cell -- xilinx.com:ip:xlconcat:2.1 - IRQ_CONCAT
Adding cell -- xilinx.com:ip:smartconnect:1.0 - PL2PS_AXI
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - PS2PL_AXI
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:processing_system7:5.5 - PS7
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - PSR
Successfully read diagram <system> from BD file <C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 803.594 ; gain = 62.211
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip'.
delete_bd_objs [get_bd_intf_nets ACCEL/Conn1] [get_bd_intf_nets ACCEL/Conn2] [get_bd_nets ACCEL/s_axis_aresetn_1] [get_bd_nets ACCEL/s_axis_aclk_1] [get_bd_cells ACCEL/AXIS_DATA_FIFO]
add_files {C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip/hdl/verilog/hw_conv.v C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip/hdl/vhdl/hw_conv.vhd}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl'.
import_files C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip/hdl/verilog/hw_conv.v
import_files C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip/hdl/vhdl/hw_conv.vhd
export_ip_user_files -of_objects  [get_files C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/imports/verilog/hw_conv.v] -no_script -reset -force -quiet
remove_files  C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/imports/verilog/hw_conv.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/imports/vhdl/hw_conv.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/imports/vhdl/hw_conv.vhd
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo'.
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo/hw_conv
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo/hw_conv/hdl/verilog/hw_conv.v:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'sin' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sout' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n'.
WARNING: [IP_Flow 19-3158] Bus Interface 'sin': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'sout': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'ap_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3158] Bus Interface 'sin': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'sout': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'ap_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.tmp c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo/hw_conv/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo/hw_conv/hdl/verilog/hw_conv.v:]
ipx::current_core c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo/hw_conv/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hw_conv:1.0 hw_conv_0
endgroup
move_bd_cells [get_bd_cells ACCEL] [get_bd_cells hw_conv_0]
connect_bd_intf_net [get_bd_intf_pins ACCEL/M_AXIS] [get_bd_intf_pins ACCEL/hw_conv_0/sout]
connect_bd_intf_net [get_bd_intf_pins ACCEL/S_AXIS] [get_bd_intf_pins ACCEL/hw_conv_0/sin]
connect_bd_net [get_bd_pins ACCEL/S_AXIS_ACLK] [get_bd_pins ACCEL/hw_conv_0/ap_clk]
connect_bd_net [get_bd_pins ACCEL/S_AXIS_ARESETN] [get_bd_pins ACCEL/hw_conv_0/ap_rst_n]
set_property location {1 208 124} [get_bd_cells ACCEL]
set_property location {1.5 293 122} [get_bd_cells ACCEL]
set_property location {0.5 91 117} [get_bd_cells ACCEL]
set_property location {1.5 373 125} [get_bd_cells SYSTEM]
set_property location {792 75} [get_bd_intf_ports DDR]
make_wrapper -files [get_files C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd] -top
CRITICAL WARNING: [BD 41-967] AXI interface pin /ACCEL/hw_conv_0/sin is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ACCEL/hw_conv_0/sout is not associated to any clock pin. It may not work correctly.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
Wrote  : <C:\Users\pacel\Documents\Spring_2023\ECE_1195\lab_6\vivado\lab6\lab6.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ui/bd_a4bfee5e.ui> 
VHDL Output written to : C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.543 ; gain = 85.160
add_files -norecurse C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ui/bd_a4bfee5e.ui> 
VHDL Output written to : C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/AXI_DMA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/IRQ_CONCAT .
Exporting to file c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/bd_0/hw_handoff/system_PL2PS_AXI_0.hwh
Generated Block Design Tcl file c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/bd_0/hw_handoff/system_PL2PS_AXI_0_bd.tcl
Generated Hardware Definition File c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/bd_0/synth/system_PL2PS_AXI_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PL2PS_AXI .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PS7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PSR .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ACCEL/hw_conv_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PS2PL_AXI/s00_couplers/auto_pc .
Exporting to file C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/synth/system.hwdef
[Sat Apr 15 02:34:44 2023] Launched system_PS7_0_synth_1, system_AXI_DMA_0_synth_1, system_PL2PS_AXI_0_synth_1, system_PSR_0_synth_1, system_hw_conv_0_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_PS7_0_synth_1: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.runs/system_PS7_0_synth_1/runme.log
system_AXI_DMA_0_synth_1: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.runs/system_AXI_DMA_0_synth_1/runme.log
system_PL2PS_AXI_0_synth_1: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.runs/system_PL2PS_AXI_0_synth_1/runme.log
system_PSR_0_synth_1: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.runs/system_PSR_0_synth_1/runme.log
system_hw_conv_0_0_synth_1: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.runs/system_hw_conv_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.runs/system_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.runs/synth_1/runme.log
[Sat Apr 15 02:34:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 1332.074 ; gain = 157.309
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 15 03:02:12 2023...
