
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `tcl edalize_yosys_template.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_shift.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_shift.v' to AST representation.
Storing AST representation for module `$abstract\serv_shift'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_bufreg.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_bufreg.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_alu.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_alu.v' to AST representation.
Storing AST representation for module `$abstract\serv_alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_csr.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_csr.v' to AST representation.
Storing AST representation for module `$abstract\serv_csr'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_ctrl.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_ctrl.v' to AST representation.
Storing AST representation for module `$abstract\serv_ctrl'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_decode.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_decode.v' to AST representation.
Storing AST representation for module `$abstract\serv_decode'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_mem_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_mem_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_mem_if'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_if'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_ram_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_ram_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram_if'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_ram.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_ram.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_state.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_state.v' to AST representation.
Storing AST representation for module `$abstract\serv_state'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_top.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_top'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_top.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_top'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/arbiter.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/arbiter.v' to AST representation.
Storing AST representation for module `$abstract\arbiter'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/priority_encoder.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/priority_encoder.v' to AST representation.
Storing AST representation for module `$abstract\priority_encoder'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_arb_mux.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_arb_mux.v' to AST representation.
Storing AST representation for module `$abstract\axis_arb_mux'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_async_fifo.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_async_fifo.v' to AST representation.
Storing AST representation for module `$abstract\axis_async_fifo'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_arbiter.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_arbiter.v' to AST representation.
Storing AST representation for module `$abstract\serving_arbiter'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_mux.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_mux.v' to AST representation.
Storing AST representation for module `$abstract\serving_mux'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_ram.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_ram.v' to AST representation.
Storing AST representation for module `$abstract\serving_ram'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving.v' to AST representation.
Storing AST representation for module `$abstract\serving'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: src/corescore_0/rtl/wb2axis.v
Parsing Verilog input from `src/corescore_0/rtl/wb2axis.v' to AST representation.
Storing AST representation for module `$abstract\wb2axis'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: src/corescore_0/rtl/base.v
Parsing Verilog input from `src/corescore_0/rtl/base.v' to AST representation.
Storing AST representation for module `$abstract\base'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: src/corescore_0/rtl/emitter_uart.v
Parsing Verilog input from `src/corescore_0/rtl/emitter_uart.v' to AST representation.
Storing AST representation for module `$abstract\emitter_uart'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: src/corescore_0/rtl/corescore_gowin_yosys.v
Parsing Verilog input from `src/corescore_0/rtl/corescore_gowin_yosys.v' to AST representation.
Storing AST representation for module `$abstract\corescore_gowin_yosys'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: src/corescore_0/rtl/gw2a18_clk_gen.v
Parsing Verilog input from `src/corescore_0/rtl/gw2a18_clk_gen.v' to AST representation.
Storing AST representation for module `$abstract\clkgen'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: src/corescore-corescorecore_0/corescorecore.v
Parsing Verilog input from `src/corescore-corescorecore_0/corescorecore.v' to AST representation.
Storing AST representation for module `$abstract\corescorecore'.
Successfully finished Verilog frontend.

28. Executing SYNTH_GOWIN pass.

28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER4_MEM'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES4_MEM'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\DQS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\EMCU'.
Successfully finished Verilog frontend.

28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\ELVDS_IBUF_MIPI'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\TLVDS_OEN_BK'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Generating RTLIL representation for module `\PWRGRD'.
Successfully finished Verilog frontend.

28.3. Executing HIERARCHY pass (managing design hierarchy).

28.4. Executing AST frontend in derive mode using pre-parsed AST for module `\corescore_gowin_yosys'.
Generating RTLIL representation for module `\corescore_gowin_yosys'.

28.4.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\emitter_uart'.
Generating RTLIL representation for module `\emitter_uart'.

28.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\corescorecore'.
Generating RTLIL representation for module `\corescorecore'.

28.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\clkgen'.
Generating RTLIL representation for module `\clkgen'.
src/corescore_0/rtl/gw2a18_clk_gen.v:63: Warning: Identifier `\clk_54' is implicitly declared.
src/corescore_0/rtl/gw2a18_clk_gen.v:64: Warning: Identifier `\clk_108' is implicitly declared.

28.4.5. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:     \clkgen
Parameter \S_COUNT = 22
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928

28.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_arb_mux'.
Parameter \S_COUNT = 22
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$87229684cdd249854de4f1a34a5e886ae5888675\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$073300fb16c043819b11d630c08752b251659e86\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$64bd0fdd218743947e184567838b6fc73e111621\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$7f924f35a5e2f58881d24fc6977e718246938553\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base'.

28.4.29. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:     \clkgen
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving'.

28.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\wb2axis'.
Generating RTLIL representation for module `\wb2axis'.
Parameter \PORTS = 22
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928

28.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\arbiter'.
Parameter \PORTS = 22
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.44. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.50. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.53. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving'.

28.4.54. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux
Used module:             $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:             \wb2axis
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:     \clkgen
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0

28.4.55. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_top'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Generating RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0

28.4.56. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram_if'.
Parameter \width = 8
Parameter \csr_regs = 0
Generating RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000

28.4.57. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram'.
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex

28.4.58. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_mux'.
Generating RTLIL representation for module `\serving_mux'.

28.4.59. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_arbiter'.
Generating RTLIL representation for module `\serving_arbiter'.
Parameter \WIDTH = 22
Parameter \LSB_PRIORITY = 1212761928

28.4.60. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 22
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$cc62f3c8e4be9ecf6135d492bb676efe0fea5701\priority_encoder'.
Parameter \WIDTH = 22
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$cc62f3c8e4be9ecf6135d492bb676efe0fea5701\priority_encoder'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000

28.4.61. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram'.
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000

28.4.62. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram'.
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000

28.4.63. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram'.
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000

28.4.64. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram'.
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000

28.4.65. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram'.
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000

28.4.66. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram'.
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000

28.4.67. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram'.
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000

28.4.68. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram'.
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000

28.4.69. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram'.
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000

28.4.70. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram'.
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000

28.4.71. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram'.
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000

28.4.72. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram'.
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000

28.4.73. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram'.
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000

28.4.74. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram'.
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000

28.4.75. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram'.
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000

28.4.76. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram'.
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000

28.4.77. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram'.
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000

28.4.78. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram'.
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000

28.4.79. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram'.
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000

28.4.80. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram'.
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000

28.4.81. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram'.
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex

28.4.82. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux
Used module:             $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter
Used module:                 $paramod$cc62f3c8e4be9ecf6135d492bb676efe0fea5701\priority_encoder
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WITH_CSR = 0

28.4.83. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_mem_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WITH_CSR = 0

28.4.84. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000'.

28.4.85. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_alu'.
Generating RTLIL representation for module `\serv_alu'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0

28.4.86. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_ctrl'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl'.

28.4.87. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg'.
Generating RTLIL representation for module `\serv_bufreg'.

28.4.88. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_decode'.
Generating RTLIL representation for module `\serv_decode'.
Parameter \WITH_CSR = 0

28.4.89. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_state'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928

28.4.90. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.

28.4.91. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux
Used module:             $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter
Used module:                 $paramod$cc62f3c8e4be9ecf6135d492bb676efe0fea5701\priority_encoder
Used module:                     $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928

28.4.92. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.

28.4.93. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_shift'.
Generating RTLIL representation for module `\serv_shift'.

28.4.94. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux
Used module:             $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter
Used module:                 $paramod$cc62f3c8e4be9ecf6135d492bb676efe0fea5701\priority_encoder
Used module:                     $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                         $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928

28.4.95. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.

28.4.96. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux
Used module:             $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter
Used module:                 $paramod$cc62f3c8e4be9ecf6135d492bb676efe0fea5701\priority_encoder
Used module:                     $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                         $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                             $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928

28.4.97. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.

28.4.98. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux
Used module:             $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter
Used module:                 $paramod$cc62f3c8e4be9ecf6135d492bb676efe0fea5701\priority_encoder
Used module:                     $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                         $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                             $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                 $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen

28.4.99. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux
Used module:             $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter
Used module:                 $paramod$cc62f3c8e4be9ecf6135d492bb676efe0fea5701\priority_encoder
Used module:                     $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                         $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                             $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                 $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Removing unused module `$abstract\corescorecore'.
Removing unused module `$abstract\clkgen'.
Removing unused module `$abstract\corescore_gowin_yosys'.
Removing unused module `$abstract\emitter_uart'.
Removing unused module `$abstract\base'.
Removing unused module `$abstract\wb2axis'.
Removing unused module `$abstract\serving'.
Removing unused module `$abstract\serving_ram'.
Removing unused module `$abstract\serving_mux'.
Removing unused module `$abstract\serving_arbiter'.
Removing unused module `$abstract\axis_async_fifo'.
Removing unused module `$abstract\axis_arb_mux'.
Removing unused module `$abstract\priority_encoder'.
Removing unused module `$abstract\arbiter'.
Removing unused module `$abstract\serv_rf_top'.
Removing unused module `$abstract\serv_top'.
Removing unused module `$abstract\serv_state'.
Removing unused module `$abstract\serv_rf_ram'.
Removing unused module `$abstract\serv_rf_ram_if'.
Removing unused module `$abstract\serv_rf_if'.
Removing unused module `$abstract\serv_mem_if'.
Removing unused module `$abstract\serv_decode'.
Removing unused module `$abstract\serv_ctrl'.
Removing unused module `$abstract\serv_csr'.
Removing unused module `$abstract\serv_alu'.
Removing unused module `$abstract\serv_bufreg'.
Removing unused module `$abstract\serv_shift'.
Removed 27 unused modules.
Module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$073300fb16c043819b11d630c08752b251659e86\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base directly or indirectly displays text -> setting "keep" attribute.
Module corescorecore directly or indirectly displays text -> setting "keep" attribute.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram directly or indirectly displays text -> setting "keep" attribute.

28.5. Executing PROC pass (convert processes to netlists).

28.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$740'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$708'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$676'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$644'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$612'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$580'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$532'.
Found and cleaned up 4 empty switches in `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1220'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1188'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1156'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1124'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1092'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1060'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1028'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$996'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$964'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$932'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$900'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$868'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$836'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$804'.
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$772'.
Cleaned up 27 empty switches.

28.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$731 in module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$699 in module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$667 in module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$635 in module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$603 in module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$571 in module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$523 in module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432 in module $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.
Marked 4 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419 in module $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.
Marked 2 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393 in module $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.
Marked 3 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390 in module $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.
Marked 1 switch rules as full_case in process $proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353 in module clkgen.
Marked 3 switch rules as full_case in process $proc$src/corescore_0/rtl/emitter_uart.v:28$342 in module emitter_uart.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188 in module DFFS.
Marked 1 switch rules as full_case in process $proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$1304 in module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1211 in module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1179 in module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1147 in module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1115 in module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1083 in module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1051 in module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1019 in module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$987 in module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$955 in module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$923 in module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$891 in module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$859 in module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$827 in module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$795 in module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$763 in module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Removed a total of 0 dead cases.

28.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 40 redundant assignments.
Promoted 261 assignments to connections.

28.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
  Set init value: \mask_reg = 22'0000000000000000000000
Found init rule in `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
  Set init value: \grant_encoded_reg = 5'00000
Found init rule in `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
  Set init value: \grant_valid_reg = 1'0
Found init rule in `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
  Set init value: \grant_reg = 22'0000000000000000000000
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
  Set init value: \temp_m_axis_tuser_reg = 1'0
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
  Set init value: \temp_m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
  Set init value: \temp_m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
  Set init value: \temp_m_axis_tlast_reg = 1'0
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
  Set init value: \temp_m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
  Set init value: \temp_m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
  Set init value: \temp_m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
  Set init value: \m_axis_tuser_reg = 1'0
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
  Set init value: \m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
  Set init value: \m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
  Set init value: \m_axis_tlast_reg = 1'0
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
  Set init value: \m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
  Set init value: \m_axis_tready_int_reg = 1'0
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
  Set init value: \Q = 1'0

28.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \final_rst in `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.

28.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~180 debug messages>

28.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$740'.
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$731'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$737
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_DATA[7:0]$736
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_ADDR[7:0]$735
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$724'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$708'.
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$699'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$705
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_DATA[7:0]$704
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_ADDR[7:0]$703
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$692'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$676'.
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$667'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$673
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_DATA[7:0]$672
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_ADDR[7:0]$671
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$660'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$644'.
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$635'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$641
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_DATA[7:0]$640
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_ADDR[7:0]$639
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$628'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$612'.
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$603'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$609
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_DATA[7:0]$608
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_ADDR[7:0]$607
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$596'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$580'.
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$571'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$577
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_DATA[7:0]$576
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_ADDR[7:0]$575
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$564'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$532'.
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$523'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$529
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_DATA[7:0]$528
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_ADDR[7:0]$527
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$516'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$501'.
     1/1: $0\rdata1[6:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$500'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$498'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$496'.
     1/4: $0\rdata0[7:0]
     2/4: $0\rgnt[0:0]
     3/4: $0\rreq_r[0:0]
     4/4: $0\rcnt[4:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$489'.
     1/2: $0\wgo[0:0]
     2/2: $0\wcnt[4:0]
Creating decoders for process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Creating decoders for process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Creating decoders for process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Creating decoders for process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Creating decoders for process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
     1/4: $0\mask_reg[21:0]
     2/4: $0\grant_encoded_reg[4:0]
     3/4: $0\grant_valid_reg[0:0]
     4/4: $0\grant_reg[21:0]
Creating decoders for process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
     1/26: $8\mask_next[21:0]
     2/26: $7\mask_next[21:0]
     3/26: $6\mask_next[21:0]
     4/26: $6\grant_encoded_next[4:0]
     5/26: $6\grant_next[21:0]
     6/26: $6\grant_valid_next[0:0]
     7/26: $5\mask_next[21:0]
     8/26: $5\grant_encoded_next[4:0]
     9/26: $5\grant_valid_next[0:0]
    10/26: $5\grant_next[21:0]
    11/26: $4\mask_next[21:0]
    12/26: $4\grant_encoded_next[4:0]
    13/26: $4\grant_valid_next[0:0]
    14/26: $4\grant_next[21:0]
    15/26: $3\mask_next[21:0]
    16/26: $3\grant_encoded_next[4:0]
    17/26: $3\grant_valid_next[0:0]
    18/26: $3\grant_next[21:0]
    19/26: $2\grant_encoded_next[4:0]
    20/26: $2\grant_next[21:0]
    21/26: $2\grant_valid_next[0:0]
    22/26: $2\mask_next[21:0]
    23/26: $1\grant_encoded_next[4:0]
    24/26: $1\grant_next[21:0]
    25/26: $1\grant_valid_next[0:0]
    26/26: $1\mask_next[21:0]
Creating decoders for process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
     1/1: $0\o_wb_ack[0:0]
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
     1/15: $0\temp_m_axis_tvalid_reg[0:0]
     2/15: $0\m_axis_tready_int_reg[0:0]
     3/15: $0\m_axis_tvalid_reg[0:0]
     4/15: $0\temp_m_axis_tuser_reg[0:0]
     5/15: $0\temp_m_axis_tdest_reg[7:0]
     6/15: $0\temp_m_axis_tid_reg[7:0]
     7/15: $0\temp_m_axis_tlast_reg[0:0]
     8/15: $0\temp_m_axis_tkeep_reg[0:0]
     9/15: $0\temp_m_axis_tdata_reg[7:0]
    10/15: $0\m_axis_tuser_reg[0:0]
    11/15: $0\m_axis_tdest_reg[7:0]
    12/15: $0\m_axis_tid_reg[7:0]
    13/15: $0\m_axis_tlast_reg[0:0]
    14/15: $0\m_axis_tkeep_reg[0:0]
    15/15: $0\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
     1/12: $2\store_axis_temp_to_output[0:0]
     2/12: $3\temp_m_axis_tvalid_next[0:0]
     3/12: $3\m_axis_tvalid_next[0:0]
     4/12: $2\store_axis_int_to_output[0:0]
     5/12: $2\m_axis_tvalid_next[0:0]
     6/12: $2\store_axis_int_to_temp[0:0]
     7/12: $2\temp_m_axis_tvalid_next[0:0]
     8/12: $1\store_axis_int_to_temp[0:0]
     9/12: $1\store_axis_int_to_output[0:0]
    10/12: $1\temp_m_axis_tvalid_next[0:0]
    11/12: $1\m_axis_tvalid_next[0:0]
    12/12: $1\store_axis_temp_to_output[0:0]
Creating decoders for process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Creating decoders for process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
     1/2: $0\srst_n[0:0]
     2/2: $0\srst_n_pipe[0:0]
Creating decoders for process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
     1/3: $0\cnt[9:0]
     2/3: $0\data[9:0]
     3/3: $0\o_tready[0:0]
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
     1/8: $1$lookahead\mem3$285[15:0]$302
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277[3:0]$298
     3/8: $1$lookahead\mem2$284[15:0]$301
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276[3:0]$297
     5/8: $1$lookahead\mem1$283[15:0]$300
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275[3:0]$296
     7/8: $1$lookahead\mem0$282[15:0]$299
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274[3:0]$295
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
     1/4: $1$lookahead\mem1$249[15:0]$258
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245[3:0]$256
     3/4: $1$lookahead\mem0$248[15:0]$257
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244[3:0]$255
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
     1/2: $1$lookahead\mem$230[15:0]$235
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228[3:0]$234
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Creating decoders for process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$1506'.
     1/2: $0\cnt[5:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$1499'.
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
     1/6: $0\o_cnt[2:0]
     2/6: $0\stage_two_pending[0:0]
     3/6: $0\o_cnt_r[3:0]
     4/6: $0\o_ctrl_jump[0:0]
     5/6: $0\o_cnt_en[0:0]
     6/6: $0\o_init[0:0]
Creating decoders for process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
     1/16: $0\imm11_7[4:0]
     2/16: $0\imm24_20[4:0]
     3/16: $0\imm30_25[5:0]
     4/16: $0\imm7[0:0]
     5/16: $0\imm19_12_20[8:0]
     6/16: $0\imm30[0:0]
     7/16: $0\op26[0:0]
     8/16: $0\op22[0:0]
     9/16: $0\op21[0:0]
    10/16: $0\op20[0:0]
    11/16: $0\funct3[2:0]
    12/16: $0\opcode[4:0]
    13/16: $0\signbit[0:0]
    14/16: $0\o_rf_rs2_addr[4:0]
    15/16: $0\o_rf_rs1_addr[4:0]
    16/16: $0\o_rf_rd_addr[4:0]
Creating decoders for process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$1316'.
     1/3: $0\o_lsb[1:0] [1]
     2/3: $0\o_lsb[1:0] [0]
     3/3: $0\data[31:0]
Creating decoders for process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$1304'.
     1/2: $0\en_pc_r[0:0]
     2/2: $0\o_ibus_adr[31:0]
Creating decoders for process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1285'.
     1/3: $0\shamt_msb[0:0]
     2/3: $0\shamt[4:0]
     3/3: $0\result_lt_r[0:0]
Creating decoders for process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$1256'.
     1/2: $0\dat[31:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1220'.
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1211'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1217
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_DATA[7:0]$1216
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_ADDR[7:0]$1215
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1204'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1188'.
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1179'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1185
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_DATA[7:0]$1184
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_ADDR[7:0]$1183
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1172'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1156'.
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1147'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1153
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_DATA[7:0]$1152
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_ADDR[7:0]$1151
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1140'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1124'.
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1115'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1121
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_DATA[7:0]$1120
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_ADDR[7:0]$1119
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1108'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1092'.
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1083'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1089
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_DATA[7:0]$1088
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_ADDR[7:0]$1087
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1076'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1060'.
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1051'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1057
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_DATA[7:0]$1056
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_ADDR[7:0]$1055
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1044'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1028'.
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1019'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1025
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_DATA[7:0]$1024
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_ADDR[7:0]$1023
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1012'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$996'.
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$987'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$993
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_DATA[7:0]$992
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_ADDR[7:0]$991
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$980'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$964'.
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$955'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$961
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_DATA[7:0]$960
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_ADDR[7:0]$959
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$948'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$932'.
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$923'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$929
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_DATA[7:0]$928
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_ADDR[7:0]$927
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$916'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$900'.
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$891'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$897
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_DATA[7:0]$896
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_ADDR[7:0]$895
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$884'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$868'.
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$859'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$865
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_DATA[7:0]$864
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_ADDR[7:0]$863
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$852'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$836'.
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$827'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$833
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_DATA[7:0]$832
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_ADDR[7:0]$831
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$820'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$804'.
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$795'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$801
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_DATA[7:0]$800
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_ADDR[7:0]$799
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$788'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$772'.
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$763'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$769
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_DATA[7:0]$768
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_ADDR[7:0]$767
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$756'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]

28.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.\grant_next' from process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.\grant_valid_next' from process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.\grant_encoded_next' from process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.\mask_next' from process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tvalid_next' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\temp_m_axis_tvalid_next' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\store_axis_int_to_output' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\store_axis_int_to_temp' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\store_axis_temp_to_output' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tdata_int' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tkeep_int' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tvalid_int' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tlast_int' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tid_int' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tdest_int' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tuser_int' from process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_pending_irq' from process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$1499'.

28.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\rdata' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$731'.
  created $dff cell `$procdff$2451' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_ADDR' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$731'.
  created $dff cell `$procdff$2452' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_DATA' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$731'.
  created $dff cell `$procdff$2453' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$731'.
  created $dff cell `$procdff$2454' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\o_wb_ack' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$724'.
  created $dff cell `$procdff$2455' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_en_r' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$724'.
  created $dff cell `$procdff$2456' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\bsel' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$724'.
  created $dff cell `$procdff$2457' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_rdt' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$724'.
  created $dff cell `$procdff$2458' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\rdata' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$699'.
  created $dff cell `$procdff$2459' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_ADDR' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$699'.
  created $dff cell `$procdff$2460' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_DATA' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$699'.
  created $dff cell `$procdff$2461' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$699'.
  created $dff cell `$procdff$2462' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\o_wb_ack' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$692'.
  created $dff cell `$procdff$2463' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_en_r' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$692'.
  created $dff cell `$procdff$2464' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\bsel' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$692'.
  created $dff cell `$procdff$2465' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_rdt' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$692'.
  created $dff cell `$procdff$2466' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\rdata' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$667'.
  created $dff cell `$procdff$2467' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_ADDR' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$667'.
  created $dff cell `$procdff$2468' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_DATA' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$667'.
  created $dff cell `$procdff$2469' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$667'.
  created $dff cell `$procdff$2470' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\o_wb_ack' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$660'.
  created $dff cell `$procdff$2471' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_en_r' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$660'.
  created $dff cell `$procdff$2472' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\bsel' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$660'.
  created $dff cell `$procdff$2473' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_rdt' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$660'.
  created $dff cell `$procdff$2474' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\rdata' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$635'.
  created $dff cell `$procdff$2475' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_ADDR' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$635'.
  created $dff cell `$procdff$2476' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_DATA' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$635'.
  created $dff cell `$procdff$2477' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$635'.
  created $dff cell `$procdff$2478' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\o_wb_ack' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$628'.
  created $dff cell `$procdff$2479' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_en_r' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$628'.
  created $dff cell `$procdff$2480' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\bsel' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$628'.
  created $dff cell `$procdff$2481' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_rdt' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$628'.
  created $dff cell `$procdff$2482' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\rdata' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$603'.
  created $dff cell `$procdff$2483' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_ADDR' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$603'.
  created $dff cell `$procdff$2484' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_DATA' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$603'.
  created $dff cell `$procdff$2485' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$603'.
  created $dff cell `$procdff$2486' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\o_wb_ack' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$596'.
  created $dff cell `$procdff$2487' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_en_r' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$596'.
  created $dff cell `$procdff$2488' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\bsel' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$596'.
  created $dff cell `$procdff$2489' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_rdt' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$596'.
  created $dff cell `$procdff$2490' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\rdata' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$571'.
  created $dff cell `$procdff$2491' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_ADDR' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$571'.
  created $dff cell `$procdff$2492' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_DATA' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$571'.
  created $dff cell `$procdff$2493' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$571'.
  created $dff cell `$procdff$2494' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\o_wb_ack' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$564'.
  created $dff cell `$procdff$2495' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_en_r' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$564'.
  created $dff cell `$procdff$2496' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\bsel' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$564'.
  created $dff cell `$procdff$2497' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_rdt' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$564'.
  created $dff cell `$procdff$2498' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\rdata' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$523'.
  created $dff cell `$procdff$2499' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_ADDR' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$523'.
  created $dff cell `$procdff$2500' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_DATA' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$523'.
  created $dff cell `$procdff$2501' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$523'.
  created $dff cell `$procdff$2502' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\o_wb_ack' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$516'.
  created $dff cell `$procdff$2503' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_en_r' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$516'.
  created $dff cell `$procdff$2504' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\bsel' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$516'.
  created $dff cell `$procdff$2505' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_rdt' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$516'.
  created $dff cell `$procdff$2506' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$501'.
  created $dff cell `$procdff$2507' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$500'.
  created $dff cell `$procdff$2508' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\genblk1.wtrig0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$498'.
  created $dff cell `$procdff$2509' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata0' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$496'.
  created $dff cell `$procdff$2510' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rgnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$496'.
  created $dff cell `$procdff$2511' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$496'.
  created $dff cell `$procdff$2512' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rtrig1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$496'.
  created $dff cell `$procdff$2513' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$496'.
  created $dff cell `$procdff$2514' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$489'.
  created $dff cell `$procdff$2515' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wgo' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$489'.
  created $dff cell `$procdff$2516' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$489'.
  created $dff cell `$procdff$2517' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$489'.
  created $dff cell `$procdff$2518' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$489'.
  created $dff cell `$procdff$2519' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$489'.
  created $dff cell `$procdff$2520' with positive edge clock.
Creating register for signal `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.\grant_reg' using process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$2521' with positive edge clock.
Creating register for signal `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.\grant_valid_reg' using process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$2522' with positive edge clock.
Creating register for signal `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.\grant_encoded_reg' using process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$2523' with positive edge clock.
Creating register for signal `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.\mask_reg' using process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$2524' with positive edge clock.
Creating register for signal `\wb2axis.\o_wb_ack' using process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
  created $dff cell `$procdff$2525' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tready_int_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2526' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tdata_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2527' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tkeep_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2528' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tvalid_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2529' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tlast_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2530' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tid_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2531' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tdest_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2532' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\m_axis_tuser_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2533' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\temp_m_axis_tdata_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2534' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\temp_m_axis_tkeep_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2535' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\temp_m_axis_tvalid_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2536' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\temp_m_axis_tlast_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2537' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\temp_m_axis_tid_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2538' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\temp_m_axis_tdest_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2539' with positive edge clock.
Creating register for signal `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.\temp_m_axis_tuser_reg' using process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$2540' with positive edge clock.
Creating register for signal `\clkgen.\srst_n_pipe' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$2543' with positive edge clock and positive level reset.
Creating register for signal `\clkgen.\srst_n' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$2546' with positive edge clock and positive level reset.
Creating register for signal `\emitter_uart.\o_tready' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$2547' with positive edge clock.
Creating register for signal `\emitter_uart.\cnt' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$2548' with positive edge clock.
Creating register for signal `\emitter_uart.\data' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$2549' with positive edge clock.
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2550' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2551' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2552' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2553' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2554' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2555' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2556' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2557' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$282' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2558' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$283' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2559' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$284' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2560' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$285' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$2561' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$2562' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$2563' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$2564' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$2565' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$248' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$2566' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$249' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$2567' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$2568' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$2569' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$230' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$2570' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
  created $adff cell `$procdff$2573' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
  created $adff cell `$procdff$2576' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
  created $adff cell `$procdff$2579' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
  created $adff cell `$procdff$2582' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
  created $dff cell `$procdff$2583' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
  created $dff cell `$procdff$2584' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
  created $dff cell `$procdff$2585' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
  created $dff cell `$procdff$2586' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
  created $dff cell `$procdff$2587' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
  created $dff cell `$procdff$2588' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
  created $adff cell `$procdff$2591' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
  created $adff cell `$procdff$2594' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
  created $adff cell `$procdff$2597' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
  created $adff cell `$procdff$2600' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
  created $dff cell `$procdff$2601' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
  created $dff cell `$procdff$2602' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
  created $dff cell `$procdff$2603' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
  created $dff cell `$procdff$2604' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
  created $dff cell `$procdff$2605' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
  created $dff cell `$procdff$2606' with positive edge clock.
Creating register for signal `\serv_shift.\cnt' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$1506'.
  created $dff cell `$procdff$2607' with positive edge clock.
Creating register for signal `\serv_shift.\signbit' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$1506'.
  created $dff cell `$procdff$2608' with positive edge clock.
Creating register for signal `\serv_shift.\wrapped' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$1506'.
  created $dff cell `$procdff$2609' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_init' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
  created $dff cell `$procdff$2610' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_en' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
  created $dff cell `$procdff$2611' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_done' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
  created $dff cell `$procdff$2612' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_ctrl_jump' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
  created $dff cell `$procdff$2613' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_req' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
  created $dff cell `$procdff$2614' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
  created $dff cell `$procdff$2615' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_r' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
  created $dff cell `$procdff$2616' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_pending' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
  created $dff cell `$procdff$2617' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rd_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2618' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs1_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2619' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs2_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2620' with positive edge clock.
Creating register for signal `\serv_decode.\signbit' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2621' with positive edge clock.
Creating register for signal `\serv_decode.\opcode' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2622' with positive edge clock.
Creating register for signal `\serv_decode.\funct3' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2623' with positive edge clock.
Creating register for signal `\serv_decode.\op20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2624' with positive edge clock.
Creating register for signal `\serv_decode.\op21' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2625' with positive edge clock.
Creating register for signal `\serv_decode.\op22' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2626' with positive edge clock.
Creating register for signal `\serv_decode.\op26' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2627' with positive edge clock.
Creating register for signal `\serv_decode.\imm30' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2628' with positive edge clock.
Creating register for signal `\serv_decode.\imm19_12_20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2629' with positive edge clock.
Creating register for signal `\serv_decode.\imm7' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2630' with positive edge clock.
Creating register for signal `\serv_decode.\imm30_25' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2631' with positive edge clock.
Creating register for signal `\serv_decode.\imm24_20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2632' with positive edge clock.
Creating register for signal `\serv_decode.\imm11_7' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
  created $dff cell `$procdff$2633' with positive edge clock.
Creating register for signal `\serv_bufreg.\data' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$1316'.
  created $dff cell `$procdff$2634' with positive edge clock.
Creating register for signal `\serv_bufreg.\o_lsb' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$1316'.
  created $dff cell `$procdff$2635' with positive edge clock.
Creating register for signal `\serv_bufreg.\c_r' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$1316'.
  created $dff cell `$procdff$2636' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\o_ibus_adr' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$1304'.
  created $dff cell `$procdff$2637' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\en_pc_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$1304'.
  created $dff cell `$procdff$2638' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_4_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$1304'.
  created $dff cell `$procdff$2639' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_offset_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$1304'.
  created $dff cell `$procdff$2640' with positive edge clock.
Creating register for signal `\serv_alu.\result_lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1285'.
  created $dff cell `$procdff$2641' with positive edge clock.
Creating register for signal `\serv_alu.\shamt' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1285'.
  created $dff cell `$procdff$2642' with positive edge clock.
Creating register for signal `\serv_alu.\shamt_msb' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1285'.
  created $dff cell `$procdff$2643' with positive edge clock.
Creating register for signal `\serv_alu.\add_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1285'.
  created $dff cell `$procdff$2644' with positive edge clock.
Creating register for signal `\serv_alu.\b_inv_plus_1_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1285'.
  created $dff cell `$procdff$2645' with positive edge clock.
Creating register for signal `\serv_alu.\lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1285'.
  created $dff cell `$procdff$2646' with positive edge clock.
Creating register for signal `\serv_alu.\eq_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1285'.
  created $dff cell `$procdff$2647' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\signbit' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$1256'.
  created $dff cell `$procdff$2648' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\dat' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$1256'.
  created $dff cell `$procdff$2649' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\rdata' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1211'.
  created $dff cell `$procdff$2650' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_ADDR' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1211'.
  created $dff cell `$procdff$2651' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_DATA' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1211'.
  created $dff cell `$procdff$2652' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1211'.
  created $dff cell `$procdff$2653' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\o_wb_ack' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1204'.
  created $dff cell `$procdff$2654' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_en_r' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1204'.
  created $dff cell `$procdff$2655' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\bsel' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1204'.
  created $dff cell `$procdff$2656' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_rdt' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1204'.
  created $dff cell `$procdff$2657' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\rdata' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1179'.
  created $dff cell `$procdff$2658' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_ADDR' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1179'.
  created $dff cell `$procdff$2659' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_DATA' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1179'.
  created $dff cell `$procdff$2660' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1179'.
  created $dff cell `$procdff$2661' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\o_wb_ack' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1172'.
  created $dff cell `$procdff$2662' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_en_r' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1172'.
  created $dff cell `$procdff$2663' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\bsel' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1172'.
  created $dff cell `$procdff$2664' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_rdt' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1172'.
  created $dff cell `$procdff$2665' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\rdata' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1147'.
  created $dff cell `$procdff$2666' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_ADDR' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1147'.
  created $dff cell `$procdff$2667' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_DATA' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1147'.
  created $dff cell `$procdff$2668' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1147'.
  created $dff cell `$procdff$2669' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\o_wb_ack' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1140'.
  created $dff cell `$procdff$2670' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_en_r' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1140'.
  created $dff cell `$procdff$2671' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\bsel' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1140'.
  created $dff cell `$procdff$2672' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_rdt' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1140'.
  created $dff cell `$procdff$2673' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\rdata' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1115'.
  created $dff cell `$procdff$2674' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_ADDR' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1115'.
  created $dff cell `$procdff$2675' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_DATA' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1115'.
  created $dff cell `$procdff$2676' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1115'.
  created $dff cell `$procdff$2677' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\o_wb_ack' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1108'.
  created $dff cell `$procdff$2678' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_en_r' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1108'.
  created $dff cell `$procdff$2679' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\bsel' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1108'.
  created $dff cell `$procdff$2680' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_rdt' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1108'.
  created $dff cell `$procdff$2681' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\rdata' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1083'.
  created $dff cell `$procdff$2682' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_ADDR' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1083'.
  created $dff cell `$procdff$2683' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_DATA' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1083'.
  created $dff cell `$procdff$2684' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1083'.
  created $dff cell `$procdff$2685' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\o_wb_ack' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1076'.
  created $dff cell `$procdff$2686' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_en_r' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1076'.
  created $dff cell `$procdff$2687' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\bsel' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1076'.
  created $dff cell `$procdff$2688' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_rdt' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1076'.
  created $dff cell `$procdff$2689' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\rdata' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1051'.
  created $dff cell `$procdff$2690' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_ADDR' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1051'.
  created $dff cell `$procdff$2691' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_DATA' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1051'.
  created $dff cell `$procdff$2692' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1051'.
  created $dff cell `$procdff$2693' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\o_wb_ack' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1044'.
  created $dff cell `$procdff$2694' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_en_r' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1044'.
  created $dff cell `$procdff$2695' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\bsel' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1044'.
  created $dff cell `$procdff$2696' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_rdt' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1044'.
  created $dff cell `$procdff$2697' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\rdata' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1019'.
  created $dff cell `$procdff$2698' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_ADDR' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1019'.
  created $dff cell `$procdff$2699' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_DATA' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1019'.
  created $dff cell `$procdff$2700' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1019'.
  created $dff cell `$procdff$2701' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\o_wb_ack' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1012'.
  created $dff cell `$procdff$2702' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_en_r' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1012'.
  created $dff cell `$procdff$2703' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\bsel' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1012'.
  created $dff cell `$procdff$2704' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_rdt' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1012'.
  created $dff cell `$procdff$2705' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\rdata' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$987'.
  created $dff cell `$procdff$2706' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_ADDR' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$987'.
  created $dff cell `$procdff$2707' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_DATA' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$987'.
  created $dff cell `$procdff$2708' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$987'.
  created $dff cell `$procdff$2709' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\o_wb_ack' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$980'.
  created $dff cell `$procdff$2710' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_en_r' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$980'.
  created $dff cell `$procdff$2711' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\bsel' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$980'.
  created $dff cell `$procdff$2712' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_rdt' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$980'.
  created $dff cell `$procdff$2713' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\rdata' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$955'.
  created $dff cell `$procdff$2714' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_ADDR' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$955'.
  created $dff cell `$procdff$2715' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_DATA' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$955'.
  created $dff cell `$procdff$2716' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$955'.
  created $dff cell `$procdff$2717' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\o_wb_ack' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$948'.
  created $dff cell `$procdff$2718' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_en_r' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$948'.
  created $dff cell `$procdff$2719' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\bsel' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$948'.
  created $dff cell `$procdff$2720' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_rdt' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$948'.
  created $dff cell `$procdff$2721' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\rdata' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$923'.
  created $dff cell `$procdff$2722' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_ADDR' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$923'.
  created $dff cell `$procdff$2723' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_DATA' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$923'.
  created $dff cell `$procdff$2724' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$923'.
  created $dff cell `$procdff$2725' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\o_wb_ack' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$916'.
  created $dff cell `$procdff$2726' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_en_r' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$916'.
  created $dff cell `$procdff$2727' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\bsel' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$916'.
  created $dff cell `$procdff$2728' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_rdt' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$916'.
  created $dff cell `$procdff$2729' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\rdata' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$891'.
  created $dff cell `$procdff$2730' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_ADDR' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$891'.
  created $dff cell `$procdff$2731' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_DATA' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$891'.
  created $dff cell `$procdff$2732' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$891'.
  created $dff cell `$procdff$2733' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\o_wb_ack' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$884'.
  created $dff cell `$procdff$2734' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_en_r' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$884'.
  created $dff cell `$procdff$2735' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\bsel' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$884'.
  created $dff cell `$procdff$2736' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_rdt' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$884'.
  created $dff cell `$procdff$2737' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\rdata' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$859'.
  created $dff cell `$procdff$2738' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_ADDR' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$859'.
  created $dff cell `$procdff$2739' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_DATA' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$859'.
  created $dff cell `$procdff$2740' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$859'.
  created $dff cell `$procdff$2741' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\o_wb_ack' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$852'.
  created $dff cell `$procdff$2742' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_en_r' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$852'.
  created $dff cell `$procdff$2743' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\bsel' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$852'.
  created $dff cell `$procdff$2744' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_rdt' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$852'.
  created $dff cell `$procdff$2745' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\rdata' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$827'.
  created $dff cell `$procdff$2746' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_ADDR' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$827'.
  created $dff cell `$procdff$2747' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_DATA' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$827'.
  created $dff cell `$procdff$2748' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$827'.
  created $dff cell `$procdff$2749' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\o_wb_ack' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$820'.
  created $dff cell `$procdff$2750' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_en_r' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$820'.
  created $dff cell `$procdff$2751' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\bsel' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$820'.
  created $dff cell `$procdff$2752' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_rdt' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$820'.
  created $dff cell `$procdff$2753' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\rdata' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$795'.
  created $dff cell `$procdff$2754' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_ADDR' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$795'.
  created $dff cell `$procdff$2755' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_DATA' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$795'.
  created $dff cell `$procdff$2756' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$795'.
  created $dff cell `$procdff$2757' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\o_wb_ack' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$788'.
  created $dff cell `$procdff$2758' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_en_r' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$788'.
  created $dff cell `$procdff$2759' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\bsel' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$788'.
  created $dff cell `$procdff$2760' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_rdt' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$788'.
  created $dff cell `$procdff$2761' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\rdata' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$763'.
  created $dff cell `$procdff$2762' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_ADDR' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$763'.
  created $dff cell `$procdff$2763' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_DATA' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$763'.
  created $dff cell `$procdff$2764' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$763'.
  created $dff cell `$procdff$2765' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\o_wb_ack' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$756'.
  created $dff cell `$procdff$2766' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_en_r' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$756'.
  created $dff cell `$procdff$2767' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\bsel' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$756'.
  created $dff cell `$procdff$2768' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_rdt' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$756'.
  created $dff cell `$procdff$2769' with positive edge clock.

28.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$740'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$731'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$731'.
Found and cleaned up 4 empty switches in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$724'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$724'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$708'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$699'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$699'.
Found and cleaned up 4 empty switches in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$692'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$692'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$676'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$667'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$667'.
Found and cleaned up 4 empty switches in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$660'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$660'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$644'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$635'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$635'.
Found and cleaned up 4 empty switches in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$628'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$628'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$612'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$603'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$603'.
Found and cleaned up 4 empty switches in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$596'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$596'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$580'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$571'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$571'.
Found and cleaned up 4 empty switches in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$564'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$564'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$532'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$523'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$523'.
Found and cleaned up 4 empty switches in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$516'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$516'.
Found and cleaned up 1 empty switch in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$501'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$501'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$500'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$498'.
Found and cleaned up 3 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$496'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$496'.
Found and cleaned up 4 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$489'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$489'.
Removing empty process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Removing empty process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Removing empty process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Removing empty process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Found and cleaned up 1 empty switch in `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Removing empty process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Found and cleaned up 4 empty switches in `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Removing empty process `$paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Found and cleaned up 4 empty switches in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Found and cleaned up 3 empty switches in `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Removing empty process `clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found and cleaned up 5 empty switches in `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Found and cleaned up 1 empty switch in `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$1506'.
Removing empty process `serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$1506'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$1499'.
Found and cleaned up 8 empty switches in `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$1489'.
Found and cleaned up 3 empty switches in `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
Removing empty process `serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$1429'.
Found and cleaned up 3 empty switches in `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$1316'.
Removing empty process `serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$1316'.
Found and cleaned up 3 empty switches in `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$1304'.
Removing empty process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$1304'.
Found and cleaned up 2 empty switches in `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1285'.
Removing empty process `serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1285'.
Found and cleaned up 3 empty switches in `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$1256'.
Removing empty process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$1256'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1220'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1211'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1211'.
Found and cleaned up 4 empty switches in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1204'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1204'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1188'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1179'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1179'.
Found and cleaned up 4 empty switches in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1172'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1172'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1156'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1147'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1147'.
Found and cleaned up 4 empty switches in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1140'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1140'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1124'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1115'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1115'.
Found and cleaned up 4 empty switches in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1108'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1108'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1092'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1083'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1083'.
Found and cleaned up 4 empty switches in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1076'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1076'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1060'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1051'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1051'.
Found and cleaned up 4 empty switches in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1044'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1044'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1028'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1019'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1019'.
Found and cleaned up 4 empty switches in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1012'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1012'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$996'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$987'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$987'.
Found and cleaned up 4 empty switches in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$980'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$980'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$964'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$955'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$955'.
Found and cleaned up 4 empty switches in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$948'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$948'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$932'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$923'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$923'.
Found and cleaned up 4 empty switches in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$916'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$916'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$900'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$891'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$891'.
Found and cleaned up 4 empty switches in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$884'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$884'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$868'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$859'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$859'.
Found and cleaned up 4 empty switches in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$852'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$852'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$836'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$827'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$827'.
Found and cleaned up 4 empty switches in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$820'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$820'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$804'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$795'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$795'.
Found and cleaned up 4 empty switches in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$788'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$788'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$772'.
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$763'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$763'.
Found and cleaned up 4 empty switches in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$756'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$756'.
Cleaned up 180 empty switches.

28.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Optimizing module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Optimizing module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Optimizing module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Optimizing module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Optimizing module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Optimizing module $paramod$cc62f3c8e4be9ecf6135d492bb676efe0fea5701\priority_encoder.
Optimizing module serving_arbiter.
Optimizing module serving_mux.
<suppressed ~1 debug messages>
Optimizing module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Optimizing module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Optimizing module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Optimizing module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Optimizing module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Optimizing module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Optimizing module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Optimizing module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Optimizing module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Optimizing module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Optimizing module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Optimizing module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Optimizing module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Optimizing module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Optimizing module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Optimizing module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Optimizing module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Optimizing module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Optimizing module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Optimizing module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Optimizing module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Optimizing module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Optimizing module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Optimizing module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Optimizing module $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.
<suppressed ~28 debug messages>
Optimizing module wb2axis.
Optimizing module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Optimizing module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Optimizing module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Optimizing module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Optimizing module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Optimizing module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Optimizing module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Optimizing module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Optimizing module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Optimizing module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Optimizing module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Optimizing module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Optimizing module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Optimizing module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Optimizing module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Optimizing module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Optimizing module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Optimizing module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Optimizing module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Optimizing module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Optimizing module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Optimizing module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Optimizing module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Optimizing module $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.
Optimizing module clkgen.
<suppressed ~3 debug messages>
Optimizing module corescorecore.
Optimizing module emitter_uart.
Optimizing module corescore_gowin_yosys.
Optimizing module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Optimizing module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Optimizing module serv_shift.
Optimizing module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Optimizing module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Optimizing module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~12 debug messages>
Optimizing module serv_decode.
<suppressed ~7 debug messages>
Optimizing module serv_bufreg.
Optimizing module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Optimizing module serv_alu.
Optimizing module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Optimizing module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~3 debug messages>
Optimizing module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Optimizing module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Optimizing module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Optimizing module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Optimizing module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Optimizing module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Optimizing module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Optimizing module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Optimizing module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Optimizing module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Optimizing module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Optimizing module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Optimizing module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Optimizing module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
Optimizing module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.

28.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Deleting now unused module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Deleting now unused module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Deleting now unused module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Deleting now unused module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Deleting now unused module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Deleting now unused module $paramod$cc62f3c8e4be9ecf6135d492bb676efe0fea5701\priority_encoder.
Deleting now unused module serving_arbiter.
Deleting now unused module serving_mux.
Deleting now unused module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Deleting now unused module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Deleting now unused module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Deleting now unused module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Deleting now unused module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Deleting now unused module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Deleting now unused module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Deleting now unused module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Deleting now unused module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Deleting now unused module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Deleting now unused module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Deleting now unused module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Deleting now unused module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Deleting now unused module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Deleting now unused module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Deleting now unused module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Deleting now unused module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Deleting now unused module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Deleting now unused module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Deleting now unused module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Deleting now unused module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Deleting now unused module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Deleting now unused module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Deleting now unused module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Deleting now unused module $paramod$791619cef5a9ca8ed9c1998181cc1f2a60c0609f\arbiter.
Deleting now unused module wb2axis.
Deleting now unused module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Deleting now unused module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Deleting now unused module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Deleting now unused module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Deleting now unused module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Deleting now unused module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Deleting now unused module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Deleting now unused module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Deleting now unused module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Deleting now unused module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Deleting now unused module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Deleting now unused module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Deleting now unused module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Deleting now unused module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Deleting now unused module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Deleting now unused module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Deleting now unused module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Deleting now unused module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Deleting now unused module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Deleting now unused module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Deleting now unused module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Deleting now unused module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Deleting now unused module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Deleting now unused module $paramod$e8ce9e87b95ca6fe75ad5d455c6cd5c0ff9832bb\axis_arb_mux.
Deleting now unused module clkgen.
Deleting now unused module corescorecore.
Deleting now unused module emitter_uart.
Deleting now unused module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Deleting now unused module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Deleting now unused module serv_shift.
Deleting now unused module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Deleting now unused module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Deleting now unused module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module serv_decode.
Deleting now unused module serv_bufreg.
Deleting now unused module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Deleting now unused module serv_alu.
Deleting now unused module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Deleting now unused module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Deleting now unused module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Deleting now unused module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Deleting now unused module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Deleting now unused module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Deleting now unused module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Deleting now unused module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Deleting now unused module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Deleting now unused module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Deleting now unused module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Deleting now unused module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Deleting now unused module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Deleting now unused module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
Deleting now unused module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
<suppressed ~199 debug messages>

28.7. Executing TRIBUF pass.

28.8. Executing DEMINOUT pass (demote inout ports to input or output).

28.9. Executing SYNTH pass.

28.9.1. Executing PROC pass (convert processes to netlists).

28.9.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.9.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.9.1.4. Executing PROC_INIT pass (extract init attributes).

28.9.1.5. Executing PROC_ARST pass (detect async resets in processes).

28.9.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.9.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.9.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.9.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.9.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.9.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~367 debug messages>

28.9.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~81 debug messages>

28.9.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 1288 unused cells and 7810 unused wires.
<suppressed ~1909 debug messages>

28.9.4. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Warning: Wire corescore_gowin_yosys.\clkgen.clk_108 is used but has no driver.
Found and reported 1 problems.

28.9.5. Executing OPT pass (performing simple optimizations).

28.9.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~2385 debug messages>
Removed a total of 795 cells.

28.9.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1672.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1674.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1677.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1684.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1686.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1689.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1698.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1701.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1710.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1713.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1722.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1725.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1733.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1736.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1742.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1745.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1751.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1754.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1760.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1763.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1769.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1772.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1778.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1781.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1787.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1790.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1796.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1799.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1805.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1808.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1817.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1826.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1835.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$1844.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$1948.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$1954.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$1960.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$1966.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$1972.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$1978.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$1942.
Removed 41 multiplexer ports.
<suppressed ~1359 debug messages>

28.9.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_1.\serving.\ram.$procmux$2214:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1182
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1182 [0]
      New connections: $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1182 [7:1] = { $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1182 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1182 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1182 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1182 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1182 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1182 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1158_EN[7:0]$1182 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_10.\serving.\ram.$procmux$2367:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$894
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$894 [0]
      New connections: $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$894 [7:1] = { $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$894 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$894 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$894 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$894 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$894 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$894 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$870_EN[7:0]$894 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_11.\serving.\ram.$procmux$2384:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$862
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$862 [0]
      New connections: $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$862 [7:1] = { $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$862 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$862 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$862 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$862 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$862 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$862 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$838_EN[7:0]$862 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_12.\serving.\ram.$procmux$2401:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$830
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$830 [0]
      New connections: $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$830 [7:1] = { $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$830 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$830 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$830 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$830 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$830 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$830 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$806_EN[7:0]$830 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_13.\serving.\ram.$procmux$2418:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$798
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$798 [0]
      New connections: $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$798 [7:1] = { $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$798 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$798 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$798 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$798 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$798 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$798 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$774_EN[7:0]$798 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_14.\serving.\ram.$procmux$2435:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$766
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$766 [0]
      New connections: $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$766 [7:1] = { $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$766 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$766 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$766 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$766 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$766 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$766 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$742_EN[7:0]$766 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_15.\serving.\ram.$procmux$1522:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$734
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$734 [0]
      New connections: $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$734 [7:1] = { $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$734 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$734 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$734 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$734 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$734 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$734 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$710_EN[7:0]$734 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_16.\serving.\ram.$procmux$1539:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$702
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$702 [0]
      New connections: $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$702 [7:1] = { $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$702 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$702 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$702 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$702 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$702 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$702 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$678_EN[7:0]$702 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_17.\serving.\ram.$procmux$1556:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$670
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$670 [0]
      New connections: $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$670 [7:1] = { $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$670 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$670 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$670 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$670 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$670 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$670 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$646_EN[7:0]$670 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_18.\serving.\ram.$procmux$1573:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$638
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$638 [0]
      New connections: $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$638 [7:1] = { $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$638 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$638 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$638 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$638 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$638 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$638 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$614_EN[7:0]$638 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_19.\serving.\ram.$procmux$1590:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$606
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$606 [0]
      New connections: $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$606 [7:1] = { $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$606 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$606 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$606 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$606 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$606 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$606 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$582_EN[7:0]$606 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_2.\serving.\ram.$procmux$2231:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1150
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1150 [0]
      New connections: $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1150 [7:1] = { $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1150 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1150 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1150 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1150 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1150 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1150 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1126_EN[7:0]$1150 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_20.\serving.\ram.$procmux$1607:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$574
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$574 [0]
      New connections: $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$574 [7:1] = { $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$574 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$574 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$574 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$574 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$574 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$574 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$550_EN[7:0]$574 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_21.\serving.\ram.$procmux$1624:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$526
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$526 [0]
      New connections: $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$526 [7:1] = { $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$526 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$526 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$526 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$526 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$526 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$526 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$502_EN[7:0]$526 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_3.\serving.\ram.$procmux$2248:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1118
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1118 [0]
      New connections: $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1118 [7:1] = { $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1118 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1118 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1118 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1118 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1118 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1118 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1094_EN[7:0]$1118 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_0.\serving.\ram.$procmux$2197:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1214
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1214 [0]
      New connections: $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1214 [7:1] = { $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1214 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1214 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1214 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1214 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1214 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1214 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1190_EN[7:0]$1214 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_4.\serving.\ram.$procmux$2265:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1086
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1086 [0]
      New connections: $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1086 [7:1] = { $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1086 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1086 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1086 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1086 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1086 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1086 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1062_EN[7:0]$1086 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_5.\serving.\ram.$procmux$2282:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1054
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1054 [0]
      New connections: $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1054 [7:1] = { $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1054 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1054 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1054 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1054 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1054 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1054 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1030_EN[7:0]$1054 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_6.\serving.\ram.$procmux$2299:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1022
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1022 [0]
      New connections: $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1022 [7:1] = { $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1022 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1022 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1022 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1022 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1022 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1022 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$998_EN[7:0]$1022 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_7.\serving.\ram.$procmux$2316:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$990
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$990 [0]
      New connections: $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$990 [7:1] = { $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$990 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$990 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$990 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$990 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$990 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$990 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$966_EN[7:0]$990 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_8.\serving.\ram.$procmux$2333:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$958
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$958 [0]
      New connections: $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$958 [7:1] = { $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$958 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$958 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$958 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$958 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$958 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$958 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$934_EN[7:0]$958 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_9.\serving.\ram.$procmux$2350:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$926
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$926 [0]
      New connections: $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$926 [7:1] = { $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$926 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$926 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$926 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$926 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$926 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$926 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$902_EN[7:0]$926 [0] }
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 22 changes.

28.9.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 0 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$2519 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$2517 ($dff) from module corescore_gowin_yosys.

28.9.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 1440 unused wires.
<suppressed ~626 debug messages>

28.9.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~44 debug messages>

28.9.5.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1359 debug messages>

28.9.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3011 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3012 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3009 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3010 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3007 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3008 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3005 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3006 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3003 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3004 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3001 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3002 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2999 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3000 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2997 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2998 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2995 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2996 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2993 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2994 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2991 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2992 ($dff) from module corescore_gowin_yosys.

28.9.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 44 unused wires.
<suppressed ~1 debug messages>

28.9.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1359 debug messages>

28.9.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3013 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3014 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3015 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3016 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3017 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3018 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3019 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3020 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3021 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3022 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3023 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3024 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3025 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3026 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3027 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3028 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3029 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3030 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3031 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3032 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3033 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3034 ($dff) from module corescore_gowin_yosys.

28.9.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.23. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1359 debug messages>

28.9.5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3035 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3036 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3037 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3038 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3039 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3040 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3041 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3042 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3043 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3044 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3045 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3046 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3047 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3048 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3049 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3050 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3051 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3052 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3053 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3054 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3055 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3056 ($dff) from module corescore_gowin_yosys.

28.9.5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.30. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1359 debug messages>

28.9.5.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3057 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3058 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3059 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3060 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3061 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3063 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3064 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3065 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3066 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3067 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3068 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3069 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3070 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3071 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3072 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3073 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3074 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3075 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3076 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3077 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3078 ($dff) from module corescore_gowin_yosys.

28.9.5.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.37. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1359 debug messages>

28.9.5.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3079 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3080 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3081 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3082 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3083 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3084 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3085 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3086 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3087 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3088 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3089 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3090 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3091 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3092 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3093 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3094 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3095 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3096 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3097 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3098 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3099 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3100 ($dff) from module corescore_gowin_yosys.

28.9.5.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.44. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1359 debug messages>

28.9.5.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3101 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3102 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3103 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3104 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3105 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3106 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3107 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3108 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3109 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3110 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3111 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3112 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3113 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3114 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3115 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3116 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3117 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3118 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3119 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3120 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3121 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3122 ($dff) from module corescore_gowin_yosys.

28.9.5.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.51. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1359 debug messages>

28.9.5.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

28.9.5.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3123 ($dff) from module corescore_gowin_yosys.

28.9.5.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.58. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1359 debug messages>

28.9.5.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.62. Executing OPT_DFF pass (perform DFF optimizations).

28.9.5.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.65. Finished OPT passes. (There is nothing left to do.)

28.9.6. Executing FSM pass (extract and optimize FSM).

28.9.6.1. Executing FSM_DETECT pass (finding FSMs in design).

28.9.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

28.9.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

28.9.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

28.9.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

28.9.7. Executing OPT pass (performing simple optimizations).

28.9.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1359 debug messages>

28.9.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\emitter.$procdff$2549 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$1998_Y [9], Q = \emitter.data [9], rval = 1'0).
Adding EN signal on $flatten\emitter.$procdff$2549 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$0\data[9:0] [8:0], Q = \emitter.data [8:0]).
Adding EN signal on $auto$ff.cc:266:slice$3145 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \emitter.data [9]).
Adding SRST signal on $flatten\emitter.$procdff$2548 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y [9:0], Q = \emitter.cnt, rval = 10'0100010101).
Adding SRST signal on $flatten\emitter.$procdff$2547 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$2003_Y, Q = \emitter.o_tready, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3152 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \emitter.o_tready).
Adding SRST signal on $flatten\corescorecore.\core_9.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_9.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3155 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3157 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_9.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_9.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_9.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$2729 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$2729 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$2729 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$2728 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$917_Y, Q = \corescorecore.core_9.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3170 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.o_init, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3172 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_9.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3175 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3177 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_9.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3179 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.two_stage_op, Q = \corescorecore.core_9.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_9.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_9.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_9.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_9.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_9.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [6], Q = \corescorecore.core_9.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_9.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_9.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.ram.rdata [0] \corescorecore.core_9.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3206 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3212 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.ctrl.new_pc \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_9.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_9.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_9.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.alu.shamt_ser \corescorecore.core_9.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_9.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.result_lt, Q = \corescorecore.core_9.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_8.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3223 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3225 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_8.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_8.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_8.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$2721 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$2721 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$2721 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$2720 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$949_Y, Q = \corescorecore.core_8.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3238 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.o_init, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3240 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_8.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3243 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3245 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_8.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3247 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.two_stage_op, Q = \corescorecore.core_8.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_8.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_8.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_8.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_8.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_8.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [6], Q = \corescorecore.core_8.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_8.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_8.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.ram.rdata [0] \corescorecore.core_8.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3274 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3280 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.ctrl.new_pc \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_8.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_8.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_8.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.alu.shamt_ser \corescorecore.core_8.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_8.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.result_lt, Q = \corescorecore.core_8.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_7.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3291 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3293 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_7.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_7.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_7.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$2713 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$2713 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$2713 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$2712 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$981_Y, Q = \corescorecore.core_7.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3306 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.o_init, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3308 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_7.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3311 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3313 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_7.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3315 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.two_stage_op, Q = \corescorecore.core_7.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_7.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_7.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_7.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_7.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_7.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [6], Q = \corescorecore.core_7.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_7.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_7.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.ram.rdata [0] \corescorecore.core_7.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3342 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3348 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.ctrl.new_pc \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_7.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_7.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_7.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.alu.shamt_ser \corescorecore.core_7.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_7.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.result_lt, Q = \corescorecore.core_7.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_6.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3359 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3361 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_6.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_6.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_6.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$2705 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$2705 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$2705 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$2704 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1013_Y, Q = \corescorecore.core_6.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3374 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.o_init, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3376 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_6.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3379 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3381 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_6.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3383 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.two_stage_op, Q = \corescorecore.core_6.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_6.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_6.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_6.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_6.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_6.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [6], Q = \corescorecore.core_6.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_6.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_6.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.ram.rdata [0] \corescorecore.core_6.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3410 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3416 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.ctrl.new_pc \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_6.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_6.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_6.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.alu.shamt_ser \corescorecore.core_6.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_6.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.result_lt, Q = \corescorecore.core_6.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_5.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3427 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3429 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_5.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_5.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_5.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$2697 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$2697 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$2697 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$2696 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1045_Y, Q = \corescorecore.core_5.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3442 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.o_init, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3444 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_5.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3447 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3449 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_5.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3451 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.two_stage_op, Q = \corescorecore.core_5.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_5.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_5.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_5.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_5.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_5.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [6], Q = \corescorecore.core_5.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_5.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_5.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.ram.rdata [0] \corescorecore.core_5.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3478 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3484 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.ctrl.new_pc \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_5.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_5.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_5.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.alu.shamt_ser \corescorecore.core_5.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_5.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.result_lt, Q = \corescorecore.core_5.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_4.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3495 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3497 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_4.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_4.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_4.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$2689 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$2689 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$2689 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$2688 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1077_Y, Q = \corescorecore.core_4.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3510 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.o_init, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3512 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_4.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3515 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3517 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_4.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3519 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.two_stage_op, Q = \corescorecore.core_4.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_4.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_4.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_4.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_4.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_4.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [6], Q = \corescorecore.core_4.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_4.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_4.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.ram.rdata [0] \corescorecore.core_4.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3546 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3552 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.ctrl.new_pc \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_4.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_4.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_4.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.alu.shamt_ser \corescorecore.core_4.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_4.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.result_lt, Q = \corescorecore.core_4.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_3.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3563 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3565 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_3.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_3.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_3.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$2681 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$2681 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$2681 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$2680 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1109_Y, Q = \corescorecore.core_3.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3578 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.o_init, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3580 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_3.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3583 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3585 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_3.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3587 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.two_stage_op, Q = \corescorecore.core_3.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_3.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_3.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_3.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_3.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_3.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [6], Q = \corescorecore.core_3.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_3.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_3.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.ram.rdata [0] \corescorecore.core_3.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3614 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3620 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.ctrl.new_pc \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_3.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_3.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_3.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.alu.shamt_ser \corescorecore.core_3.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_3.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.result_lt, Q = \corescorecore.core_3.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_21.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3631 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3633 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_21.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_21.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_21.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$2506 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$2506 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$2506 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$2505 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$517_Y, Q = \corescorecore.core_21.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3646 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.o_init, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3648 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_21.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3651 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3653 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_21.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3655 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.two_stage_op, Q = \corescorecore.core_21.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_21.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_21.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_21.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_21.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_21.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [6], Q = \corescorecore.core_21.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_21.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_21.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.ram.rdata [0] \corescorecore.core_21.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3682 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3688 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.ctrl.new_pc \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_21.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_21.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_21.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.alu.shamt_ser \corescorecore.core_21.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_21.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.result_lt, Q = \corescorecore.core_21.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_20.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3699 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3701 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_20.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_20.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_20.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$2498 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$2498 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$2498 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$2497 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$565_Y, Q = \corescorecore.core_20.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3714 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.o_init, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3716 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_20.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3719 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3721 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_20.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3723 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.two_stage_op, Q = \corescorecore.core_20.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_20.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_20.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_20.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_20.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_20.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [6], Q = \corescorecore.core_20.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_20.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_20.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.ram.rdata [0] \corescorecore.core_20.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3750 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3756 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.ctrl.new_pc \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_20.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_20.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_20.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.alu.shamt_ser \corescorecore.core_20.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_20.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.result_lt, Q = \corescorecore.core_20.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_2.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3767 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3769 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_2.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_2.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_2.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$2673 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$2673 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$2673 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$2672 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1141_Y, Q = \corescorecore.core_2.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3782 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.o_init, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3784 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_2.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3787 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3789 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_2.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3791 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.two_stage_op, Q = \corescorecore.core_2.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_2.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_2.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_2.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_2.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_2.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [6], Q = \corescorecore.core_2.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_2.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_2.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.ram.rdata [0] \corescorecore.core_2.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3818 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3824 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.ctrl.new_pc \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_2.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_2.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_2.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.alu.shamt_ser \corescorecore.core_2.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_2.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.result_lt, Q = \corescorecore.core_2.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_19.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3835 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3837 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_19.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_19.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_19.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$2490 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$2490 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$2490 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$2489 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$597_Y, Q = \corescorecore.core_19.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3850 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.o_init, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3852 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_19.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3855 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3857 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_19.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3859 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.two_stage_op, Q = \corescorecore.core_19.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_19.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_19.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_19.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_19.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_19.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [6], Q = \corescorecore.core_19.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_19.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_19.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.ram.rdata [0] \corescorecore.core_19.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3886 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3892 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.ctrl.new_pc \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_19.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_19.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_19.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.alu.shamt_ser \corescorecore.core_19.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_19.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.result_lt, Q = \corescorecore.core_19.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_18.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3903 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3905 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_18.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_18.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_18.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$2482 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$2482 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$2482 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$2481 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$629_Y, Q = \corescorecore.core_18.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3918 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.o_init, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3920 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_18.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3923 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3925 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_18.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3927 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.two_stage_op, Q = \corescorecore.core_18.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_18.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_18.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_18.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_18.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_18.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [6], Q = \corescorecore.core_18.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_18.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_18.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.ram.rdata [0] \corescorecore.core_18.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3954 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3960 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.ctrl.new_pc \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_18.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_18.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_18.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.alu.shamt_ser \corescorecore.core_18.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_18.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.result_lt, Q = \corescorecore.core_18.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_17.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3971 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3973 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_17.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_17.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_17.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$2474 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$2474 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$2474 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$2473 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$661_Y, Q = \corescorecore.core_17.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3986 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.o_init, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$3988 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_17.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3991 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3993 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_17.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3995 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.two_stage_op, Q = \corescorecore.core_17.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_17.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_17.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_17.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_17.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_17.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [6], Q = \corescorecore.core_17.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_17.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_17.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.ram.rdata [0] \corescorecore.core_17.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4022 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4028 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.ctrl.new_pc \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_17.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_17.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_17.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.alu.shamt_ser \corescorecore.core_17.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_17.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.result_lt, Q = \corescorecore.core_17.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_16.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4039 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4041 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_16.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_16.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_16.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$2466 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$2466 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$2466 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$2465 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$693_Y, Q = \corescorecore.core_16.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4054 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.o_init, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4056 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_16.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4059 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4061 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_16.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4063 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.two_stage_op, Q = \corescorecore.core_16.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_16.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_16.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_16.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_16.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_16.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [6], Q = \corescorecore.core_16.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_16.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_16.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.ram.rdata [0] \corescorecore.core_16.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4090 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4096 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.ctrl.new_pc \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_16.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_16.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_16.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.alu.shamt_ser \corescorecore.core_16.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_16.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.result_lt, Q = \corescorecore.core_16.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_15.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4107 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4109 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_15.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_15.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_15.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$2458 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$2458 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$2458 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$2457 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$725_Y, Q = \corescorecore.core_15.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4122 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.o_init, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4124 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_15.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4127 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4129 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_15.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4131 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.two_stage_op, Q = \corescorecore.core_15.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_15.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_15.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_15.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_15.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_15.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [6], Q = \corescorecore.core_15.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_15.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_15.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.ram.rdata [0] \corescorecore.core_15.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4158 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4164 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.ctrl.new_pc \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_15.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_15.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_15.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.alu.shamt_ser \corescorecore.core_15.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_15.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.result_lt, Q = \corescorecore.core_15.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_14.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4175 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4177 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_14.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_14.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_14.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$2769 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$2769 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$2769 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$2768 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$757_Y, Q = \corescorecore.core_14.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4190 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.o_init, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4192 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_14.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4195 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4197 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_14.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4199 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.two_stage_op, Q = \corescorecore.core_14.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_14.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_14.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_14.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_14.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_14.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [6], Q = \corescorecore.core_14.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_14.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_14.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.ram.rdata [0] \corescorecore.core_14.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4226 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4232 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.ctrl.new_pc \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_14.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_14.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_14.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.alu.shamt_ser \corescorecore.core_14.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_14.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.result_lt, Q = \corescorecore.core_14.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_13.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4243 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4245 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_13.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_13.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_13.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$2761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$2761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$2761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$2760 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$789_Y, Q = \corescorecore.core_13.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4258 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.o_init, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4260 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_13.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4263 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4265 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_13.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4267 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.two_stage_op, Q = \corescorecore.core_13.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_13.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_13.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_13.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_13.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_13.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [6], Q = \corescorecore.core_13.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_13.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_13.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.ram.rdata [0] \corescorecore.core_13.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4294 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4300 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.ctrl.new_pc \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_13.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_13.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_13.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.alu.shamt_ser \corescorecore.core_13.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_13.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.result_lt, Q = \corescorecore.core_13.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_12.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4311 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4313 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_12.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_12.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_12.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$2753 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$2753 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$2753 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$2752 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$821_Y, Q = \corescorecore.core_12.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4326 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.o_init, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4328 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_12.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4331 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4333 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_12.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4335 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.two_stage_op, Q = \corescorecore.core_12.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_12.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_12.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_12.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_12.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_12.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [6], Q = \corescorecore.core_12.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_12.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_12.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.ram.rdata [0] \corescorecore.core_12.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4362 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4368 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.ctrl.new_pc \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_12.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_12.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_12.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.alu.shamt_ser \corescorecore.core_12.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_12.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.result_lt, Q = \corescorecore.core_12.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_11.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4379 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4381 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_11.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_11.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_11.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$2745 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$2745 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$2745 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$2744 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$853_Y, Q = \corescorecore.core_11.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4394 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.o_init, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4396 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_11.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4399 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4401 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_11.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4403 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.two_stage_op, Q = \corescorecore.core_11.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_11.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_11.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_11.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_11.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_11.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [6], Q = \corescorecore.core_11.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_11.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_11.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.ram.rdata [0] \corescorecore.core_11.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4430 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4436 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.ctrl.new_pc \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_11.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_11.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_11.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.alu.shamt_ser \corescorecore.core_11.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_11.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.result_lt, Q = \corescorecore.core_11.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_10.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4447 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4449 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_10.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_10.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_10.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$2737 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$2737 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$2737 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$2736 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$885_Y, Q = \corescorecore.core_10.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4462 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.o_init, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4464 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_10.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4467 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4469 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_10.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4471 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.two_stage_op, Q = \corescorecore.core_10.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_10.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_10.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_10.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_10.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_10.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [6], Q = \corescorecore.core_10.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_10.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_10.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.ram.rdata [0] \corescorecore.core_10.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4498 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4504 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.ctrl.new_pc \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_10.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_10.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_10.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.alu.shamt_ser \corescorecore.core_10.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_10.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.result_lt, Q = \corescorecore.core_10.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_1.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4515 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4517 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_1.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_1.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_1.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$2665 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$2665 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$2665 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$2664 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1173_Y, Q = \corescorecore.core_1.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4530 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.o_init, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4532 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_1.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4535 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4537 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_1.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4539 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.two_stage_op, Q = \corescorecore.core_1.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_1.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_1.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_1.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_1.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_1.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [6], Q = \corescorecore.core_1.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_1.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_1.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.ram.rdata [0] \corescorecore.core_1.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4566 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4572 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.ctrl.new_pc \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_1.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_1.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_1.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.alu.shamt_ser \corescorecore.core_1.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_1.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.result_lt, Q = \corescorecore.core_1.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\w2s.$procdff$2525 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_0.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$2516 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$1650_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4583 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$2515 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$1654_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4585 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$2514 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_0.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$2512 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y, Q = \corescorecore.core_0.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$2511 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_0.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$2510 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$2507 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$2657 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$2657 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$2657 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$2656 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1205_Y, Q = \corescorecore.core_0.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$2617 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$2100_Y, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4598 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.o_init, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$2616 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$2104_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4600 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_0.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$2615 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$2613 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$2108_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4603 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$1490_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$2611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$2112_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4605 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$2610 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$2116_Y, Q = \corescorecore.core_0.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4607 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.two_stage_op, Q = \corescorecore.core_0.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$2649 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_0.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$2648 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_0.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2633 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2632 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2631 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_0.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2630 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_0.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2629 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_0.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [6], Q = \corescorecore.core_0.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2623 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_0.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2622 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_0.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2621 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2620 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.ram.rdata [0] \corescorecore.core_0.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$2618 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$2638 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$2172_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4634 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$2637 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$2180_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4640 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.ctrl.new_pc \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$2635 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$2634 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$1320_Y \corescorecore.core_0.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_0.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$2608 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$1508_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$2607 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$2643 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_0.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$2642 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.alu.shamt_ser \corescorecore.core_0.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_0.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$2641 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.result_lt, Q = \corescorecore.core_0.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$2524 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.mask_next, Q = \corescorecore.axis_mux.arb_inst.mask_reg, rval = 22'0000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$4650 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$4\mask_next[21:0], Q = \corescorecore.axis_mux.arb_inst.mask_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$2523 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_encoded_next, Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4656 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_encoded_next[4:0], Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$2522 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_valid_next, Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4658 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_valid_next[0:0], Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$2521 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_next, Q = \corescorecore.axis_mux.arb_inst.grant_reg, rval = 22'0000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$4660 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_next[21:0], Q = \corescorecore.axis_mux.arb_inst.grant_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$2536 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4662 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$2534 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tdata_int, Q = \corescorecore.axis_mux.temp_m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$2529 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4671 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$2527 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.$0\m_axis_tdata_reg[7:0], Q = \corescorecore.axis_mux.m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$2526 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tready_int_early, Q = \corescorecore.axis_mux.m_axis_tready_int_reg, rval = 1'0).

28.9.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 962 unused cells and 896 unused wires.
<suppressed ~967 debug messages>

28.9.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~136 debug messages>

28.9.7.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~695 debug messages>

28.9.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~330 debug messages>
Removed a total of 110 cells.

28.9.7.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 110 unused wires.
<suppressed ~1 debug messages>

28.9.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~695 debug messages>

28.9.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.20. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.23. Finished OPT passes. (There is nothing left to do.)

28.9.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1219 (corescorecore.core_0.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1187 (corescorecore.core_1.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$899 (corescorecore.core_10.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$867 (corescorecore.core_11.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$835 (corescorecore.core_12.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$803 (corescorecore.core_13.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$771 (corescorecore.core_14.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$739 (corescorecore.core_15.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$707 (corescorecore.core_16.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$675 (corescorecore.core_17.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$643 (corescorecore.core_18.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$611 (corescorecore.core_19.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1155 (corescorecore.core_2.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$579 (corescorecore.core_20.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$531 (corescorecore.core_21.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1123 (corescorecore.core_3.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1091 (corescorecore.core_4.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1059 (corescorecore.core_5.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1027 (corescorecore.core_6.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$995 (corescorecore.core_7.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$963 (corescorecore.core_8.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$931 (corescorecore.core_9.serving.ram.mem).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$auto$opt_dff.cc:195:make_patterns_logic$4676 ($ne).
Removed top 21 bits (of 22) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shl$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:107$357 ($shl).
Removed top 23 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shiftx$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:0$360 ($shiftx).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547 ($shl).
Removed top 10 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547 ($shl).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 26 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 26 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547 ($shl).
Removed top 10 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547 ($shl).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:80$409 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$513 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$517 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$520 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:81$410 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:80$437 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$561 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$565 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$568 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:81$438 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:80$439 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$593 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$597 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$600 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:81$440 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:80$441 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$625 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$629 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$632 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:81$442 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:80$443 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$657 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$661 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$664 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:81$444 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:80$445 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$689 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$693 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$696 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:81$446 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:80$447 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$721 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$725 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$728 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:81$448 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:80$449 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$753 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$757 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$760 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:81$450 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:80$451 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$785 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$789 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$792 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:81$452 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:80$453 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$817 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$821 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$824 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:81$454 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:80$455 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$849 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$853 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$856 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:81$456 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:80$457 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$881 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$885 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$888 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:81$458 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:80$459 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$913 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$917 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$920 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:81$460 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:80$461 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$945 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$949 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$952 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:81$462 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:80$463 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$977 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$981 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$984 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:81$464 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:80$465 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1009 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1013 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1016 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:81$466 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:80$467 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1041 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1045 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1048 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:81$468 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:80$469 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1073 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1077 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1080 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:81$470 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:80$471 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1105 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1109 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1112 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:81$472 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:80$473 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1137 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1141 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1144 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:81$474 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:80$475 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1169 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1173 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1176 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:81$476 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:80$477 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$1425 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$1424 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1230 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$495 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$1640 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$1642 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1201 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1205 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1208 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$543 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:81$478 ($not).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$2001 ($mux).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$1998 ($mux).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 22 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 26 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428_Y.
Removed top 26 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497_Y.
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$0\data[9:0].
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$procmux$1998_Y.
Removed top 22 bits (of 32) from wire corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y.

28.9.9. Executing PEEPOPT pass (run peephole optimizers).

28.9.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 59 unused wires.
<suppressed ~1 debug messages>

28.9.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module corescore_gowin_yosys:
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1205 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1173 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$885 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$853 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$821 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$789 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$757 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$725 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$693 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$661 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$629 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$597 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1141 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$565 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$517 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1109 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1077 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1045 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1013 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$981 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$949 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$917 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491 ($add).
  creating $macc model for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1299 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1291 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1314 into $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1267 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1264 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$517.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1077.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$565.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1045.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1141.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$597.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$629.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1013.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$661.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$693.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$725.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1109.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$981.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$757.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$789.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$821.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$853.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$949.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$885.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1173.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1205.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$917.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265.
  creating $alu model for $macc $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428.
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428: $auto$alumacc.cc:495:replace_alu$4740
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430: $auto$alumacc.cc:495:replace_alu$4743
  creating $alu cell for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348: $auto$alumacc.cc:495:replace_alu$4746
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$4749
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$4752
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$4755
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$4758
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$4761
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$4764
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$917: $auto$alumacc.cc:495:replace_alu$4767
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$4770
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$4773
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$4776
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$4779
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$4782
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1205: $auto$alumacc.cc:495:replace_alu$4785
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$4788
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$4791
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$4794
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$4797
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$4800
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$4803
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$4806
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$4809
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$4812
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$4815
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$4818
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$4821
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$4824
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$4827
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$4830
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1173: $auto$alumacc.cc:495:replace_alu$4833
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$4836
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$4839
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$4842
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$4845
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$4848
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$4851
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$4854
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$4857
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$4860
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$4863
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$4866
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$4869
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$4872
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$4875
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$4878
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$885: $auto$alumacc.cc:495:replace_alu$4881
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$4884
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$4887
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$4890
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$4893
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$4896
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$4899
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$4902
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$4905
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$4908
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$4911
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$4914
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$949: $auto$alumacc.cc:495:replace_alu$4917
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$4920
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$4923
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$4926
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$853: $auto$alumacc.cc:495:replace_alu$4929
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$4932
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$4935
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$4938
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$4941
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$4944
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$4947
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$4950
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$4953
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$4956
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$4959
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$4962
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$4965
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$4968
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$4971
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$4974
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$821: $auto$alumacc.cc:495:replace_alu$4977
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$4980
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$4983
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$4986
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$4989
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$4992
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$4995
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$4998
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5001
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5004
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5007
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5010
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5013
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5016
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5019
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5022
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$789: $auto$alumacc.cc:495:replace_alu$5025
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5028
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5031
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5034
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5037
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5040
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5043
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5046
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5049
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5052
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5055
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5058
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5061
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5064
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5067
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5070
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$757: $auto$alumacc.cc:495:replace_alu$5073
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5076
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5079
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$981: $auto$alumacc.cc:495:replace_alu$5082
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5085
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5088
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5091
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5094
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5097
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5100
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5103
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5106
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1109: $auto$alumacc.cc:495:replace_alu$5109
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5112
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5115
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5118
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$725: $auto$alumacc.cc:495:replace_alu$5121
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5124
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5127
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5130
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5133
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5136
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5139
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5142
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5145
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5148
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5151
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5154
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5157
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5160
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5163
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5166
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$693: $auto$alumacc.cc:495:replace_alu$5169
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5172
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5175
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5178
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5181
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5184
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5187
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5190
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5193
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5196
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5199
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5202
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5205
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5208
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5211
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5214
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$661: $auto$alumacc.cc:495:replace_alu$5217
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5220
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5223
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5226
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5229
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1013: $auto$alumacc.cc:495:replace_alu$5232
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5235
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5238
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5241
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5244
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5247
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5250
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5253
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5256
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5259
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5262
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$629: $auto$alumacc.cc:495:replace_alu$5265
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5268
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5271
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5274
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5277
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5280
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5283
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5286
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5289
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5292
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5295
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5298
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5301
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5304
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5307
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5310
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$597: $auto$alumacc.cc:495:replace_alu$5313
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5316
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5319
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5322
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5325
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5328
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5331
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5334
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5337
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5340
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5343
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5346
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5349
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5352
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5355
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5358
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1141: $auto$alumacc.cc:495:replace_alu$5361
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5364
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5367
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5370
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5373
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5376
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5379
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5382
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1045: $auto$alumacc.cc:495:replace_alu$5385
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5388
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5391
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5394
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5397
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5400
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5403
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5406
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$565: $auto$alumacc.cc:495:replace_alu$5409
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5412
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5415
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5418
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5421
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1077: $auto$alumacc.cc:495:replace_alu$5424
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1268: $auto$alumacc.cc:495:replace_alu$5427
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5430
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5433
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5436
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5439
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$1292: $auto$alumacc.cc:495:replace_alu$5442
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$1315: $auto$alumacc.cc:495:replace_alu$5445
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$1300: $auto$alumacc.cc:495:replace_alu$5448
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1222: $auto$alumacc.cc:495:replace_alu$5451
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5454
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$517: $auto$alumacc.cc:495:replace_alu$5457
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$497: $auto$alumacc.cc:495:replace_alu$5460
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$491: $auto$alumacc.cc:495:replace_alu$5463
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$1498: $auto$alumacc.cc:495:replace_alu$5466
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1265: $auto$alumacc.cc:495:replace_alu$5469
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$1507: $auto$alumacc.cc:495:replace_alu$5472
  created 245 $alu and 0 $macc cells.

28.9.12. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module corescore_gowin_yosys that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547 ($shl):
    Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547 ($shl):
      Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'11
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'01
      Size of SAT problem: 2094 variables, 4766 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547: $auto$share.cc:977:make_cell_activation_logic$5475
      New cell: $auto$share.cc:667:make_supercell$5482 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$5482 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid.
    No candidates found.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl):
      Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'0
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'1
      Size of SAT problem: 1982 variables, 4472 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: $auto$share.cc:977:make_cell_activation_logic$5485
      New cell: $auto$share.cc:667:make_supercell$5492 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$5492 ($shl):
    Cell is always active. Therefore no sharing is possible.
Removing 4 cells in module corescore_gowin_yosys:
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$547 ($shl).

28.9.13. Executing OPT pass (performing simple optimizations).

28.9.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~4 debug messages>

28.9.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

28.9.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~697 debug messages>

28.9.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 2 changes.

28.9.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.6. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 111 unused cells and 118 unused wires.
<suppressed ~114 debug messages>

28.9.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~696 debug messages>

28.9.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.16. Finished OPT passes. (There is nothing left to do.)

28.9.14. Executing MEMORY pass.

28.9.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

28.9.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

28.9.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem write port 0.

28.9.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

28.9.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\corescorecore.core_0.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_1.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_10.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_11.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_12.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_13.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_14.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_15.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_16.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_17.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_18.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_19.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_2.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_20.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_21.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_3.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_4.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_5.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_6.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_7.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_8.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_9.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.

28.9.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 22 unused cells and 198 unused wires.
<suppressed ~23 debug messages>

28.9.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

28.9.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

28.9.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

28.9.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.10. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem via $__GOWIN_DP_
<suppressed ~10384 debug messages>

28.11. Executing TECHMAP pass (map to technology primitives).

28.11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

28.11.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

28.11.3. Continuing TECHMAP pass.
Using template $paramod$c15f00594bef52da0d6a3e64bf9cd2017509f3bb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$84b04aba9b54c94e4ed061d9baac09d4733c735f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$9ea7df86c464fab38cbe6326f8e295c70b2458f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$cca26549afa576ddc84f160478f851e75819192b\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$eee2078234c15433b8961bdb7365d3d1b294ef11\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e81beae8ada53a88ebbfa1d41e548071560506e7\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$72ba81c73d60e310c41c481eb5d84290e9693a13\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$218fef238482c0e16ecf36160180cdbcc7eb170c\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$60cf3a1abb6840ff65bce755fb2f4d2114ba21f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3048ea596b2874d97beb3849f11f329cef539cac\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$bd6268edb5c581897611d34dccb836bad71129b1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6ff63fcd21be004c12cc9512156881e3e53c5d15\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$ac1fd71399acf81b8913f4a8fb35d096a3ea9e0f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$905630ed485929646aec30df859088edee70d8e5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$279a7248cb771e7976ad4b30f824e7b1fda1e990\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$8fbc79169f7b8977d2a385f8777f4ac4a2f3465e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c13c99c897ae3a53d22fdac7da8703b5a883e9bc\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c756ecdfdfabda800d5a0f68dbefcf8d5187b249\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$939fac5d0e613050f77449dfa5f8d2e1911ac2b0\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e27df126e5597fe7af2d2e5597fd35e781d65ef8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$15ffa52f0e7734e2fdef453a9f940c842f46fa82\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$27dc83951a61dc6e9e2f54fa05964f5d5bb96c46\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
No more expansions possible.
<suppressed ~490 debug messages>

28.12. Executing OPT pass (performing simple optimizations).

28.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~472 debug messages>

28.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5898 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5880 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5862 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5844 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5826 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5700 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5808 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5790 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$6078 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5772 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$6060 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$6042 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$6024 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$6006 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5988 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5970 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5952 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5718 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5934 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5916 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5754 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$5736 ($dffe) from module corescore_gowin_yosys.

28.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 779 unused wires.
<suppressed ~1 debug messages>

28.12.5. Rerunning OPT passes. (Removed registers in this run.)

28.12.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$6075 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$6072 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$6057 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$6054 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$6039 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$6036 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$6021 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$6018 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$6003 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$6000 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5985 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5982 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5967 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5964 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5949 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5946 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5931 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5928 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5913 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5910 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5895 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5892 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5877 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5874 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5859 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5856 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5841 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5838 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5823 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5820 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5805 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5802 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5787 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5784 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5769 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5766 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5751 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5748 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5733 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5730 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5715 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5712 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$5697 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$5694 [7], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3147 ($dffe) from module corescore_gowin_yosys (D = \emitter.data [1], Q = \emitter.data [0], rval = 1'0).

28.12.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.10. Rerunning OPT passes. (Removed registers in this run.)

28.12.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.13. Executing OPT_DFF pass (perform DFF optimizations).

28.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.15. Finished fast OPT passes.

28.13. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

28.14. Executing OPT pass (performing simple optimizations).

28.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~695 debug messages>

28.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$5490:
      Old ports: A={ 26'00000000000000000000000000 $auto$wreduce.cc:513:run$4684 [5:0] }, B={ 26'00000000000000000000000000 $auto$wreduce.cc:513:run$4683 [5:0] }, Y=$auto$share.cc:658:make_supercell$5488
      New ports: A=$auto$wreduce.cc:513:run$4684 [5:0], B=$auto$wreduce.cc:513:run$4683 [5:0], Y=$auto$share.cc:658:make_supercell$5488 [5:0]
      New connections: $auto$share.cc:658:make_supercell$5488 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 1 changes.

28.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.6. Executing OPT_DFF pass (perform DFF optimizations).

28.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.9. Rerunning OPT passes. (Maybe there is more to do..)

28.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~695 debug messages>

28.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.13. Executing OPT_DFF pass (perform DFF optimizations).

28.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.16. Finished OPT passes. (There is nothing left to do.)

28.15. Executing TECHMAP pass (map to technology primitives).

28.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.15.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

28.15.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:cc7a620e7faf741db4a0c3587f8d3b7e24226eff$paramod$dccf43b7b6d3028f79e999ff8a1c4f1ea6bcec8b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:c68fb7bb586860f7cce7e225a814d5344958b8ed$paramod$85908e74b2f02b6c7b96991c2ffc5e4309fbc53d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$constmap:162278be25e0acdc8a7b3864413512ff5c826273$paramod$b352c2e7d81f29e5084fcf02789095cf7bbcc2b9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:0381dbbcbb39c63899bffe73c1a9ae74e0971b03$paramod$c83d27153a79acb55d63ad4e999b57512e0f0587\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:822fa462ba5c71451597203a8e607d47b53a2906$paramod$be82632655593155b002e090fe956937611ae998\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_gw1n_alu for cells of type $alu.
Using template $paramod$5e23d2e0f07f5403e3d2c5b606bab0c16e4174c1\_80_gw1n_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_80_gw1n_alu for cells of type $alu.
Using template $paramod$constmap:7d76671789eab5a3b738ca179e02d60df7ce0331$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_gw1n_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_gw1n_alu for cells of type $alu.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:37b3cc4e06391b7a7ef418215dc52e2abb59f048$paramod$282e2f6c0b1116d84b8f8102ddacd7ff760b6794\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~12145 debug messages>

28.16. Executing OPT pass (performing simple optimizations).

28.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~7486 debug messages>

28.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~2289 debug messages>
Removed a total of 763 cells.

28.16.3. Executing OPT_DFF pass (perform DFF optimizations).

28.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 3038 unused cells and 7912 unused wires.
<suppressed ~3127 debug messages>

28.16.5. Finished fast OPT passes.

28.17. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port corescore_gowin_yosys.i_clk using IBUF.
Mapping port corescore_gowin_yosys.i_rstn using IBUF.
Mapping port corescore_gowin_yosys.o_uart_tx using OBUF.

28.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

28.19. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

28.20. Executing TECHMAP pass (map to technology primitives).

28.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.20.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~6253 debug messages>

28.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~18 debug messages>

28.22. Executing SIMPLEMAP pass (map simple cells to gate primitives).

28.23. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24. Executing ABC9 pass.

28.24.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.3. Executing PROC pass (convert processes to netlists).

28.24.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$53165'.
Cleaned up 1 empty switch.

28.24.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

28.24.3.4. Executing PROC_INIT pass (extract init attributes).

28.24.3.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$53165'.

28.24.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\C' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$53165'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\S' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$53165'.
  created direct connection (no actual register cell created).

28.24.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$53165'.
Cleaned up 0 empty switches.

28.24.3.12. Executing OPT_EXPR pass (perform const folding).

28.24.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module corescore_gowin_yosys.
Found 0 SCCs.

28.24.5. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.6. Executing PROC pass (convert processes to netlists).

28.24.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.24.6.4. Executing PROC_INIT pass (extract init attributes).

28.24.6.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.24.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.24.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.12. Executing OPT_EXPR pass (perform const folding).

28.24.7. Executing TECHMAP pass (map to technology primitives).

28.24.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~252 debug messages>

28.24.8. Executing OPT pass (performing simple optimizations).

28.24.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DFFC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DFFC.
Performed a total of 0 changes.

28.24.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DFFC..

28.24.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.9. Finished OPT passes. (There is nothing left to do.)

28.24.9. Executing TECHMAP pass (map to technology primitives).

28.24.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

28.24.9.2. Continuing TECHMAP pass.
Using template DFFC for cells of type DFFC.
No more expansions possible.
<suppressed ~5 debug messages>

28.24.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~12117 debug messages>

28.24.12. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

28.24.14. Executing TECHMAP pass (map to technology primitives).

28.24.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.14.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~261 debug messages>

28.24.15. Executing OPT pass (performing simple optimizations).

28.24.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

28.24.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.9. Rerunning OPT passes. (Maybe there is more to do..)

28.24.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.13. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.24.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.16. Finished OPT passes. (There is nothing left to do.)

28.24.16. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 5 cells with 35 new cells, skipped 9 cells.
  replaced 2 cell types:
       3 $_XOR_
       2 $_MUX_
  not replaced 2 cell types:
       8 $specify2
       1 $_NOT_

28.24.17. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 8226 cells with 50990 new cells, skipped 26013 cells.
  replaced 4 cell types:
    2196 $_OR_
     616 $_XOR_
       1 $_ORNOT_
    5413 $_MUX_
  not replaced 20 cell types:
      22 $print
     419 $scopeinfo
    4063 $_NOT_
    2629 $_AND_
    1430 DFF
    3258 DFFE
      26 DFFS
      45 DFFSE
     425 DFFR
    1044 DFFRE
       2 DFFC
       2 IBUF
       1 OBUF
       1 rPLL
      22 DPX9B
       1 CLKDIV
    5887 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111
    6228 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
       2 DFFC_$abc9_byp
     506 $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010

28.24.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.3. Executing XAIGER backend.
<suppressed ~6241 debug messages>
Extracted 22913 AND gates and 81443 wires from module `corescore_gowin_yosys' to a netlist network with 6414 inputs and 12673 outputs.

28.24.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

28.24.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   6414/  12673  and =   19815  lev =   26 (1.49)  mem = 0.94 MB  box = 12623  bb = 12117
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1131 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   6414/  12673  and =   26813  lev =   25 (1.37)  mem = 1.02 MB  ch = 3278  box = 12621  bb = 12117
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1131 carries.
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =   26813.  Ch =  2894.  Total mem =   11.72 MB. Peak cut mem =    0.77 MB.
ABC: P:  Del = 16521.00.  Ar =   39975.0.  Edge =    32674.  Cut =   326643.  T =     0.05 sec
ABC: P:  Del = 16050.00.  Ar =   41104.0.  Edge =    33114.  Cut =   325224.  T =     0.05 sec
ABC: P:  Del = 16050.00.  Ar =    8778.0.  Edge =    23834.  Cut =   558474.  T =     0.07 sec
ABC: F:  Del = 16028.00.  Ar =    7081.0.  Edge =    22424.  Cut =   542489.  T =     0.07 sec
ABC: A:  Del = 16018.00.  Ar =    6852.0.  Edge =    20646.  Cut =   542432.  T =     0.10 sec
ABC: A:  Del = 16018.00.  Ar =    6801.0.  Edge =    20594.  Cut =   545981.  T =     0.10 sec
ABC: Total time =     0.45 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   6414/  12673  and =   19977  lev =   26 (1.36)  mem = 0.94 MB  box = 12621  bb = 12117
ABC: Mapping (K=8)  :  lut =   5698  edge =   20531  lev =   10 (0.93)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   26  mem = 0.37 MB
ABC: LUT = 5698 : 2=560 9.8 %  3=2012 35.3 %  4=2323 40.8 %  5=764 13.4 %  6=21 0.4 %  7=7 0.1 %  8=11 0.2 %  Ave = 3.60
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1131 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 1.53 seconds, total: 1.53 seconds

28.24.17.6. Executing AIGER frontend.
<suppressed ~38188 debug messages>
Removed 31102 unused cells and 78153 unused wires.

28.24.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     5810
ABC RESULTS:   \DFFC_$abc9_byp cells:        2
ABC RESULTS:   $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 cells:      504
ABC RESULTS:           input signals:     1472
ABC RESULTS:          output signals:    12211
Removing temp directory.

28.24.18. Executing TECHMAP pass (map to technology primitives).

28.24.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

28.24.18.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using template DFFC_$abc9_byp for cells of type DFFC_$abc9_byp.
No more expansions possible.
<suppressed ~513 debug messages>
Removed 1362 unused cells and 129997 unused wires.

28.25. Executing TECHMAP pass (map to technology primitives).

28.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.25.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$f940b3836b816258cf0bf1afa7ea5d3b0e7a8025\$lut for cells of type $lut.
Using template $paramod$526d09a9bf9f1d3d7d361e3ac93ce8dbeb8c58f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$562742778950be5e64a32ee62d1969df5be2f6d8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$8585bcab22899711f6fc4c14a99aa98754fa11d1\$lut for cells of type $lut.
Using template $paramod$8778fb3955815ea17d9d062fd0c307fd34a49253\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$360bd32232a4906bb22869df7903bdf19388c276\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$177066801e8213667f5a7c17d502bdfdfc2b0546\$lut for cells of type $lut.
Using template $paramod$de5328836923c44c99600bcab852423201246f91\$lut for cells of type $lut.
Using template $paramod$a5a9d48041af65bd5d7b6a1f6014e7ed22f6b87a\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$4f462dc11e548e5e5b877438b775298a98c1e8ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$8acda0abbfee6324110c39fb5d5a5f6e08538b83\$lut for cells of type $lut.
Using template $paramod$10a6d42c84663fca6c1622800fdec61acbd34667\$lut for cells of type $lut.
Using template $paramod$f5e53a81ee7c9557f7315d656b8d99043877a0c7\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$103c3bda4552892753f88efabdc38c8f517475a7\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$64ed40f74e19bff7f50592ea328f713c3f8b3f50\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$0bdb49166594fa8d873068725027fd9bb1a5417c\$lut for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$c29c2111d3826f775d2163f37acfb2332a6811b5\$lut for cells of type $lut.
Using template $paramod$44085d536a6cd16dc29ad3fe0f547f47011e475d\$lut for cells of type $lut.
Using template $paramod$8c218f07f4fcb7aa89542ff3d7405186c308b9d1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$82abb8f9ddaac453e6ee24bf456879be259b8e87\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$2c6c386f55f14f070d31a5c3e9546b5e656f313f\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$79adb436d4a2a48d714513ebfdff04d14450d594\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$451224992d22cebcc21fb34b69be67a7d11289db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$e930af86a0806f35bf9aa23f5a127fba13497110\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$9b742027133b4fde85a5459539c0c07da9610d18\$lut for cells of type $lut.
Using template $paramod$a56cc1380a3f51ce3bfe0cd6b0c2704227c2b267\$lut for cells of type $lut.
Using template $paramod$87a0923f4549d20cf051e3d239c4a3f5225bcdbc\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$dd4cb24d7d66ec95f59335dcfc5d2478d8991a2b\$lut for cells of type $lut.
Using template $paramod$432f26b811c14bf54c5e87c8670ec65cbcaf38ac\$lut for cells of type $lut.
Using template $paramod$0f165e890b967b8279bbe5ed6228f768d8bfad23\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$f577f8feb66a0971db8188338533f973999256a1\$lut for cells of type $lut.
Using template $paramod$51f09467e40de53c6edaa1074acf47337b836f7c\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$fbef11ace9bdbdedce6b366d076918a7489d2f67\$lut for cells of type $lut.
Using template $paramod$3ab2e225f3b1347dda856ebbbfa02b7dfd2036b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$db8097837abf9a0d901636e28266b136d2c72b9d\$lut for cells of type $lut.
Using template $paramod$b798a5784deb1c0416affebe450ff3c1f373449a\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$7a84df6e12e70b4c9a7b8fb79ef77f264f9bc27f\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001010 for cells of type $lut.
Using template $paramod$bdd982c778eb9119c01aab365510e07c22eaccd7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$f34cd1f02128162496db37fc52b0260087492050\$lut for cells of type $lut.
Using template $paramod$3834e2239f05e6b9b27d483b2e01a04de47c5bd6\$lut for cells of type $lut.
Using template $paramod$133ad27679cc12d115c56a20436ffefcefb608a9\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$efa87d16d31dcff6e90739471fed729a161079c1\$lut for cells of type $lut.
Using template $paramod$23e248ea7e0745bada846cf03bb953583c6a540f\$lut for cells of type $lut.
Using template $paramod$56c773b3f56f52fffab804322896df512a7a3969\$lut for cells of type $lut.
Using template $paramod$e34f188861eb2d112ec4ba0b72ac5c39fa2d4bbf\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$acb4e1886d766f59d57cf09cd171962a6f0718a2\$lut for cells of type $lut.
Using template $paramod$3430340b7b5842cb53598832e70c2030710c7529\$lut for cells of type $lut.
Using template $paramod$4193f752b62feb0690f3938e21d1fa94f74b60ca\$lut for cells of type $lut.
Using template $paramod$162a17aa64d8bee90cb0e5a5a7df2d91c7b6e663\$lut for cells of type $lut.
Using template $paramod$41eb4626e47a29eff3627cf0140837d1b524b5da\$lut for cells of type $lut.
Using template $paramod$d07b370dde847ff102dfeea99a3d78ed7f287f4e\$lut for cells of type $lut.
Using template $paramod$4c8c9e63546f2628f67656425011145ca6d67536\$lut for cells of type $lut.
Using template $paramod$0c37bd2df07848aca756747b46b7e3587d19082b\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$5356028303c39e56b05d0ffe1b34305d980f7006\$lut for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$3325acca3309c7eb41c0c360de4d257b81bdd892\$lut for cells of type $lut.
Using template $paramod$eb3adec65556bf605c53181ec65f1ef39b454991\$lut for cells of type $lut.
Using template $paramod$a4e6fbbcf2cd41b8a3b80718a9d941a34c1a600e\$lut for cells of type $lut.
Using template $paramod$416970096cdea24e338cd03f75d1b05d0480ffaf\$lut for cells of type $lut.
Using template $paramod$32673f1acc8bf836f55e7e8526f6b19630d5fd10\$lut for cells of type $lut.
Using template $paramod$f8bfe193f1f1006c8307b6a1c0e110c9bc3655f7\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$f7c302860077e50aaec537d9ec4f5802ef39eada\$lut for cells of type $lut.
Using template $paramod$9998c61c50285bf1d3dc1a1ed624f8f310df58c4\$lut for cells of type $lut.
Using template $paramod$b88d950e7afc9d1106fc50180b423e0a38464f17\$lut for cells of type $lut.
Using template $paramod$d31450044816e2a95d64d7291446b92260209154\$lut for cells of type $lut.
Using template $paramod$39cb42bff1beed88145ef26e09c59e41c160adfb\$lut for cells of type $lut.
Using template $paramod$7606463c16c3be459505d9df28cc805324f11ca5\$lut for cells of type $lut.
Using template $paramod$7108db0038602e7c9575dd80a51a6fba5ccee460\$lut for cells of type $lut.
Using template $paramod$32c58b506ba4dab63a3a1a39b7b38918211054d4\$lut for cells of type $lut.
Using template $paramod$8e35bba8b8d932ef7c5f79bc5ea09cea2a3b8fd0\$lut for cells of type $lut.
Using template $paramod$27dd7ea71d2126c74d85758e5a06b7f432d9242f\$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$8b81775fb73b10ccf3a57c39fc26126ef8a47ddb\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$e1c19855d6b34d80487dfac5975a8ed635b75d4f\$lut for cells of type $lut.
Using template $paramod$0c65ec1ceb445ea7945dba7cb051b17857c6a31a\$lut for cells of type $lut.
Using template $paramod$d9b67eb0388ec247bb3f0c8d94fdc69da1f63cb0\$lut for cells of type $lut.
Using template $paramod$47d363ae7b1a0e81207e02fe31af85b6bf36a2ac\$lut for cells of type $lut.
Using template $paramod$eec22efc31481e6a2706a92743e67f4f90bad45a\$lut for cells of type $lut.
Using template $paramod$89f931611b66d827751f4a175a88569d5ab95376\$lut for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod$6cf3af45e53e3262a3cbe3667dbe8957fd5e9d12\$lut for cells of type $lut.
Using template $paramod$0e85ee84681a3242934ca2236de1e53235267f1a\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$34130a2583c0530ca8b8853e64a2a0ddd2e81d2e\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$10855663ad4a7e0794519fdd971a224623a8ba39\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$bdd0743498c1b082701359850a99d6fbd624c0dd\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$f0773b2e1ec54f4b5730a332b99958a07b433091\$lut for cells of type $lut.
Using template $paramod$20aecb9a781743d0e93608b1c1e7d62ffc3a69a9\$lut for cells of type $lut.
Using template $paramod$514a3911060fb980dd078532320cd172e1e80625\$lut for cells of type $lut.
Using template $paramod$b56c65c1e06cd422f362b20d2b4c7317c437827a\$lut for cells of type $lut.
Using template $paramod$dcfc23e7d6bcd26b82233688fdfbe92480ddfdcf\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$5ac22f37522f0382fe67c9045399209b65eaccd7\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$23a44c557d8b0c41a23d6c16083c7af93f76ea34\$lut for cells of type $lut.
Using template $paramod$dd94059fcb77eeb0f907558ea0d112c2826edd53\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$55c90a00b595b55af3050e1c8ad692bd8d6a9062\$lut for cells of type $lut.
Using template $paramod$bf9d12be9e757c28b1374b63e168615e76b4b315\$lut for cells of type $lut.
Using template $paramod$122a4c0b007fa7ed75dbda7c4d71a52e22ce1276\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$845091abb5b78f3b6b0c1c1931ad510371446f3b\$lut for cells of type $lut.
Using template $paramod$c7048b017b6354a9165579b29f528833bc43695b\$lut for cells of type $lut.
Using template $paramod$21a451808ccf3a1ce333a0078f546370105f809c\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$0a83ff6243ccaa533cd33819bfc6c7d8ff3378a5\$lut for cells of type $lut.
Using template $paramod$4e0dac06d9d9602cfb659e01e0850b77eec5b798\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$bfa79e6c0cfd27dfa98af2c2a5a9963b2c011138\$lut for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0\$lut for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod$ea7a351beafa8581073707d0ad4e40be86f8b5f3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$f5f41ee5d60dede31a2b59f58ec46b167939d713\$lut for cells of type $lut.
Using template $paramod$ea7c41175b3270a878d3b2c9e575e08ab05d28a2\$lut for cells of type $lut.
Using template $paramod$f8e581416d80e5fec72b39b773d5caa38d849fd4\$lut for cells of type $lut.
Using template $paramod$8ee17aa270f5a615f2ce8533778a7c43a2fc42e1\$lut for cells of type $lut.
Using template $paramod$6cbb6ebff8cf6d869d382da36413691254d61b8f\$lut for cells of type $lut.
Using template $paramod$9fb84cc2da11fe6eafe2cfb175572c70e365d656\$lut for cells of type $lut.
Using template $paramod$b3996eaf69323687b39c8eb55a63a3f2e74fa6df\$lut for cells of type $lut.
Using template $paramod$26670e8b83c71ee9c0ff9ca0059dae6147c8faae\$lut for cells of type $lut.
Using template $paramod$b069d0d61edb7a109a7af68fc257dcaa745dfecf\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$b96e40321b3f1ea90a4274c5e06da834d452fd19\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$9f479ecce11ea984b70f3915e9330ceeebf991fb\$lut for cells of type $lut.
Using template $paramod$dcf464990597ed9f574b5d75638c55d2a4e121f4\$lut for cells of type $lut.
Using template $paramod$8e7dd5aee1ff7a27cf6a7cea0207a5e10be55462\$lut for cells of type $lut.
Using template $paramod$d9bb8a5ad37488281c0a8124fa86886fb1fb5a26\$lut for cells of type $lut.
Using template $paramod$acb8c6253d65f5d7c38afa66fc3850a657bea507\$lut for cells of type $lut.
Using template $paramod$c72e3780411c7a1539a1222e73286c2547dd5551\$lut for cells of type $lut.
Using template $paramod$1fbd89bfe3dd991c37c7bbe6f6352a0156ac0689\$lut for cells of type $lut.
Using template $paramod$689b29aec14cf310126e5f1525576af4586fd768\$lut for cells of type $lut.
Using template $paramod$58ac9076891956916d8ec421343272ffad97e874\$lut for cells of type $lut.
Using template $paramod$52a7db111cf6849ee8a6654d73e2e4fb11fc3abe\$lut for cells of type $lut.
Using template $paramod$02e55836878a22873310c70e8a2ed14028fabfa5\$lut for cells of type $lut.
Using template $paramod$1a266bf8e2bab80e44dfcbe65c46d1da2f48de5d\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$857512ea84a5fe5464efcd374b77666399ea78e1\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$3f210085eead809eaae50f34f60b6dcdb4647df7\$lut for cells of type $lut.
Using template $paramod$f34672e82664f546a1854f0ba2e5ce9e2f2f199c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod$8d08395e9a4e4cded27c9198dd6b7fb30a5dc6be\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$f5c118b1371bfc24986fe89a9f3e936c05edfbc3\$lut for cells of type $lut.
Using template $paramod$5a490b0e00aeb3aa961ff44c01138435d4948c4d\$lut for cells of type $lut.
Using template $paramod$2b81c22187dcd49311a976bb63273aa43c4d3b68\$lut for cells of type $lut.
Using template $paramod$6b2e3f45e60a8ca189e3ece7e5bc1e9ffcf1353a\$lut for cells of type $lut.
Using template $paramod$31b6a764205cbe9506e319175f100f6f7e827354\$lut for cells of type $lut.
Using template $paramod$41a9017c3cf386202f51048036dec79f710305a2\$lut for cells of type $lut.
Using template $paramod$26e2480f174c5057502fb95a7a74f2c6b0a38942\$lut for cells of type $lut.
Using template $paramod$e3f0f1b1a91dadf82d87013c252f9f5fc0dc6888\$lut for cells of type $lut.
Using template $paramod$8a77a4b825e7cd0e2a0cbe1bb8ec99794d7f5906\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e\$lut for cells of type $lut.
Using template $paramod$509061f88e1db7dfaf19873d4cc611e2870d15d9\$lut for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$782961deb8dc512aef835b73aa3765da3ab3c15c\$lut for cells of type $lut.
Using template $paramod$4767f9a5af7e6e2e75a8d69c788bdf062425248b\$lut for cells of type $lut.
Using template $paramod$b009a26b33c3ca109c016cf968a774c0d66687bb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$0c822c65361ce832091b6c90f1a02f1ee0b109d4\$lut for cells of type $lut.
Using template $paramod$a6b2d4693fada6bebbe4480262641915d709d280\$lut for cells of type $lut.
Using template $paramod$68fe50ee5a60a0bed36b1b1843c805d7bc807f41\$lut for cells of type $lut.
Using template $paramod$6640d08e639198f151386cce667425e820913986\$lut for cells of type $lut.
Using template $paramod$dc80e74b9623b8a802ef4b5162559616e5ac1cef\$lut for cells of type $lut.
Using template $paramod$2c01c78b93f77b5e79eae85526677e695be05a34\$lut for cells of type $lut.
Using template $paramod$515ef3a9b5e42bd5d7533bdf444ebd44fa8b3ff0\$lut for cells of type $lut.
Using template $paramod$666fbe13944c5deaa4bb4a1691ed6b0572d76f61\$lut for cells of type $lut.
Using template $paramod$b40080b643baa8bb528ec249e10d82b2d80dfed9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$1c4dba04c7b1b6f9ae2fbd2ebcdbd37f5c14a3e3\$lut for cells of type $lut.
Using template $paramod$547ac4d3aa2d0cc2dd61462e70e48b5e3e336609\$lut for cells of type $lut.
Using template $paramod$c8d266743fba4301025ff436bc678646cee86d58\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$ef5c2c113cb150af72a83c8268435b3aa9c35bde\$lut for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$5f3728701179f8bcb3202ed867ae0d71d4132336\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$0e021b5ab9c9dffe82b887dcb2beb3fac2b87759\$lut for cells of type $lut.
Using template $paramod$971f656013d56b7190a9ad45f3ead2ce846ae045\$lut for cells of type $lut.
Using template $paramod$ef7936b3a69f41d4781970875205ddd3ddf2e2ed\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$471b04d2f72dd2c8372fde2424d61966eda2e9f4\$lut for cells of type $lut.
Using template $paramod$a5dd9ee10fc2202a29791f7d68d4afcce241aee5\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$07358fc33acf36ffde00e50dd2a5447962f1e95d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$298ab6fc2920d8befe46274f6938910919ea60df\$lut for cells of type $lut.
Using template $paramod$346c28c83d9959bca22fab8e9a88e63920be2e4c\$lut for cells of type $lut.
Using template $paramod$fb0b6ce87305379fbe98fda6979dd3daf3e7c41f\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b\$lut for cells of type $lut.
Using template $paramod$1d8da67e55226ee6f849b82c7c3ba5690a649089\$lut for cells of type $lut.
Using template $paramod$8f7210088a40da1859d27e900c288fd298d68bed\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$389153bc2019f1f1fea2d1643e1e6863e984b5b7\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$a745274df8f514565625fa7fee7a9fb864a85f2f\$lut for cells of type $lut.
Using template $paramod$7f231e4aafca426739951fb923aabb19a095dbca\$lut for cells of type $lut.
Using template $paramod$d7a5f4a4b4d7ee5322d18447b7fe880aa8fdfd8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$9a30fc09723cf63082d1caefe9d8cffb300b37b5\$lut for cells of type $lut.
Using template $paramod$a81cf453a316218febe7a33c0cf3157f69dfa7dc\$lut for cells of type $lut.
Using template $paramod$75a6eb72592ca288a87877771a9d8d2943bfabf7\$lut for cells of type $lut.
Using template $paramod$c20e9cdb8ce0b0008600da6cf3b4e69036652cf2\$lut for cells of type $lut.
Using template $paramod$2b4f8676b7a737f00e68af62790950a9319bd6bb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$682dcf7a44e09cdf417bc55247ac658426f4c8e6\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$d4d4bb503ed128c19cb73d1e89ade7781d5378df\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$a7853c26ee21262b981ae0d0b74778bb403c5822\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$259fe12dae375c4786eb52cf2fcd67bdfb2886e5\$lut for cells of type $lut.
Using template $paramod$8b6b947aeb4411ea208ed7df0e1eb7dd74dfe7cc\$lut for cells of type $lut.
Using template $paramod$e1f6f26c595b714b23aaf5b46e4ff285d7dd2807\$lut for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod$250e9ed6c15020113b6b30a5ef7c8f11f208ca8e\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$e30a9a43ea299ff90fb203f7ab63d7cdf14595a2\$lut for cells of type $lut.
Using template $paramod$0b2a0ff8219f2f1a24feeecef5cd9dcedf4044a4\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$4e344aeae561c8e862a8e4dcfe1a4dc1781eecb3\$lut for cells of type $lut.
Using template $paramod$6d2004a2c5279c7551c4157d1d9c28dfdc0578d2\$lut for cells of type $lut.
Using template $paramod$9e163930d0940d4a632a99485d1f5f72b040087b\$lut for cells of type $lut.
Using template $paramod$0ddd2e92688b2eee539d320e54500ff039338130\$lut for cells of type $lut.
Using template $paramod$325e90edf97670f9dea57833ae1f51a5e8bcddea\$lut for cells of type $lut.
Using template $paramod$be6ac5828ef34873154e44fd05a2dbaadc4bbfbd\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$9afd15ac6a150d2954f4366f99117c713bffb4b8\$lut for cells of type $lut.
Using template $paramod$4bbc2639e94d295cee1f72440975aee33dee1f1e\$lut for cells of type $lut.
Using template $paramod$8af59688d83c66153687e8c9b633dfc9ce5ca66c\$lut for cells of type $lut.
Using template $paramod$80fd8281a23de21901cf4a28e2f02f206ba9672d\$lut for cells of type $lut.
Using template $paramod$3a4f629a30905d3a448d2b9104042184fc100182\$lut for cells of type $lut.
Using template $paramod$654ecb6e771d8576e16b85d2163ea28c8c532890\$lut for cells of type $lut.
Using template $paramod$862df026524e8dc21884250509c7925360cf3fe6\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$69185bb43703e4b30816b8e1888ef6df295509db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$d7e334b132736f2e8edf02283f646e2815d42760\$lut for cells of type $lut.
Using template $paramod$1fe00a3b75b29d6afc67e6284618f808cf6db18c\$lut for cells of type $lut.
Using template $paramod$158ad9f9fc450fb1623c4db8efbc26484e8b7fe3\$lut for cells of type $lut.
Using template $paramod$593d55011d7f7c07fc45eeb42e2947ea45865189\$lut for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod$c4f16bbc2030e7554de0d493d32b7496f0e663c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$0f19b1c588a47c675d00132b243b5e3308ffab5d\$lut for cells of type $lut.
Using template $paramod$68e0a76c9ac570883b62c525b96fb184d957bedd\$lut for cells of type $lut.
Using template $paramod$76a100a2aa1b1eceda6a7feaa2062ca21f6289fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod$f7e977e4ab769956ecac4448595a773db86c44e8\$lut for cells of type $lut.
Using template $paramod$21ca84c8e3e4874f22bcb100e2be6b5b3a6e9001\$lut for cells of type $lut.
Using template $paramod$c91dc3bc3c1c461ebb3186b4fe54c4e0e0dffd4b\$lut for cells of type $lut.
Using template $paramod$7c1eabf7359acf2d5424de5585178863ff1cd6ca\$lut for cells of type $lut.
Using template $paramod$2ad28eaf887c645598b6b2ca0bbbd471c87260e5\$lut for cells of type $lut.
Using template $paramod$8d1bc698c8905a964b2f4f9fae07304e310d58f5\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$5ed1c354d6b30f4c97780c151c05b1db17e08b1b\$lut for cells of type $lut.
Using template $paramod$828a8401942c51a164953f7540c0f2b883928844\$lut for cells of type $lut.
Using template $paramod$369d2c18f1a1b93ff502c402105b2c8fbdb2e613\$lut for cells of type $lut.
Using template $paramod$7be5ba6537bbd61f594c56628aabac8a2fd8927a\$lut for cells of type $lut.
Using template $paramod$55fd3f54a2cbf538e4c0f5b019dcd6cb7c7c5d70\$lut for cells of type $lut.
Using template $paramod$278278da8d76ea5cbd78cd718b45f52986d1194a\$lut for cells of type $lut.
Using template $paramod$48ff51ecc9ba865891e818f5e8f9074105f3b668\$lut for cells of type $lut.
Using template $paramod$113a3958fe2593d13faf770e232202582b8082fe\$lut for cells of type $lut.
Using template $paramod$df8019e1515c6805d7a888424e4103a94535bf81\$lut for cells of type $lut.
Using template $paramod$853b4f3bc3530c8e663a893e811eb734e3bf352a\$lut for cells of type $lut.
Using template $paramod$9737430c7a5b9380e2d3db558f084a537f974d50\$lut for cells of type $lut.
Using template $paramod$59454bc3e197ad5218bdcfda830beee938e5055e\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$1cff78be034d3e36b80a3f60c84dacbe435cf268\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$ed5e2cdecf2c65af2d0da8ba7aaa5448af56508e\$lut for cells of type $lut.
Using template $paramod$e0471b9ceb1c3fa1300649218fbd5ed7f22905da\$lut for cells of type $lut.
Using template $paramod$f468ba1498805c071618afe798af48a8371ad026\$lut for cells of type $lut.
Using template $paramod$d1971a142b315eac70fd61294b6fa89984bb4b4a\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$f08830dc780342c2fc152f59bf186fef98c9a244\$lut for cells of type $lut.
Using template $paramod$59fd3fc0d3f71b2f00abc6e3726de1b4ea5b3ac6\$lut for cells of type $lut.
Using template $paramod$e125573185f7976bc2f37b0a21b39572c620b3d2\$lut for cells of type $lut.
Using template $paramod$f2e35d6479af284473a08fe11deb40fe4756ebf5\$lut for cells of type $lut.
Using template $paramod$036021aae2d97f69cb045572f385b3fee367a3a2\$lut for cells of type $lut.
Using template $paramod$cb168b784516a4c1d7d694fa8fdba3c4929b9a12\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$85e36ff70a5c579213ff37cbc6cf3cbe2dfecdef\$lut for cells of type $lut.
Using template $paramod$8d9a45746bebfac72ab0e2fa8963e114c6988973\$lut for cells of type $lut.
Using template $paramod$2b035d80f8da5c79477e458830d5b787d3ec97aa\$lut for cells of type $lut.
Using template $paramod$d8029ce76ea320315888cc1bb450896cac4c4cbb\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$7a304f4cc33557f2483dc5919be108a1249ae1f1\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$767b19048e7407cd61a53716c9970155c85a0bc1\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$952099544d42f056d561099eb1f057582fd51547\$lut for cells of type $lut.
Using template $paramod$9860859c065cdba53450984813d75036f670492e\$lut for cells of type $lut.
Using template $paramod$2bfb7645c6c4424af1ad4812a5f4b9918e8652f9\$lut for cells of type $lut.
Using template $paramod$893a2d12b22003de091303ae130ec3e6b450bef2\$lut for cells of type $lut.
Using template $paramod$afd7df6a109acf5d8fd61a1c2f7467676868f445\$lut for cells of type $lut.
Using template $paramod$266d4a4ca0f89678789a08f99630e5989249f36b\$lut for cells of type $lut.
Using template $paramod$392c3064370768071378e15036c153bfeb352944\$lut for cells of type $lut.
Using template $paramod$ea1acb810d0bf25ed94fa9aa8b6557b77b087f8a\$lut for cells of type $lut.
Using template $paramod$fca017b29b33a5ea885b3fb661f73ebd57571715\$lut for cells of type $lut.
Using template $paramod$09b1b478502b21d462badc04653b99a876862611\$lut for cells of type $lut.
Using template $paramod$6b91293bed43caa104a13f7dddcb1f798bda655d\$lut for cells of type $lut.
Using template $paramod$0ed4736b1191795b6e8974125fad0ebba3bd2971\$lut for cells of type $lut.
Using template $paramod$6c324f274cc55723981ff93567f8f06ed63bcee3\$lut for cells of type $lut.
Using template $paramod$56bfb9c7bc4e9d036b2c8ade273bc395ad3f1805\$lut for cells of type $lut.
Using template $paramod$149f41c146f3d7df72799e86c14a5edee10b80ab\$lut for cells of type $lut.
Using template $paramod$9f00ada3beef921d7cc403e4cdcc2195b948ee2d\$lut for cells of type $lut.
Using template $paramod$38d393e46ccafda7d2339279be9f9a713cf861af\$lut for cells of type $lut.
Using template $paramod$772d88dc355852a30ef075257708b9f8f1fdf6a4\$lut for cells of type $lut.
Using template $paramod$7f603d05c5c43cfec03c5560870e2fac756459fd\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$c105c3ef2f9a8105b3df66cbb6aad4c6c690aa8f\$lut for cells of type $lut.
Using template $paramod$9c155c08b930856254825e62c473bef89f4d4a1d\$lut for cells of type $lut.
Using template $paramod$a2bd6d95ea990255230f029a8c6404e8fe51f10e\$lut for cells of type $lut.
Using template $paramod$e9792071954b5e3a3a5646e14b3913538e75095a\$lut for cells of type $lut.
Using template $paramod$dfa878fa093a2ca33fdaae486b6e43e540be349b\$lut for cells of type $lut.
Using template $paramod$29492e4b689210ff3fe11e9e43fbf1d64bce115d\$lut for cells of type $lut.
Using template $paramod$e88fd4964a1fec2c840276119a37af8117100980\$lut for cells of type $lut.
Using template $paramod$1162867bb6344df07792d89878877949946cf4fa\$lut for cells of type $lut.
Using template $paramod$ae675b0eab42c5de7d08017fa010ffbef957e690\$lut for cells of type $lut.
Using template $paramod$4a1a515b37c4f650314f5e9042ce15cde120f162\$lut for cells of type $lut.
Using template $paramod$16c0cdae787834c4c36eb3cd833ecb90bd4b526c\$lut for cells of type $lut.
Using template $paramod$2168d4ba6b0d93e25cd469cec2e0d0457c7158fa\$lut for cells of type $lut.
Using template $paramod$b32a58264305f12f49c0ad07431868f2e7497c26\$lut for cells of type $lut.
Using template $paramod$6d21dd8b50d05c2d6bd4dc3b573e4251c51198a4\$lut for cells of type $lut.
Using template $paramod$25e347ea68d0a37e6ec89a3d8824b9d52e250ab2\$lut for cells of type $lut.
Using template $paramod$bcc226a56ac87b81251bbc61e5d1b178f4e61e9c\$lut for cells of type $lut.
Using template $paramod$2f14ba59dec30a3ecd03a3496ab46722012d8c15\$lut for cells of type $lut.
Using template $paramod$bbbc06e1d6f8340afc59e6aa4f954a6c3616a217\$lut for cells of type $lut.
Using template $paramod$afc502978e56aa00d387f0a39442a27fe4cdb4ab\$lut for cells of type $lut.
Using template $paramod$3ba52f4d83180ea6443385d6cdb67cf0537cd728\$lut for cells of type $lut.
Using template $paramod$d5901c3149e6968ed34d38622ef632ace7c86140\$lut for cells of type $lut.
Using template $paramod$34ded5695689db5bbb1f70c97456b157062e44cb\$lut for cells of type $lut.
Using template $paramod$ce89f20c43abfc3b9e09a01c4455c9dfa62e6bab\$lut for cells of type $lut.
Using template $paramod$c39b24a64c3c43d7ae9ef00bd6800a55b30f3bd0\$lut for cells of type $lut.
Using template $paramod$8092d365a491fd825e2cf9a132c16c64c1a2dce8\$lut for cells of type $lut.
Using template $paramod$c5c4a808da0fbbe5dc85e6dc4752024a5c3b2129\$lut for cells of type $lut.
Using template $paramod$d77ce52680eb66cd9bab0a3b2301c9df53295f56\$lut for cells of type $lut.
Using template $paramod$1a43f75f34eee154a63c356461478411a09b9d26\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$dd697539ee56d06c6d55c0919197c7d741c3f855\$lut for cells of type $lut.
Using template $paramod$e22ee861f05a82689d9239eb9f175455230ea09c\$lut for cells of type $lut.
Using template $paramod$4bdbb8f0f70fb15e3ac341123be1d2f8ccb15b0e\$lut for cells of type $lut.
Using template $paramod$58c31e8e258376907c33b0d3e49864989d7794f1\$lut for cells of type $lut.
Using template $paramod$6baeab20ce2caae621cbc1e9bfd2b8e5a452943a\$lut for cells of type $lut.
Using template $paramod$08fa8c84b464c651cef5d171d399e63c8b708611\$lut for cells of type $lut.
Using template $paramod$32dc8fd5ab041ea93e5d0ad6e125fdb5cabfc7d8\$lut for cells of type $lut.
Using template $paramod$0a2b3b5914dcd335002863722b012502007c4124\$lut for cells of type $lut.
Using template $paramod$53f12c95ac336b34337beace0e085d789dff2029\$lut for cells of type $lut.
Using template $paramod$7647cd1250d8e054ce0c10ad46dbbe4104f8e4eb\$lut for cells of type $lut.
Using template $paramod$314c90657dccc811f3d81ee848429beb07e1b320\$lut for cells of type $lut.
Using template $paramod$1e18bb222b874015e5ffcc6f06d22a0714fbcf43\$lut for cells of type $lut.
Using template $paramod$9eac743f11310cf03efe842fba73952be4605703\$lut for cells of type $lut.
Using template $paramod$f8f99dc9393cdebbd10f029aca59b8816c23a9f8\$lut for cells of type $lut.
Using template $paramod$b0c51f64177373d9f15cf99080ee8e3e9835f31b\$lut for cells of type $lut.
Using template $paramod$a8c6cd85000baddfe6199109552f5357528f25a0\$lut for cells of type $lut.
Using template $paramod$db0257cdcf5b1af3b94a80da2a54e3efdde7a295\$lut for cells of type $lut.
Using template $paramod$37591515a6b26596b8f79693031c4dfba5bd0bdb\$lut for cells of type $lut.
Using template $paramod$d94893256d21a0ee2c65d7177ece4d7768cb30be\$lut for cells of type $lut.
Using template $paramod$e94899a223685d701c497c58caf84cf640da5660\$lut for cells of type $lut.
Using template $paramod$d8fdcda40e49fd82721c9d9f2dd5aeffb0bd95df\$lut for cells of type $lut.
Using template $paramod$23a2459225cf47e5b5282c530ad7e5a819a841d7\$lut for cells of type $lut.
Using template $paramod$5e8a3c37e696f1773ead42a24ba0728ca105efd0\$lut for cells of type $lut.
Using template $paramod$7a44d7a29e658f79fded008243c8ec59cc1f7cff\$lut for cells of type $lut.
Using template $paramod$f5ad8183551914332259c2f3cb703d323f77c66e\$lut for cells of type $lut.
Using template $paramod$cb9389d3bcc7824cbc8eb11c8ac4986b2acbae18\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$5f8ab9a46761e05476da29d8b28b7f6a5f068746\$lut for cells of type $lut.
Using template $paramod$d4b31f832afe87a72001000d8e8ec72b92fd33d3\$lut for cells of type $lut.
Using template $paramod$3751824aa15d879b13738f8fa603251a85c52773\$lut for cells of type $lut.
Using template $paramod$06fc2007402bd8374714ba45b03265cdb5b17eb9\$lut for cells of type $lut.
Using template $paramod$9f18f1fe9efe630955a9cd3a986ff680b7e411fe\$lut for cells of type $lut.
Using template $paramod$76fab1a38138764359bfaaaccd7d53e7b4f030bc\$lut for cells of type $lut.
Using template $paramod$b57e6ec3eb28898d1897fa0a774f26c970a33299\$lut for cells of type $lut.
Using template $paramod$552e3322e4b067f4d534291d7d7f0fa4db22b890\$lut for cells of type $lut.
Using template $paramod$c28ffbd19373e8ad95b094fe0b15ace148753312\$lut for cells of type $lut.
Using template $paramod$c0417e30a1b4ca2a715c6fd3de4da9ef86acf74a\$lut for cells of type $lut.
Using template $paramod$1f8892ab13f1235a4edbabd542963762c9e2f949\$lut for cells of type $lut.
Using template $paramod$e774fe2dce57c924dec96077d1636d43dd4b4ef5\$lut for cells of type $lut.
Using template $paramod$b4d1a83f16052e80d396c0efceb13dc5f04a2965\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
Using template $paramod$03b779f4f6ab8e6db85c355c806fd5036dfba88b\$lut for cells of type $lut.
Using template $paramod$2adc8c11c83f7ccca3ee5bda71968b0f7eddb6dd\$lut for cells of type $lut.
Using template $paramod$d6c8861332d2884e6afa97ced1dd2898dcc616bd\$lut for cells of type $lut.
Using template $paramod$bdb45bfcb718ee671690e7ed946f5d9ceae33e46\$lut for cells of type $lut.
Using template $paramod$5f6b72baf078fc35c13bbe56eff27bb52c9105cb\$lut for cells of type $lut.
Using template $paramod$b3061d9cff9ac0faf92016df7ea19c306825644e\$lut for cells of type $lut.
Using template $paramod$51584f63136af673e9f20306b10726dad4bfcd2c\$lut for cells of type $lut.
Using template $paramod$748438a819d2378278dedf872c17da3557f0ef07\$lut for cells of type $lut.
Using template $paramod$9b831af1b4b24aa63977beba33cb118a7449afa2\$lut for cells of type $lut.
Using template $paramod$243a9f3449e12966eb09871209a71ed2a45950f0\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$aad72af640fd3808b96db51bb8b23c293ec78e62\$lut for cells of type $lut.
Using template $paramod$4413121ee105ce55f0061069eefef0c095c61b72\$lut for cells of type $lut.
Using template $paramod$6f7a3bd7ae75325075e415ed2fbc99bd2071771b\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$a85d501219ba2e70329b4df22639976499dda400\$lut for cells of type $lut.
Using template $paramod$b2f5b1922b6096d772dbcad3f9fbd3c14a48a002\$lut for cells of type $lut.
Using template $paramod$ea60670e529359258f932d74b3592f484a7a708d\$lut for cells of type $lut.
Using template $paramod$1a054b134ba14bc4de083e74c80220408a94bf17\$lut for cells of type $lut.
Using template $paramod$26c6eee984c99ab7c3bb4a85cab5854f70684cc5\$lut for cells of type $lut.
Using template $paramod$f71cf94fa33ba479ae1fa8ee2f678103f97277a5\$lut for cells of type $lut.
Using template $paramod$4ffc9c1b861b4422389f7152c45020a8aff79770\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$fb86f34f307c1138a80b2d5f50c95dc67dd1765a\$lut for cells of type $lut.
Using template $paramod$3129c64ac02f22952f34386bd50757aae06cd5a6\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$e6eecf1c2f4e975e883c0f9fd361e8fcc4bced4f\$lut for cells of type $lut.
Using template $paramod$7a80cf82a05d40c3368b7ecf0ea4456561428e30\$lut for cells of type $lut.
Using template $paramod$05bb6b467fb98a0bc5f2fcdc10c19875585f6f2b\$lut for cells of type $lut.
Using template $paramod$0f8bdbe0b9189c5b7d3de649a1836bbe377416ff\$lut for cells of type $lut.
Using template $paramod$97f0cf63d6b31fc616e5d91ecad0a261e10a81f6\$lut for cells of type $lut.
Using template $paramod$01f6e836b70c0df99a24bbb2f2fd201f96dac8e1\$lut for cells of type $lut.
Using template $paramod$4f3d4d938d5236fea2bf7065d2781f8ab2263d98\$lut for cells of type $lut.
Using template $paramod$6eade0f5e7d86872e59268e7bee4fd9327a1b111\$lut for cells of type $lut.
Using template $paramod$ef578cced0616a1ee014649da3516c9a6e064330\$lut for cells of type $lut.
Using template $paramod$431e671cc1da30175325000ac9da237682bb93a6\$lut for cells of type $lut.
Using template $paramod$0ccb9051487bb97ad9e2bd9c95aeeb8e5c60577c\$lut for cells of type $lut.
Using template $paramod$e30f6c9559056477485bfe0443e3be7a4b28f3ca\$lut for cells of type $lut.
Using template $paramod$4c2f0a89f8ce38fa946329095afbe0062eaaf6ba\$lut for cells of type $lut.
Using template $paramod$68e7ce19ee649abe2e4366e926531917d17d9def\$lut for cells of type $lut.
Using template $paramod$a0f1e2962a02f81692dc9050a014f3830f6ee0d9\$lut for cells of type $lut.
Using template $paramod$77f46c92077c4898aa79269c69eb757287b496ce\$lut for cells of type $lut.
Using template $paramod$f8670081eebf7568cab9b8e8800387500ede5c7b\$lut for cells of type $lut.
Using template $paramod$a8b17b9368f48203d72e056f9ee7838b956a1a9a\$lut for cells of type $lut.
Using template $paramod$edfde4ec8d02f99cad002a2ec967125cfd0e92c3\$lut for cells of type $lut.
Using template $paramod$d13baccdffa755b2bc137ef80a349930bfdcb2b3\$lut for cells of type $lut.
Using template $paramod$74d948543be1107055d6d9cf6886fd1cc8636b3f\$lut for cells of type $lut.
Using template $paramod$5ecac0a4c46102ced9218c4e871960a84e3675ea\$lut for cells of type $lut.
Using template $paramod$452f15f8c706f3c04afc42f217b2da610692a306\$lut for cells of type $lut.
Using template $paramod$88bbf73d3bae4dce6ae37a3f9903995c7026b6eb\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$85e330a28061e8997c60b9b2655c94f2cf045d92\$lut for cells of type $lut.
Using template $paramod$07435e1d9525c63d40298b9414e20f2e7955c97e\$lut for cells of type $lut.
Using template $paramod$29611526d3ec9d0383c3b986b52eb5e5bcdba076\$lut for cells of type $lut.
Using template $paramod$658460c2451bae18006d6fceb04c4d15e90ee2a2\$lut for cells of type $lut.
Using template $paramod$eaf4b8f32c38bdf4e3f100ef3ecf845c517ab107\$lut for cells of type $lut.
Using template $paramod$b6a23d7898def9534133d162a4f1d00b9442c818\$lut for cells of type $lut.
Using template $paramod$90520d6d80f978a79d16361354ee1c6573df00de\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$ace62399341c38d32051e24873d05458bdba3129\$lut for cells of type $lut.
Using template $paramod$8db64b3a6bc45d9e7bc738d864075f604b1e3bd8\$lut for cells of type $lut.
Using template $paramod$f7defcd573066404c868253de2933d1a602e19fd\$lut for cells of type $lut.
Using template $paramod$8f9806513811ba4088c073e201feb415c892bdbc\$lut for cells of type $lut.
Using template $paramod$1fc88f76b110a8a02e994cb6eeb51c6f1ccb54b8\$lut for cells of type $lut.
Using template $paramod$4b8c402f5c96ce41eda50923de61b816d044f006\$lut for cells of type $lut.
Using template $paramod$8517b7ff403bbd465b3aa615a01c39c4fef22a08\$lut for cells of type $lut.
Using template $paramod$745c14922ac079cfd6c4edb364de74f6b395632c\$lut for cells of type $lut.
Using template $paramod$df888b51e4fe54c2399089c29896210b34e9500e\$lut for cells of type $lut.
Using template $paramod$d811ff65862e90a8c3efe3369b2e7e9cf242f54b\$lut for cells of type $lut.
Using template $paramod$175f565fe52dc68616eaa6c88643fd9c41616e45\$lut for cells of type $lut.
Using template $paramod$add3a29b25e73f30fd834a60d28091b38e9ee75c\$lut for cells of type $lut.
Using template $paramod$befe7c7662b382163cc9654f5a31948d8f2cb333\$lut for cells of type $lut.
Using template $paramod$51630f522106fedd360d7227189bb155186d2133\$lut for cells of type $lut.
Using template $paramod$043e26567949d0d869b625a1321bedb6e8e1877e\$lut for cells of type $lut.
Using template $paramod$d8ce67cd4489b02c4ed7256c47f4a3db429cd3eb\$lut for cells of type $lut.
Using template $paramod$fab2bfc5d407bfaa0ca609816c0436265e207b67\$lut for cells of type $lut.
Using template $paramod$883c6280a5538377ae335ec96351e76802ac09ab\$lut for cells of type $lut.
Using template $paramod$eed8aa2601480041ef9339fa5b183c413716af05\$lut for cells of type $lut.
Using template $paramod$a2dc93db20d16be0626a5643dbfb0cc14eb5651b\$lut for cells of type $lut.
Using template $paramod$6969c132bb82f4e1c4c2b411e7c4bbc1bbdec772\$lut for cells of type $lut.
Using template $paramod$19883326e59bf16be2262e08317ae8843e691960\$lut for cells of type $lut.
Using template $paramod$688217d3a282361b94d40b69ee878b4fbd688d76\$lut for cells of type $lut.
Using template $paramod$1dac2b4d1a4883ed5d78e5d17e08c3b29cf3fc48\$lut for cells of type $lut.
Using template $paramod$6a2a73a726a7268d465ed39e2a6b122d319332e6\$lut for cells of type $lut.
Using template $paramod$de1a6b32552806e1f85c10ee66782525b6c781c1\$lut for cells of type $lut.
Using template $paramod$15da3b646859d02d8b1ba6f2ad6fe70f07f18db4\$lut for cells of type $lut.
Using template $paramod$fa1441cb43db66852ddba79878b93d29fbc9732a\$lut for cells of type $lut.
Using template $paramod$1d0a0c97d44954e343fd1e783b772a38bf64c2f9\$lut for cells of type $lut.
Using template $paramod$3e7041ce4cf510097e756794e9a7ff907422f82e\$lut for cells of type $lut.
Using template $paramod$af8bd0d781d1897d3adfeb35347ee47221d51131\$lut for cells of type $lut.
Using template $paramod$19a3635f6d887516988c91cab080c2ee7368a0fd\$lut for cells of type $lut.
Using template $paramod$0905cf3895e05416834b9b5995b7283310eb1ac5\$lut for cells of type $lut.
Using template $paramod$eacec56d9f8a17dd8bd05ab410777702ff3be351\$lut for cells of type $lut.
Using template $paramod$d8c9a171feb98694c0ab975a3bcbb891ef2727c2\$lut for cells of type $lut.
Using template $paramod$ae32f48222da28c7ab555bdae9f83d786bf41604\$lut for cells of type $lut.
Using template $paramod$94ac6b7bbb88d0cc562c4733f2e9fc3ea86715bc\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$1105389d7dd9bb30649af81306ba16328e2f6e49\$lut for cells of type $lut.
Using template $paramod$f076961b89f8f6554aa12b9fdf31e079becec60a\$lut for cells of type $lut.
Using template $paramod$d367e05a0861acf121235994a4fff23da56c8723\$lut for cells of type $lut.
Using template $paramod$491ade5a75640010f00147efb5eec939eb04b869\$lut for cells of type $lut.
Using template $paramod$d6ff3e9c2b1e7dc77efb0e100cdbc81bb71de2bc\$lut for cells of type $lut.
Using template $paramod$ec7c57decd4e4182a368da6a7e64e13ee5d9490d\$lut for cells of type $lut.
Using template $paramod$49887ff6dab93c576d69cfd50c4922eb04504765\$lut for cells of type $lut.
Using template $paramod$ba0f05ae540ec468cca019244355da813dec56a0\$lut for cells of type $lut.
Using template $paramod$2e784fb169517fdf1eed2540265b0cb61d823d22\$lut for cells of type $lut.
Using template $paramod$c540074483eb9975efb92750ca7b5fc06271da06\$lut for cells of type $lut.
Using template $paramod$46ae18f6cf118c75bb07d30e7cf87cc84538dea3\$lut for cells of type $lut.
Using template $paramod$5684507ea301bde02640a7a6921814ff8b083415\$lut for cells of type $lut.
Using template $paramod$a0664ec2c974e52afbd107c554caa6c61405da43\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$0b72ed9354606aa696f8aeb31940da5721b1eab7\$lut for cells of type $lut.
Using template $paramod$35671f5a5e4c6b62a16d1b42c85bc671d8c25e81\$lut for cells of type $lut.
Using template $paramod$d1e9084f6e3ea5432da450e67c2c948efea7da89\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$a305c1f27ac12036e1ee053f6f465794d7c5c73c\$lut for cells of type $lut.
Using template $paramod$e26b8d806b5980ec3f922ccd925e0a79cfb8f0bd\$lut for cells of type $lut.
Using template $paramod$bf184a24e3840c1d975d01df061ea8e0e6f72c8b\$lut for cells of type $lut.
Using template $paramod$44c6a3c62d63bf75f9d8b71a58e6b465835c4d9e\$lut for cells of type $lut.
Using template $paramod$8d5aa841abc9c3e39c8d814191ff333042d8fa69\$lut for cells of type $lut.
Using template $paramod$5dad876aefc647ff107083e0e014d1fd5bd1d13b\$lut for cells of type $lut.
Using template $paramod$c31749656af9dfeda8ba6bb63e214a03ce3ead28\$lut for cells of type $lut.
Using template $paramod$91155ba6fe8dd64ab08026ed7c7af7fd09871b70\$lut for cells of type $lut.
Using template $paramod$79090fea0a189d517bcdbb9584d01c581b398332\$lut for cells of type $lut.
Using template $paramod$1698bb7350a5ea3a06024e84bfe74a9a89c07fad\$lut for cells of type $lut.
Using template $paramod$a9269b8dab1a0d2cb7a6cb8eb14467893f47d66c\$lut for cells of type $lut.
Using template $paramod$79ae331d4b4939f087b855920653985465e785d5\$lut for cells of type $lut.
Using template $paramod$1cedc7f71623cddd10e98a7bbdb72229476a1c9a\$lut for cells of type $lut.
Using template $paramod$90fe99a8080902ea2f230047a931a2c131810101\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$7b8626cb65b6f47822cdf0413478eeecb763869f\$lut for cells of type $lut.
Using template $paramod$6d750ee364e5cb02208039f7320c0ba93cf35228\$lut for cells of type $lut.
Using template $paramod$cc778a82fd81ea9185402656ce1c9108e4328ce0\$lut for cells of type $lut.
Using template $paramod$3be6f03368bec15a69210271f732ff648ab82c01\$lut for cells of type $lut.
Using template $paramod$5b7f9d079d0e92c99955f57eea2402cc4ce51eba\$lut for cells of type $lut.
Using template $paramod$f41f4f5ddc9914378e1b533778089411cdb9b9ad\$lut for cells of type $lut.
Using template $paramod$f67053edb34022bbb6fe34cd3bebc7f881bdc769\$lut for cells of type $lut.
Using template $paramod$30898eb0bc86cab2371acd5c5984a4d2c4690cf9\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$f1bdf5268949b7a35eadbfacdb53293543d36a3a\$lut for cells of type $lut.
Using template $paramod$04ae10f7d848c17f6abdd4c00ba30939b2cb4eb5\$lut for cells of type $lut.
Using template $paramod$60dcf00e0c128bdd65488ca2d840e372c78684bf\$lut for cells of type $lut.
Using template $paramod$0ff37db538f449f4cef94698b70020f8aa7815de\$lut for cells of type $lut.
Using template $paramod$a618568e98a9cb3df992124e8cb37ea79dd31f14\$lut for cells of type $lut.
Using template $paramod$180a0c7fd6e49e06c69bd41bb134dbba007536fc\$lut for cells of type $lut.
Using template $paramod$43c6be6b119c32fbe4b97bb7bb29b7a56ae179bf\$lut for cells of type $lut.
Using template $paramod$8cdb00dd4fe014856c1555ed365d27049be8363f\$lut for cells of type $lut.
Using template $paramod$ba85f63a4215dee28b46e886e4de0ddc059d0ced\$lut for cells of type $lut.
Using template $paramod$235ac5b240c334dc34a49d771618866987c926a2\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~16604 debug messages>

28.26. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in corescore_gowin_yosys.
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$26790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$31325.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$39516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$27021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23057.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$22896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$28697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$27545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$21899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$39516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$28096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$31962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$31986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_16.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$23025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$22961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$37931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut\corescorecore.core_8.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$19600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_12.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$19730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut\corescorecore.core_18.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$19884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$39400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut\corescorecore.core_12.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$34799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_11.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$25163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$21258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$21196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$21269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$21408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$21371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$21674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$36928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33271.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$25983.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$25385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$21403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$38671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$21864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$21854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$21878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$21786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$21989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$22843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32335.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$22919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$24179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_20.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$31325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$23250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$24632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$23841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38697.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$27174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$24320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$24685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$28969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$24670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$24685.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$24773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$24786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$24786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$24846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$24846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$25350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$30318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$25350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$25385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$25504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$25719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$25741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$25719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$25656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$25969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$25504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$25983.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$25996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$25969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$21614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$27960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_3.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$27008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$27021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27082.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$30758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$30758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$25251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$27666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$24350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$31935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$25251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$28040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$28004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$28079.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28096.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$28323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$28323.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$27843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$25996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$28492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$28334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$28623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$31948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$28748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$28833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$37931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$29001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$28908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$29234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$29407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$29561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$29629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$29855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_0.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_0.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_0.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_2.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_6.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30497.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$30718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$30718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$30745.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$30609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$30836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_2.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_16.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$31301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$31820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$31884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$31935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$31948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$31634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33079.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$31975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32335.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_18.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_21.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_9.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_16.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_9.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_9.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33271.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut\corescorecore.core_3.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33284.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$26695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$26975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$27386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$32766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_21.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_12.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$22145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$33981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$30497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$34061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_17.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_12.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$31909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$34949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$35262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$35756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$35994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$36184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$36255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$36329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$36676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$38857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$36845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$36939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$36956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$36969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$36982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$36785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$37672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$19820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$37957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37918.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$28928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37999.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$37973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38046.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$37999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$38266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38279.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179748.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38335.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$38441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$38457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$23896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$38901.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$39110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$179622$lut$aiger179621$38932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$39167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$39400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$39516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$179622$lut\corescorecore.core_0.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_0.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_1.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_1.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_1.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_1.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_1.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_10.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_10.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_10.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_10.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_10.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_11.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_11.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_11.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_11.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_12.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$19748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut\corescorecore.core_13.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_13.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_13.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_13.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_13.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_14.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_14.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_14.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_14.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_14.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_15.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_15.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_15.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_15.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_15.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_16.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_16.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_17.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_17.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$33604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_17.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_17.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_18.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$22847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_18.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_18.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$31235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_19.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_19.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_19.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_19.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_19.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$31235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut\corescorecore.core_2.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_2.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_2.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_20.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_20.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_20.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_20.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$34799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut\corescorecore.core_21.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_21.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_21.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$29268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_3.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_3.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_3.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_4.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_4.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_4.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_4.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_4.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_5.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_5.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_5.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_5.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_5.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$30318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut\corescorecore.core_6.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_6.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_6.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_6.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$26938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_7.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_7.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_7.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_7.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_7.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$27883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut\corescorecore.core_8.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_8.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_8.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_8.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_9.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$179622$lut\corescorecore.core_9.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$39202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$38335.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180011.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$179624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$39516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$34922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$32522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$32210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180323.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$179622$lut$aiger179621$31909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$33284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$29629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$35980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$24705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$23333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$179622$lut$aiger179621$23626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180901.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$22308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$179622$lut$aiger179621$21976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$180937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$181027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)

28.27. Executing SETUNDEF pass (replace undef values with defined constants).

28.28. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 16644 unused wires.

28.29. Executing AUTONAME pass.
Renamed 188530 objects in module corescore_gowin_yosys (94 iterations).
<suppressed ~23068 debug messages>

28.30. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `corescore_gowin_yosys'. Setting top module to corescore_gowin_yosys.

28.30.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.30.2. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Removed 0 unused modules.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.

28.31. Printing statistics.

=== corescore_gowin_yosys ===

   Number of wires:              14207
   Number of wire bits:          58542
   Number of public wires:       14207
   Number of public wire bits:   58542
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15140
     $print                         22
     $scopeinfo                    419
     ALU                           504
     CLKDIV                          1
     DFF                          1430
     DFFC                            2
     DFFE                         3258
     DFFR                          425
     DFFRE                        1044
     DFFS                           26
     DFFSE                          45
     DPX9B                          22
     GND                             1
     IBUF                            2
     LUT1                          573
     LUT2                          815
     LUT3                         2593
     LUT4                         2914
     MUX2_LUT5                     922
     MUX2_LUT6                      79
     MUX2_LUT7                      29
     MUX2_LUT8                      11
     OBUF                            1
     VCC                             1
     rPLL                            1

28.32. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Found and reported 0 problems.

29. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 89ea935286, CPU: user 13.37s system 0.08s, MEM: 309.44 MB peak
Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 20% 31x opt_clean (3 sec), 11% 53x opt_expr (1 sec), ...
