;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, @106
	SPL 0, -202
	SPL 0, -202
	JMP 42, -8
	JMP 42, -8
	JMP 42, -8
	ADD #-276, <1
	SUB #42, -8
	JMP 42, -8
	SUB <210, 60
	SUB 24, 900
	ADD #-276, <1
	JMZ 107, 0
	SLT 26, @12
	SPL <121, #106
	SPL -11, @-20
	SUB <210, 60
	CMP 26, @12
	SPL -11, @-20
	SPL -11, @-20
	SUB 74, 31
	DJN 0, #72
	SPL 0, -202
	CMP #42, -8
	SPL 211, 68
	ADD <210, 60
	JMZ 64, <0
	DJN 103, 3
	DJN 103, 3
	ADD #276, <1
	SPL 0, #72
	SPL -11, @-20
	ADD #-216, <1
	SPL 0, -202
	SLT 26, @12
	SLT 26, @12
	ADD #-216, <1
	SPL 0, -202
	SPL 0, -202
	JMN 0, -900
	CMP @0, @72
	SPL <0, 90
	SPL 0, -202
	JMZ 107, 0
	MOV -1, <-20
