static void F_1 ( unsigned long V_1 , void * V_2 , T_1 V_3 )\r\n{\r\nunsigned short * V_4 = ( unsigned short * ) V_2 ;\r\nfor (; V_3 > 0 ; V_3 -- , V_4 ++ )\r\n* ( volatile V_5 * ) V_1 = F_2 ( * V_4 ) ;\r\n}\r\nstatic void F_3 ( unsigned long V_1 , void * V_2 , T_1 V_3 )\r\n{\r\nunsigned short * V_4 = ( unsigned short * ) V_2 ;\r\nfor (; V_3 > 0 ; V_3 -- , V_4 ++ )\r\n* V_4 = F_2 ( * ( volatile V_5 * ) V_1 ) ;\r\n}\r\nstatic void F_4 ( T_2 * V_6 , struct V_7 * V_8 ,\r\nvoid * V_2 , unsigned int V_3 )\r\n{\r\nF_3 ( V_6 -> V_9 -> V_10 . V_11 , V_2 , ( V_3 + 1 ) / 2 ) ;\r\n}\r\nstatic void F_5 ( T_2 * V_6 , struct V_7 * V_8 ,\r\nvoid * V_2 , unsigned int V_3 )\r\n{\r\nF_1 ( V_6 -> V_9 -> V_10 . V_11 , V_2 , ( V_3 + 1 ) / 2 ) ;\r\n}\r\nstatic inline void F_6 ( struct V_12 * V_13 )\r\n{\r\nint V_14 ;\r\nmemset ( V_13 , 0 , sizeof( * V_13 ) ) ;\r\nfor ( V_14 = 0 ; V_14 <= 7 ; V_14 ++ )\r\nV_13 -> V_15 [ V_14 ] = V_16 + V_17 * V_14 ;\r\nV_13 -> V_10 . V_18 = V_19 ;\r\nV_13 -> V_20 = V_21 + V_22 ;\r\n}\r\nstatic int T_3 F_7 ( void )\r\n{\r\nstruct V_12 V_13 , * V_23 [] = { & V_13 } ;\r\nF_8 (KERN_INFO DRV_NAME L_1 ) ;\r\nif ( ! F_9 ( V_16 , V_17 * 8 , L_2 ) )\r\ngoto V_24;\r\nif ( ! F_9 ( V_19 , V_17 , L_2 ) ) {\r\nF_10 ( V_16 , V_17 * 8 ) ;\r\ngoto V_24;\r\n}\r\nF_6 ( & V_13 ) ;\r\nreturn F_11 ( & V_25 , V_23 , 1 , NULL ) ;\r\nV_24:\r\nF_8 ( V_26 L_3 ) ;\r\nreturn - V_27 ;\r\n}
