Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct  9 12:56:32 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_synth_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.597        0.000                      0                12694        0.037        0.000                      0                12694        0.345        0.000                       0                  3842  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0              0.597        0.000                      0                 6333        0.192        0.000                      0                 6333        3.750        0.000                       0                  2817  
  clk2x                                                                                                                                                         2.845        0.000                       0                     2  
  clkdv            14.657        0.000                      0                 6250        0.176        0.000                      0                 6250        8.750        0.000                       0                  1018  
  clkfx                                                                                                                                                         0.345        0.000                       0                     2  
  clkfx180                                                                                                                                                      0.345        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdv         clk0                6.290        0.000                      0                   71        0.050        0.000                      0                   71  
clk0          clkdv               5.737        0.000                      0                   94        0.037        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               dcm_sp_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 radio_inst_1/wt0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/wt_reg_rep_bsel_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        8.558ns  (logic 6.952ns (81.234%)  route 1.606ns (18.766%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803     2.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.330    -3.045 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803    -2.242    clk0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST2/O
                         net (fo=2821, unplaced)      0.803    -1.343    radio_inst_1/CLK
                         DSP48E1                                      r  radio_inst_1/wt0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.863 r  radio_inst_1/wt0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     2.863    radio_inst_1/wt0__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.381 r  radio_inst_1/wt0__1/P[0]
                         net (fo=2, unplaced)         0.803     5.184    radio_inst_1/wt0__1_n_105
                         LUT2 (Prop_lut2_I0_O)        0.124     5.308 r  radio_inst_1/wt_reg_rep_bsel_rep_i_19/O
                         net (fo=1, unplaced)         0.000     5.308    radio_inst_1/wt_reg_rep_bsel_rep_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.841 r  radio_inst_1/wt_reg_rep_bsel_rep_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     5.841    radio_inst_1/wt_reg_rep_bsel_rep_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.958 r  radio_inst_1/wt_reg_rep_bsel_rep_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.958    radio_inst_1/wt_reg_rep_bsel_rep_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.075 r  radio_inst_1/wt_reg_rep_bsel_rep_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.075    radio_inst_1/wt_reg_rep_bsel_rep_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.412 r  radio_inst_1/wt_reg_rep_bsel_rep_i_1/O[1]
                         net (fo=1, unplaced)         0.803     7.215    radio_inst_1/p_0_in[7]
                         RAMB18E1                                     r  radio_inst_1/wt_reg_rep_bsel_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763    12.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.705     6.469 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763     7.232    clk0
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  BUFG_INST2/O
                         net (fo=2821, unplaced)      0.763     8.086    radio_inst_1/CLK
                         RAMB18E1                                     r  radio_inst_1/wt_reg_rep_bsel_rep/CLKARDCLK
                         clock pessimism              0.531     8.617    
                         clock uncertainty           -0.059     8.557    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745     7.812    radio_inst_1/wt_reg_rep_bsel_rep
  -------------------------------------------------------------------
                         required time                          7.812    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  0.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_140156380857840/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.147ns (48.521%)  route 0.156ns (51.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.338     0.588    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.002    -1.414 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.338    -1.075    clk0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST2/O
                         net (fo=2821, unplaced)      0.338    -0.711    USER_DESIGN_INST_1/main_0_140156380857840/CLK
                         FDRE                                         r  USER_DESIGN_INST_1/main_0_140156380857840/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.564 r  USER_DESIGN_INST_1/main_0_140156380857840/result_reg[2]/Q
                         net (fo=7, unplaced)         0.156    -0.408    USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_0_5/DIB0
                         RAMD32                                       r  USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.356     0.794    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.509    -1.715 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.356    -1.358    clk0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST2/O
                         net (fo=2821, unplaced)      0.356    -0.973    USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_0_5/WCLK
                         RAMD32                                       r  USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_0_5/RAMB/CLK
                         clock pessimism              0.280    -0.693    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.600    USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               dcm_sp_inst/CLKFBIN
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dcm_sp_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845                BUFG_INST5/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360              dcm_sp_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       14.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.657ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 3.271ns (62.210%)  route 1.987ns (37.790%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803     2.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.330    -3.045 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.803    -2.242    clkdv
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.803    -1.343    ethernet_inst_1/ETH_CLK_OBUF
                         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.111 r  ethernet_inst_1/TX_MEMORY_reg/DOBDO[4]
                         net (fo=5, unplaced)         0.803     1.914    ethernet_inst_1/p_17_in[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     2.038 r  ethernet_inst_1/TXD[0]_i_11/O
                         net (fo=1, unplaced)         0.000     2.038    ethernet_inst_1/TXD[0]_i_11_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.285 r  ethernet_inst_1/TXD_reg[0]_i_5/O
                         net (fo=1, unplaced)         0.452     2.737    ethernet_inst_1/TXD_reg[0]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.298     3.035 r  ethernet_inst_1/TXD[0]_i_2/O
                         net (fo=1, unplaced)         0.732     3.767    ethernet_inst_1/TXD[0]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148     3.915 r  ethernet_inst_1/TXD[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.915    ethernet_inst_1/TXD[0]_i_1_n_0
                         FDRE                                         r  ethernet_inst_1/TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763    22.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.705    16.469 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.763    17.232    clkdv
                         BUFG (Prop_bufg_I_O)         0.091    17.323 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.763    18.086    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/TXD_reg[0]/C
                         clock pessimism              0.531    18.617    
                         clock uncertainty           -0.089    18.528    
                         FDRE (Setup_fdre_C_D)        0.044    18.572    ethernet_inst_1/TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                 14.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_START_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.338     0.588    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.002    -1.414 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.338    -1.075    clkdv
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.338    -0.711    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.564 r  ethernet_inst_1/RX_START_ADDRESS_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.423    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/DIA0
                         RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.356     0.794    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.509    -1.715 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.356    -1.358    clkdv
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.356    -0.973    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/WCLK
                         RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.280    -0.693    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094    -0.599    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424               CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360              dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750                ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfx
  To Clock:  clkfx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dcm_sp_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345                BUFG_INST3/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860              dcm_sp_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfx180
  To Clock:  clkfx180

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx180
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { dcm_sp_inst/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         2.500       0.345                BUFG_INST4/I
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       2.500       210.860              dcm_sp_inst/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_256_319_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 2.110ns (60.983%)  route 1.350ns (39.017%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803     2.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.330    -3.045 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.803    -2.242    clkdv
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.803    -1.343    ethernet_inst_1/RX_MEMORY_reg_256_319_9_11/WCLK
                         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_256_319_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    -0.026 r  ethernet_inst_1/RX_MEMORY_reg_256_319_9_11/RAMB/O
                         net (fo=1, unplaced)         0.449     0.423    ethernet_inst_1/RX_MEMORY_reg_256_319_9_11_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     0.547 r  ethernet_inst_1/RX[10]_i_15/O
                         net (fo=1, unplaced)         0.000     0.547    ethernet_inst_1/RX[10]_i_15_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     0.794 r  ethernet_inst_1/RX_reg[10]_i_7/O
                         net (fo=1, unplaced)         0.452     1.246    ethernet_inst_1/RX_reg[10]_i_7_n_0
                         LUT6 (Prop_lut6_I5_O)        0.298     1.544 r  ethernet_inst_1/RX[10]_i_2/O
                         net (fo=1, unplaced)         0.449     1.993    ethernet_inst_1/RX0[10]
                         LUT6 (Prop_lut6_I0_O)        0.124     2.117 r  ethernet_inst_1/RX[10]_i_1/O
                         net (fo=1, unplaced)         0.000     2.117    ethernet_inst_1/RX[10]_i_1_n_0
                         FDRE                                         r  ethernet_inst_1/RX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763    12.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.705     6.469 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763     7.232    clk0
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  BUFG_INST2/O
                         net (fo=2821, unplaced)      0.763     8.086    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/RX_reg[10]/C
                         clock pessimism              0.485     8.572    
                         clock uncertainty           -0.209     8.363    
                         FDRE (Setup_fdre_C_D)        0.044     8.407    ethernet_inst_1/RX_reg[10]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -2.117    
  -------------------------------------------------------------------
                         slack                                  6.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_BUFFER_BUSY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.338     0.588    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.002    -1.414 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.338    -1.075    clkdv
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.338    -0.711    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.564 r  ethernet_inst_1/RX_BUFFER_BUSY_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.423    ethernet_inst_1/RX_BUFFER_BUSY[0]
                         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.356     0.794    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.509    -1.715 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.356    -1.358    clk0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST2/O
                         net (fo=2821, unplaced)      0.356    -0.973    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]/C
                         clock pessimism              0.301    -0.672    
                         clock uncertainty            0.209    -0.464    
                         FDRE (Hold_fdre_C_D)        -0.009    -0.473    ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        5.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_PACKET_LENGTH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_OUT_COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        4.013ns  (logic 1.385ns (34.513%)  route 2.628ns (65.487%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803    12.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.330     6.955 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803     7.758    clk0
                         BUFG (Prop_bufg_I_O)         0.096     7.854 r  BUFG_INST2/O
                         net (fo=2821, unplaced)      0.803     8.657    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/TX_PACKET_LENGTH_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     9.135 r  ethernet_inst_1/TX_PACKET_LENGTH_reg[0]/Q
                         net (fo=5, unplaced)         0.339     9.474    ethernet_inst_1/TX_PACKET_LENGTH[0]
                         LUT3 (Prop_lut3_I2_O)        0.287     9.761 r  ethernet_inst_1/TX_OUT_COUNT[2]_i_2/O
                         net (fo=2, unplaced)         0.460    10.221    ethernet_inst_1/p_0_out[0]
                         LUT6 (Prop_lut6_I2_O)        0.124    10.345 r  ethernet_inst_1/TX_OUT_COUNT[4]_i_2/O
                         net (fo=2, unplaced)         0.460    10.805    ethernet_inst_1/TX_OUT_COUNT[4]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.929 r  ethernet_inst_1/TX_OUT_COUNT[6]_i_2/O
                         net (fo=2, unplaced)         0.460    11.389    ethernet_inst_1/TX_OUT_COUNT[6]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.513 r  ethernet_inst_1/TX_OUT_COUNT[8]_i_2/O
                         net (fo=2, unplaced)         0.460    11.973    ethernet_inst_1/TX_OUT_COUNT[8]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    12.097 r  ethernet_inst_1/TX_OUT_COUNT[10]_i_5/O
                         net (fo=1, unplaced)         0.449    12.546    ethernet_inst_1/TX_OUT_COUNT[10]_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    12.670 r  ethernet_inst_1/TX_OUT_COUNT[10]_i_2/O
                         net (fo=1, unplaced)         0.000    12.670    ethernet_inst_1/TX_OUT_COUNT0_in[10]
                         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763    22.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.705    16.469 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.763    17.232    clkdv
                         BUFG (Prop_bufg_I_O)         0.091    17.323 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.763    18.086    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[10]/C
                         clock pessimism              0.485    18.572    
                         clock uncertainty           -0.209    18.363    
                         FDRE (Setup_fdre_C_D)        0.044    18.407    ethernet_inst_1/TX_OUT_COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  5.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ethernet_inst_1/TX_PACKET_LENGTH_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_OUT_COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.338     0.588    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.002    -1.414 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.338    -1.075    clk0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST2/O
                         net (fo=2821, unplaced)      0.338    -0.711    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/TX_PACKET_LENGTH_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.564 r  ethernet_inst_1/TX_PACKET_LENGTH_reg[10]/Q
                         net (fo=3, unplaced)         0.139    -0.425    ethernet_inst_1/TX_PACKET_LENGTH[10]
                         LUT6 (Prop_lut6_I3_O)        0.098    -0.327 r  ethernet_inst_1/TX_OUT_COUNT[10]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.327    ethernet_inst_1/TX_OUT_COUNT0_in[10]
                         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.356     0.794    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.509    -1.715 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.356    -1.358    clkdv
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.356    -0.973    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[10]/C
                         clock pessimism              0.301    -0.672    
                         clock uncertainty            0.209    -0.464    
                         FDRE (Hold_fdre_C_D)         0.099    -0.365    ethernet_inst_1/TX_OUT_COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.037    





