{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614528360678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614528360681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 17:06:00 2021 " "Processing started: Sun Feb 28 17:06:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614528360681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1614528360681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vctcxo_tamer -c vctcxo_qip_test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off vctcxo_tamer -c vctcxo_qip_test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1614528360681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1614528362142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1614528362142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/vctcxo_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/vctcxo_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_qsys-rtl " "Found design unit 1: vctcxo_qsys-rtl" {  } { { "vctcxo_qsys/synthesis/vctcxo_qsys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385582 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_qsys " "Found entity 1: vctcxo_qsys" {  } { { "vctcxo_qsys/synthesis/vctcxo_qsys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_tamer-arch " "Found design unit 1: vctcxo_tamer-arch" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385614 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_tamer " "Found entity 1: vctcxo_tamer" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/pps_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/pps_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pps_counter-arch " "Found design unit 1: pps_counter-arch" {  } { { "vctcxo_qsys/synthesis/submodules/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385627 ""} { "Info" "ISGN_ENTITY_NAME" "1 pps_counter " "Found entity 1: pps_counter" {  } { { "vctcxo_qsys/synthesis/submodules/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-arch " "Found design unit 1: edge_detector-arch" {  } { { "vctcxo_qsys/synthesis/submodules/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385638 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "vctcxo_qsys/synthesis/submodules/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/handshake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/handshake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake-arch " "Found design unit 1: handshake-arch" {  } { { "vctcxo_qsys/synthesis/submodules/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385646 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "vctcxo_qsys/synthesis/submodules/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-arch " "Found design unit 1: reset_synchronizer-arch" {  } { { "vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385658 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "vctcxo_qsys/synthesis/submodules/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385668 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "vctcxo_qsys/synthesis/submodules/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/handshake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/handshake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake-arch " "Found design unit 1: handshake-arch" {  } { { "../synthesis/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/handshake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385675 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "../synthesis/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/handshake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-arch " "Found design unit 1: edge_detector-arch" {  } { { "../synthesis/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385686 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../synthesis/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/edge_detector.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-arch " "Found design unit 1: reset_synchronizer-arch" {  } { { "../synthesis/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385694 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "../synthesis/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "../synthesis/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385700 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../synthesis/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/vctcxo_tamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/vctcxo_tamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_tamer-arch " "Found design unit 1: vctcxo_tamer-arch" {  } { { "vhdl/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385713 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_tamer " "Found entity 1: vctcxo_tamer" {  } { { "vhdl/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pps_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pps_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pps_counter-arch " "Found design unit 1: pps_counter-arch" {  } { { "vhdl/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/pps_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385726 ""} { "Info" "ISGN_ENTITY_NAME" "1 pps_counter " "Found entity 1: pps_counter" {  } { { "vhdl/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/pps_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qip_test.v 1 1 " "Found 1 design units, including 1 entities, in source file vctcxo_qip_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_qip_test " "Found entity 1: vctcxo_qip_test" {  } { { "vctcxo_qip_test.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qip_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528385738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528385738 ""}
{ "Error" "ESGN_AMBIGUOUS_TOP_LEVEL_ENTITY_TOP" "vctcxo_tamer " "Top-level entity \"vctcxo_tamer\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "vctcxo_tamer vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd vctcxo_qsys " "Instance could be entity \"vctcxo_tamer\" in file vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd compiled in library vctcxo_qsys" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 41 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1614528385877 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "vctcxo_tamer vhdl/vctcxo_tamer.vhd work " "Instance could be entity \"vctcxo_tamer\" in file vhdl/vctcxo_tamer.vhd compiled in library work" {  } { { "vhdl/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd" 41 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1614528385877 ""}  } {  } 0 12181 "Top-level entity \"%1!s!\" is ambiguous" 0 0 "Design Software" 0 -1 1614528385877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vctcxo_tamer " "Elaborating entity \"vctcxo_tamer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1614528385879 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1614528385936 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614528386124 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 28 17:06:26 2021 " "Processing ended: Sun Feb 28 17:06:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614528386124 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614528386124 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614528386124 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1614528386124 ""}
