
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/wrf_1650B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500100 heartbeat IPC: 3.99984 cumulative IPC: 3.99984 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500100 (Simulation time: 0 hr 0 min 22 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 12137577 heartbeat IPC: 1.03762 cumulative IPC: 1.03762 (Simulation time: 0 hr 1 min 16 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 21774170 heartbeat IPC: 1.03771 cumulative IPC: 1.03766 (Simulation time: 0 hr 2 min 8 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 31416543 heartbeat IPC: 1.03709 cumulative IPC: 1.03747 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 47898390 heartbeat IPC: 0.606728 cumulative IPC: 0.88109 (Simulation time: 0 hr 4 min 27 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 60585213 heartbeat IPC: 0.788219 cumulative IPC: 0.860806 (Simulation time: 0 hr 5 min 59 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 76470243 heartbeat IPC: 0.629524 cumulative IPC: 0.811138 (Simulation time: 0 hr 7 min 19 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 92232912 heartbeat IPC: 0.63441 cumulative IPC: 0.780094 (Simulation time: 0 hr 8 min 42 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 107119036 heartbeat IPC: 0.671766 cumulative IPC: 0.76468 (Simulation time: 0 hr 10 min 1 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 127260943 heartbeat IPC: 0.496478 cumulative IPC: 0.72138 (Simulation time: 0 hr 11 min 40 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 145495307 heartbeat IPC: 0.548415 cumulative IPC: 0.699324 (Simulation time: 0 hr 13 min 13 sec) 
Finished CPU 0 instructions: 100000003 cycles: 142995207 cumulative IPC: 0.699324 (Simulation time: 0 hr 13 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.699324 instructions: 100000003 cycles: 142995207
cpu0_DTLB TOTAL     ACCESS:   16211536  HIT:   16180773  MISS:      30763
cpu0_DTLB LOAD      ACCESS:   14784373  HIT:   14760354  MISS:      24019
cpu0_DTLB RFO       ACCESS:    1427163  HIT:    1420419  MISS:       6744
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 145.224 cycles
cpu0_ITLB TOTAL     ACCESS:    6815400  HIT:    6815373  MISS:         27
cpu0_ITLB LOAD      ACCESS:    6815400  HIT:    6815373  MISS:         27
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 244.185 cycles
cpu0_L1I TOTAL     ACCESS:    1672717  HIT:    1672173  MISS:        544
cpu0_L1I LOAD      ACCESS:    1672717  HIT:    1672173  MISS:        544
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 353.403 cycles
cpu0_STLB TOTAL     ACCESS:      30790  HIT:      16560  MISS:      14230
cpu0_STLB LOAD      ACCESS:      24046  HIT:      13006  MISS:      11040
cpu0_STLB RFO       ACCESS:       6744  HIT:       3554  MISS:       3190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 294.94 cycles
cpu0_L1D TOTAL     ACCESS:   14715547  HIT:   13683376  MISS:    1032171
cpu0_L1D LOAD      ACCESS:   12427443  HIT:   11609957  MISS:     817486
cpu0_L1D RFO       ACCESS:    2275211  HIT:    2061099  MISS:     214112
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      12893  HIT:      12320  MISS:        573
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 233.841 cycles
cpu0_L2C TOTAL     ACCESS:    1279178  HIT:     490342  MISS:     788836
cpu0_L2C LOAD      ACCESS:     818016  HIT:     229615  MISS:     588401
cpu0_L2C RFO       ACCESS:     214108  HIT:      13799  MISS:     200309
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     246481  HIT:     246399  MISS:         82
cpu0_L2C TRANSLATION ACCESS:        573  HIT:        529  MISS:         44
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 291.808 cycles
LLC TOTAL     ACCESS:    1004619  HIT:     111142  MISS:     893477
LLC LOAD      ACCESS:     588401  HIT:      33532  MISS:     554869
LLC RFO       ACCESS:     200309  HIT:         68  MISS:     200241
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     215865  HIT:      77517  MISS:     138348
LLC TRANSLATION ACCESS:         44  HIT:         25  MISS:         19
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 239.094 cycles
Insertion Distribution: 
	LOAD 0 0 114626 451009 
	RFO 0 0 59995 144422 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 138348 
	 0 0 33 1 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      27518  ROW_BUFFER_MISS:     727601
 DBUS AVG_CONGESTED_CYCLE:    3.92943
 WQ ROW_BUFFER_HIT:      36246  ROW_BUFFER_MISS:     170626  FULL:          0


CPU 0 Branch Prediction Accuracy: 83.2596% MPKI: 18.9931 Average ROB Occupancy at Mispredict: 252.705
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0005
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.9921
BRANCH_DIRECT_CALL: 0.00023
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00022

