<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133357657471250%26DBCODE%3dCJFD%26TABLEName%3dCJFDTEMP%26FileName%3dWXYJ201911013%26RESULT%3d1%26SIGN%3dF3PF6osdvT%252b9GgXldOc83u0rSis%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201911013&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201911013&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201911013&amp;v=MDQ4OTE0TzN6cXFCdEdGckNVUkxPZVplVnZGQ25nVzd6Tk1qWFNaTEc0SDlqTnJvOUVaNFFLREg4NHZSNFQ2ajU=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#21" data-title="1 &lt;b&gt;引言&lt;/b&gt; ">1 <b>引言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#26" data-title="2 ESD&lt;b&gt;电源钳位电路的工作原理&lt;/b&gt; ">2 ESD<b>电源钳位电路的工作原理</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#30" data-title="3 &lt;b&gt;新型&lt;/b&gt;ESD&lt;b&gt;电源钳位电路的设计&lt;/b&gt; ">3 <b>新型</b>ESD<b>电源钳位电路的设计</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#31" data-title="3.1 &lt;b&gt;检测电路设计&lt;/b&gt;">3.1 <b>检测电路设计</b></a></li>
                                                <li><a href="#38" data-title="3.2 &lt;b&gt;优化的&lt;/b&gt;ESD&lt;b&gt;电源钳位电路&lt;/b&gt;">3.2 <b>优化的</b>ESD<b>电源钳位电路</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#44" data-title="4 &lt;b&gt;仿真分析&lt;/b&gt; ">4 <b>仿真分析</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#47" data-title="4.1 ESD&lt;b&gt;仿真&lt;/b&gt;">4.1 ESD<b>仿真</b></a></li>
                                                <li><a href="#50" data-title="4.2 &lt;b&gt;正常电源供电仿真&lt;/b&gt;">4.2 <b>正常电源供电仿真</b></a></li>
                                                <li><a href="#53" data-title="4.3 &lt;b&gt;高速触发过程仿真&lt;/b&gt;">4.3 <b>高速触发过程仿真</b></a></li>
                                                <li><a href="#57" data-title="4.4 &lt;b&gt;版图设计&lt;/b&gt;">4.4 <b>版图设计</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#60" data-title="5 &lt;b&gt;结束语&lt;/b&gt; ">5 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#24" data-title="&lt;b&gt;图&lt;/b&gt;1 &lt;b&gt;电路中&lt;/b&gt;ESD&lt;b&gt;保护电路的结构&lt;/b&gt;"><b>图</b>1 <b>电路中</b>ESD<b>保护电路的结构</b></a></li>
                                                <li><a href="#33" data-title="&lt;b&gt;图&lt;/b&gt;2 &lt;b&gt;改进检测电路的&lt;/b&gt;ESD&lt;b&gt;电源钳位电路&lt;/b&gt;"><b>图</b>2 <b>改进检测电路的</b>ESD<b>电源钳位电路</b></a></li>
                                                <li><a href="#67" data-title="图3 ESD来临和正常供电时，VDD和Node1的电位">图3 ESD来临和正常供电时，VDD和Node1的电位</a></li>
                                                <li><a href="#40" data-title="&lt;b&gt;图&lt;/b&gt;4 &lt;b&gt;优化的&lt;/b&gt;ESD&lt;b&gt;电源钳位电路结构&lt;/b&gt;"><b>图</b>4 <b>优化的</b>ESD<b>电源钳位电路结构</b></a></li>
                                                <li><a href="#68" data-title="图5 加入反馈结构后Node1电位在ESD和正常供电时的电位变化">图5 加入反馈结构后Node1电位在ESD和正常供电时的电位变化</a></li>
                                                <li><a href="#46" data-title="&lt;b&gt;表&lt;/b&gt;1 &lt;b&gt;新型电路中器件的参数&lt;/b&gt;"><b>表</b>1 <b>新型电路中器件的参数</b></a></li>
                                                <li><a href="#49" data-title="&lt;b&gt;图&lt;/b&gt;6 ESD&lt;b&gt;来临时,电路中各点电位变化及泄放&lt;/b&gt;ESD&lt;b&gt;电流&lt;/b&gt;"><b>图</b>6 ESD<b>来临时,电路中各点电位变化及泄放</b>ESD<b>电流</b></a></li>
                                                <li><a href="#52" data-title="&lt;b&gt;图&lt;/b&gt;7 &lt;b&gt;正常供电时,电路中各点电位变化&lt;/b&gt;"><b>图</b>7 <b>正常供电时,电路中各点电位变化</b></a></li>
                                                <li><a href="#69" data-title="图8 误触发仿真">图8 误触发仿真</a></li>
                                                <li><a href="#59" data-title="&lt;b&gt;图&lt;/b&gt;9 &lt;b&gt;版图设计&lt;/b&gt;"><b>图</b>9 <b>版图设计</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="3">


                                    <a id="bibliography_1" title=" CAI X W.An area-efficient clamp based on transmisssion gate feedback technology for power rail electrostatic discharge protection [J].IEEE Electron Device Letters,2015,DOI:10.1109/LED.2015.2434835." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=An area-efficient clamp based on transmisssion gate feedback technology for power rail electrostatic discharge protection">
                                        <b>[1]</b>
                                         CAI X W.An area-efficient clamp based on transmisssion gate feedback technology for power rail electrostatic discharge protection [J].IEEE Electron Device Letters,2015,DOI:10.1109/LED.2015.2434835.
                                    </a>
                                </li>
                                <li id="5">


                                    <a id="bibliography_2" title=" KER M D,CHIU P Y,TSAI F Y,et al.On the design of power-rail ESD clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process [J].IEEE Int Symp Circuits Syst,2009:2281.DOI:10.1109/ISCAS.2009.5118254." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=On the design of power-rail ESD clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process">
                                        <b>[2]</b>
                                         KER M D,CHIU P Y,TSAI F Y,et al.On the design of power-rail ESD clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process [J].IEEE Int Symp Circuits Syst,2009:2281.DOI:10.1109/ISCAS.2009.5118254.
                                    </a>
                                </li>
                                <li id="7">


                                    <a id="bibliography_3" title=" CHIU P Y,KER M D.New low-leakage power-rail ESD clamp circuit in a 65-nm low-voltage CMOS process [J].IEEE Trans Device Mater Reliab,2011,11:474.DOI:10.1109/tdmr.2010.2066976." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=New Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm Low-Voltage CMOS Process">
                                        <b>[3]</b>
                                         CHIU P Y,KER M D.New low-leakage power-rail ESD clamp circuit in a 65-nm low-voltage CMOS process [J].IEEE Trans Device Mater Reliab,2011,11:474.DOI:10.1109/tdmr.2010.2066976.
                                    </a>
                                </li>
                                <li id="9">


                                    <a id="bibliography_4" title=" STOCKINGER M,MILLER J W,KHAZHINSKY M G,et al.Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies [C] //Proc EOS/ESD Symp.[S.l],2003:17." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Boosted and distributed railclamp networks for ESD protection in advanced CMOS technologies,&amp;quot;">
                                        <b>[4]</b>
                                         STOCKINGER M,MILLER J W,KHAZHINSKY M G,et al.Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies [C] //Proc EOS/ESD Symp.[S.l],2003:17.
                                    </a>
                                </li>
                                <li id="11">


                                    <a id="bibliography_5" title=" CHENG Y C,KER M D.The effect of IEC-like fast transients on RC-triggered ESD power clamps [J].IEEE Trans Electron Devices,2009(56):1204." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=The effect of IEC-like fast transients on RC-triggered ESD power clamps">
                                        <b>[5]</b>
                                         CHENG Y C,KER M D.The effect of IEC-like fast transients on RC-triggered ESD power clamps [J].IEEE Trans Electron Devices,2009(56):1204.
                                    </a>
                                </li>
                                <li id="13">


                                    <a id="bibliography_6" title=" YEH C T,KER M D.Capacitor-less design of power-rail ESD clamp circuit with adjustable holding voltage for on-chip ESD protection [J].IEEE J Solid-State Circuits,2010(45):2476." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection">
                                        <b>[6]</b>
                                         YEH C T,KER M D.Capacitor-less design of power-rail ESD clamp circuit with adjustable holding voltage for on-chip ESD protection [J].IEEE J Solid-State Circuits,2010(45):2476.
                                    </a>
                                </li>
                                <li id="15">


                                    <a id="bibliography_7" title=" KER M D,CHEN T Y.ESD protection design on analog pin with very low input capacitance for highfrequency or cur rentmode applications [J].IEEE J.Solid-State Circuits,2000,35(8):1194-1199." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications">
                                        <b>[7]</b>
                                         KER M D,CHEN T Y.ESD protection design on analog pin with very low input capacitance for highfrequency or cur rentmode applications [J].IEEE J.Solid-State Circuits,2000,35(8):1194-1199.
                                    </a>
                                </li>
                                <li id="17">


                                    <a id="bibliography_8" title=" SMITH J,CLINE R,BOSELLI G.A low leakage low cost PMOS-based power supply clamp with active feedback for ESD protection in 65-nm CMOS technologies[C] //Proc EOS/ESD Symp.[S.l],2005:298-306." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Low leakage low cost-PMOS based power supply clamp with active feedback for ESD protection in 65 nm CMOS technologies">
                                        <b>[8]</b>
                                         SMITH J,CLINE R,BOSELLI G.A low leakage low cost PMOS-based power supply clamp with active feedback for ESD protection in 65-nm CMOS technologies[C] //Proc EOS/ESD Symp.[S.l],2005:298-306.
                                    </a>
                                </li>
                                <li id="19">


                                    <a id="bibliography_9" title=" JOSHI G,SINGH D,THANGJAM S.Effect of temperature variation on gate tunneling currents in nanoscale MOSFETs [C]//Proc IEEE Conf Nanotechnology.China,Xi′an,2008:37." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Effect of temperature variation on gate tunneling currents in nanoscale MOSFETs">
                                        <b>[9]</b>
                                         JOSHI G,SINGH D,THANGJAM S.Effect of temperature variation on gate tunneling currents in nanoscale MOSFETs [C]//Proc IEEE Conf Nanotechnology.China,Xi′an,2008:37.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(11),65-69             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>一种高性能ESD电源钳位电路设计</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E6%99%93%E6%B3%A2&amp;code=06236790&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张晓波</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E8%AE%B8%E4%B8%9C%E5%8D%87&amp;code=42159325&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">许东升</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%88%B4%E6%BE%9C&amp;code=24833650&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">戴澜</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E8%94%A1%E5%B0%8F%E4%BA%94&amp;code=10619255&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">蔡小五</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BD%AD%E9%94%90&amp;code=40018681&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">彭锐</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%B1%A4%E7%BA%A2%E8%8F%8A&amp;code=40048637&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">汤红菊</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E5%8C%97%E6%96%B9%E5%B7%A5%E4%B8%9A%E5%A4%A7%E5%AD%A6%E7%94%B5%E5%AD%90%E4%BF%A1%E6%81%AF%E5%B7%A5%E7%A8%8B%E5%AD%A6%E9%99%A2&amp;code=0226398&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">北方工业大学电子信息工程学院</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E5%BE%AE%E7%94%B5%E5%AD%90%E7%A0%94%E7%A9%B6%E6%89%80&amp;code=0052330&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中国科学院微电子研究所</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>本文提出了一种新型的ESD电源钳位电路,该电路采用反馈结构延长了电路在ESD事件来临时的开启时间,并且增强了电路的鲁棒性,避免电路在正常供电过程中发生误触发现象.和传统结构相比,检测电路中电容只有20 fF,节省了版图面积.仿真结果表明,ESD来临时,BIGFET开启时间能达1μs,在5V/1μs高速电源电压上电时,BIGFET未发生误开启,因此本文设计的ESD电源钳位电路可以被广泛应用在各种高速电路中.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=ESD&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">ESD;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E7%94%B5%E6%BA%90%E9%92%B3%E4%BD%8D&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">电源钳位;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%8F%8D%E9%A6%88&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">反馈;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E8%AF%AF%E8%A7%A6%E5%8F%91&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">误触发;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    张晓波 男,(1971-),硕士,讲师.研究方向为集成电路设计.;
                                </span>
                                <span>
                                    许东升 男，（1993-），硕士研究生．研究方向为智能功率集成电路设计．;
                                </span>
                                <span>
                                    *戴澜（通讯作者）男，（1975-），博士，副教授．研究方向为高速高精度模数转换器设计与精度提高技术．E-mail:perfect_dai@163.com．;
                                </span>
                                <span>
                                    蔡小五 男，（1979-），博士，研究员，博士生导师．研究方向为智能功率集成电路设计．;
                                </span>
                                <span>
                                    彭锐 男，（1992-），硕士研究生．研究方向为功率驱动电路设计．;
                                </span>
                                <span>
                                    汤红菊 女，（1993-），硕士研究生．研究方向为智能高边功率开关设计．;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2019-02-28</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家自然科学基金(61674087);</span>
                    </p>
            </div>
                    <h1><b>Design of a high performance ESD power clamp circuit</b></h1>
                    <h2>
                    <span>ZHANG Xiao-bo</span>
                    <span>XU Dong-sheng</span>
                    <span>DAI Lan</span>
                    <span>CAI Xiao-wu</span>
                    <span>PENG Rui</span>
                    <span>TANG Hong-ju</span>
            </h2>
                    <h2>
                    <span>Electronic and Information Engineering College,North China University of Technology</span>
                    <span>Institute of Microelectronics of Chinese Academy of Sciences</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>A novel ESD power clamp circuit is proposed in this paper. A feedback structure is used to extend turn-on time of the circuit under ESD event, and enhance the robustness of the circuit to avoid false triggering during normal power supply. Compared with the traditional structure, the capacitance in the detection circuit is only 20 fF, which saves the layout area. The simulation results show that the turn-on time of BIGFET can reach 1μs when ESD is coming. When the 5 V/1μs high-speed power supply voltage is powered on, the BIGFET does not turn on accidentally. Therefore, the ESD power clamp circuit designed in this paper can be widely used in various high-speed circuits.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=ESD&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">ESD;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=power%20clamp&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">power clamp;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=feedback&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">feedback;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=false%20triggering&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">false triggering;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2019-02-28</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="21" name="21" class="anchor-tag">1 <b>引言</b></h3>
                <div class="p1">
                    <p id="22">随着CMOS工艺尺寸的减小,MOS管栅氧化层的厚度也越来越薄, CMOS工艺电路的安全性问题引起了广泛的关注.由调查研究表明,大约70%的集成电路失效性问题是由ESD(静电放电)和EOS(过电应力)造成的<citation id="62" type="reference"><link href="3" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>.虽然在实际应用中,对内部电路会进行全芯片ESD保护,但仍然会有ESD事件发生,损坏内部电路.因此研究设计性能更高的ESD保护电路成为一种时代需求.</p>
                </div>
                <div class="p1">
                    <p id="23">对内部电路的全芯片ESD保护主要分为两部分,如图1所示:对I/O接口的ESD保护和VDD与VSS之间的ESD保护<citation id="63" type="reference"><link href="5" rel="bibliography" /><link href="7" rel="bibliography" /><link href="9" rel="bibliography" /><sup>[<a class="sup">2</a>,<a class="sup">3</a>,<a class="sup">4</a>]</sup></citation>.其中I/O接口的ESD保护主要由二极管、三极管、MOS管和SCR等器件实现;对VDD和VSS之间的ESD保护主要由电源钳位电路完成.ESD电源钳位电路是串联在VDD和 VSS之间的电路结构,当ESD来临时,钳位电路中的BIGFET(释放ESD电流的大尺寸器件)导通,在VDD和VSS之间形成泄放电流的路径,释放ESD电流,保护内部电路结构免受ESD的损坏.但是钳位电路在正常供电时,需要彻底的关闭,不能影响内部电路的正常工作.所以对ESD钳位电路的设计需要重点考虑这两方面的影响.同时随着电路适用范围的增加,还需要保证在中高速电路的应用中,ESD保护结构仍能起到良好的保护功能.</p>
                </div>
                <div class="area_img" id="24">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911013_024.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 电路中ESD保护电路的结构" src="Detail/GetImg?filename=images/WXYJ201911013_024.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 <b>电路中</b>ESD<b>保护电路的结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911013_024.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="25">本文提出的ESD电源钳位电路,在ESD来临时能够有效开启电路,开启时间长达1 μs,充分释放ESD电流.引入的反馈结构在正常供电时,将钳位结构彻底关闭,避免误触发现象的发生.电路设计采用的是0.18 μm SOI BCD工艺,所有仿真工作在Cadence Spectre中进行.</p>
                </div>
                <h3 id="26" name="26" class="anchor-tag">2 ESD<b>电源钳位电路的工作原理</b></h3>
                <div class="p1">
                    <p id="27">传统的ESD电源钳位电路由三部分组成:检测电路、延迟电路和钳位器件,结构如图1所示<citation id="64" type="reference"><link href="11" rel="bibliography" /><link href="13" rel="bibliography" /><sup>[<a class="sup">5</a>,<a class="sup">6</a>]</sup></citation>.传统结构中由RC网络和反相器链组成检测电路和延迟电路.ESD发生时,信号上升时间为ps到ns量级,正常供电电压的上升时间在ms量级<citation id="65" type="reference"><link href="15" rel="bibliography" /><link href="17" rel="bibliography" /><sup>[<a class="sup">7</a>,<a class="sup">8</a>]</sup></citation>.当ESD来临时,由于电容的耦合效应,A点电位为低,经过反相器链后,BIGFET栅极电位为高,将BIGFET开启,泄放ESD电流,保护内部电路;在电源电压正常供电时,由于耦合作用使A点电位为高,BIGFET栅极电位为低,将BIGFET关闭.</p>
                </div>
                <div class="p1">
                    <p id="28">为保证BIGFET在ESD发生时的开启时间足够长,更充分的释放ESD电流,在设计时,RC时间常数通常为0.1 μs～1 μs<citation id="66" type="reference"><link href="19" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>.如此大的时间常数,一般需要pF的电容和kΩ的电阻来实现,这将占用很大的版图面积,增加设计成本.所以在改进的电路中需要对检测电路进行优化,减小RC时间常数.另外,为了保持电路的可靠性,还需要在正常供电时,保证ESD电源钳位电路彻底关闭.因为BIGFET是大尺寸器件,等效电阻很小,且串接在VDD和VSS之间,如果在正常供电时发生误开启,内部电路将会短路,影响整体电路的正常工作.</p>
                </div>
                <div class="p1">
                    <p id="29">基于上面的分析,在进行ESD电源钳位电路设计时,需要使得在ESD来临时电路有效开启,并且BIGFET保持足够长的导通时间,充分泄放ESD电流;在正常供电时,电路彻底关闭,在中高速电路应用中,还需要提高电路的可靠性,减小误开启因素的干扰.</p>
                </div>
                <h3 id="30" name="30" class="anchor-tag">3 <b>新型</b>ESD<b>电源钳位电路的设计</b></h3>
                <h4 class="anchor-tag" id="31" name="31">3.1 <b>检测电路设计</b></h4>
                <div class="p1">
                    <p id="32">由于传统电源钳位电路存在一定的缺点,所以需要对传统结构进行改进.本文改进后的电路结构如图2所示.</p>
                </div>
                <div class="area_img" id="33">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911013_033.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 改进检测电路的ESD电源钳位电路" src="Detail/GetImg?filename=images/WXYJ201911013_033.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 <b>改进检测电路的</b>ESD<b>电源钳位电路</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911013_033.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="34">图2中,使用二极管接法的MOS管代替传统结构中的电阻.由于MN1、MN2的Vgs为0,MOSFET不导通,漏源端等效电阻很大,此时一个小容值的电容就可以实现0.1 μs以上的RC时间常数值的功能.但较小的电容对电路中可能存在的干扰因素也更加敏感,当电路工作在不同的应用场景时,ESD钳位电路就可能会发生误触发现象.</p>
                </div>
                <div class="p1">
                    <p id="35">在ESD和正常供电时,Node1点电位如图3所示.由于检测电路中电容值较小,导致检测电路在工作时的性能受到影响.经过上面的分析,在ESD来临时,需要Node1的电位接近VSS,经过反相器链后更有效的开启BIGFET,但由图3(a)中可看出,Node1的电位并没有达到理想值;在正常供电时,需要Node1点电位为高,跟随VDD,由图3(b),Node1点电位也未达到要求.因此还需要对电路进一步优化.</p>
                </div>
                <div class="area_img" id="67">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911013_06700.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 ESD来临和正常供电时，VDD和Node1的电位" src="Detail/GetImg?filename=images/WXYJ201911013_06700.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图3 ESD来临和正常供电时，VDD和Node1的电位  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911013_06700.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="38" name="38">3.2 <b>优化的</b>ESD<b>电源钳位电路</b></h4>
                <div class="p1">
                    <p id="39">文中提出的检测电路在运用时存在缺陷,所以在此基础上,对原电路进行了优化.图4中为本文所提出的新型ESD电源钳位电路,在电路中增加两路反馈结构:MP1和MN3.它们的栅极都与BIGFET的栅极相连.在ESD来临时,由于检测电路和反相器链的作用,使得BIGFET的栅极电位升高,开启MN3,则Node1电位被拉低至VSS,经过两级反相器后,Node3电位接近VSS, MP4被完全开启,进而BIGFET栅极电位被拉高至VDD,更好的实现了其栅极电位的钳位延迟功能,将BIGFET导通,有效的释放ESD电流;在正常供电时,BIGFET栅极电位为低,将MP1开启,Node1电位被拉高至VDD,经过两级反相器后,Node3电位接近VDD,MP4被彻底关闭,MN6导通,BIGFET栅极电位被拉低至VSS,将BIGFET关闭,使得钳位电路在正常供电时不工作,增加了保护电路的稳定性.</p>
                </div>
                <div class="area_img" id="40">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911013_040.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 优化的ESD电源钳位电路结构" src="Detail/GetImg?filename=images/WXYJ201911013_040.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>4 <b>优化的</b>ESD<b>电源钳位电路结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911013_040.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="41">加入反馈结构后,Node1电位在ESD和正常供电时的电位变化如图5所示:在ESD来临时,Node1点电位接近VSS;正常供电时,Node1电位接近VDD,符合电路设计要求.</p>
                </div>
                <div class="area_img" id="68">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911013_06800.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 加入反馈结构后Node1电位在ESD和正常供电时的电位变化" src="Detail/GetImg?filename=images/WXYJ201911013_06800.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图5 加入反馈结构后Node1电位在ESD和正常供电时的电位变化  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911013_06800.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="44" name="44" class="anchor-tag">4 <b>仿真分析</b></h3>
                <div class="p1">
                    <p id="45">文中提出的电路是基于0.18 μm SOI BCD工艺设计,并对所设计的电路进行了ESD仿真、正常供电电压仿真和误触发仿真.分别验证新结构电路在这三种情况下的功能特性,综合评定新结构电路的性能.电路中器件的参数如表1所示.</p>
                </div>
                <div class="area_img" id="46">
                    <p class="img_tit"><b>表</b>1 <b>新型电路中器件的参数</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note">(W/L:μm/μm)</p>
                    <table id="46" border="1"><tr><td><br />器件</td><td>参数</td><td>器件</td><td>参数</td></tr><tr><td><br />MN1/MN2</td><td>40/0.6</td><td>MN6</td><td>30/0.6</td></tr><tr><td><br />MP1/MP2</td><td>40/0.5</td><td>MP3</td><td>20/0.5</td></tr><tr><td><br />MN3</td><td>100/0.6</td><td>MP4</td><td>60/0.5</td></tr><tr><td><br />MN4</td><td>20/0.6</td><td>BIGFET</td><td>2 000/0.6</td></tr><tr><td><br />MN5</td><td>40/0.6</td><td>C/R</td><td>20f/5K</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h4 class="anchor-tag" id="47" name="47">4.1 ESD<b>仿真</b></h4>
                <div class="p1">
                    <p id="48">电路中的仿真是对HBM模式下的ESD进行仿真.标准值是2 kV/10 ns的电压,经过人体等效电阻1.5 k、等效电容100 pf,到VDD仿真ESD的情况.经过检测电路后,VDD的电压变化如图6所示.由图中可以看出,在ESD来临时,由于检测电路的作用,使得VDD为6 V/10 ns的电压,经过反馈结构,Node1电位接近VSS,通过三级反相器后,BIGFET栅极电位会瞬间上升,开启BIGFET,并且导通时间在1 μs左右.电流波形在1 μs后趋近为0,表明ESD电流被充分释放,内部电路得到有效的保护.</p>
                </div>
                <div class="area_img" id="49">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911013_049.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 ESD来临时,电路中各点电位变化及泄放ESD电流" src="Detail/GetImg?filename=images/WXYJ201911013_049.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>6 ESD<b>来临时,电路中各点电位变化及泄放</b>ESD<b>电流</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911013_049.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="50" name="50">4.2 <b>正常电源供电仿真</b></h4>
                <div class="p1">
                    <p id="51">正常供电时电源电压为上升时间100 μs、宽度100 μs的5 V方波信号,仿真结果如图7所示.正常电源电压供电时,检测电路不起钳位作用,由反馈电路使得Node1电位跟随VDD,经过三级反相器链后,BIGFET栅极电位最高为800 μV,彻底的关闭BIGFET,防止其影响内部电路的正常工作.</p>
                </div>
                <div class="area_img" id="52">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911013_052.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 正常供电时,电路中各点电位变化" src="Detail/GetImg?filename=images/WXYJ201911013_052.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>7 <b>正常供电时,电路中各点电位变化</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911013_052.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="53" name="53">4.3 <b>高速触发过程仿真</b></h4>
                <div class="p1">
                    <p id="54">ESD电源钳位电路在实际应用时还需要具有高可靠性.因此很有必要对其防止误触发的能力进行测试.如图8所示,对钳位电路在电源电压为5V/1 μs情况下的工作状态进行仿真.可以看出,未加反馈结构时,BIGFET被开启,会影响内部电路的正常工作.而优化后的新结构电路Node4电位最高为57 mV,BIGFET始终处于关闭状态,钳位电路不工作.文中所提出的电路结构在中高速电路应用中能够有效防止误触发,增强了电路稳定性.</p>
                </div>
                <div class="area_img" id="69">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911013_06900.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图8 误触发仿真" src="Detail/GetImg?filename=images/WXYJ201911013_06900.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图8 误触发仿真  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911013_06900.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="57" name="57">4.4 <b>版图设计</b></h4>
                <div class="p1">
                    <p id="58">传统结构中采用电容电阻组成检测电路,为实现1 μs的开启时间, 一般需要10K电阻和10P的电容,这将占用很大的版图面积.文中所提电路使用的电容仅20f,能够有效节省版图面积.整体版图如图9所示,版图面积为50×108 μm<sup>2</sup>.</p>
                </div>
                <div class="area_img" id="59">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201911013_059.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图9 版图设计" src="Detail/GetImg?filename=images/WXYJ201911013_059.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>9 <b>版图设计</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201911013_059.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="60" name="60" class="anchor-tag">5 <b>结束语</b></h3>
                <div class="p1">
                    <p id="61">本文提出一种新型ESD电源钳位电路结构,电路中的反馈结构在ESD来临时能够保证电路中BIGFET的开启时间在1 μs左右,有效泄放ESD电流,保护内部电路结构.检测电路中电容仅为20fF,节省了电路的版图面积.反馈结构的引入,增强了电路的抗干扰能力,能够很好地防止误触发事件的发生.经过仿真,在高速电路中,新结构电路依然能够有效的起到保护功能.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="3">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=An area-efficient clamp based on transmisssion gate feedback technology for power rail electrostatic discharge protection">

                                <b>[1]</b> CAI X W.An area-efficient clamp based on transmisssion gate feedback technology for power rail electrostatic discharge protection [J].IEEE Electron Device Letters,2015,DOI:10.1109/LED.2015.2434835.
                            </a>
                        </p>
                        <p id="5">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=On the design of power-rail ESD clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process">

                                <b>[2]</b> KER M D,CHIU P Y,TSAI F Y,et al.On the design of power-rail ESD clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process [J].IEEE Int Symp Circuits Syst,2009:2281.DOI:10.1109/ISCAS.2009.5118254.
                            </a>
                        </p>
                        <p id="7">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=New Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm Low-Voltage CMOS Process">

                                <b>[3]</b> CHIU P Y,KER M D.New low-leakage power-rail ESD clamp circuit in a 65-nm low-voltage CMOS process [J].IEEE Trans Device Mater Reliab,2011,11:474.DOI:10.1109/tdmr.2010.2066976.
                            </a>
                        </p>
                        <p id="9">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Boosted and distributed railclamp networks for ESD protection in advanced CMOS technologies,&amp;quot;">

                                <b>[4]</b> STOCKINGER M,MILLER J W,KHAZHINSKY M G,et al.Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies [C] //Proc EOS/ESD Symp.[S.l],2003:17.
                            </a>
                        </p>
                        <p id="11">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=The effect of IEC-like fast transients on RC-triggered ESD power clamps">

                                <b>[5]</b> CHENG Y C,KER M D.The effect of IEC-like fast transients on RC-triggered ESD power clamps [J].IEEE Trans Electron Devices,2009(56):1204.
                            </a>
                        </p>
                        <p id="13">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection">

                                <b>[6]</b> YEH C T,KER M D.Capacitor-less design of power-rail ESD clamp circuit with adjustable holding voltage for on-chip ESD protection [J].IEEE J Solid-State Circuits,2010(45):2476.
                            </a>
                        </p>
                        <p id="15">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications">

                                <b>[7]</b> KER M D,CHEN T Y.ESD protection design on analog pin with very low input capacitance for highfrequency or cur rentmode applications [J].IEEE J.Solid-State Circuits,2000,35(8):1194-1199.
                            </a>
                        </p>
                        <p id="17">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Low leakage low cost-PMOS based power supply clamp with active feedback for ESD protection in 65 nm CMOS technologies">

                                <b>[8]</b> SMITH J,CLINE R,BOSELLI G.A low leakage low cost PMOS-based power supply clamp with active feedback for ESD protection in 65-nm CMOS technologies[C] //Proc EOS/ESD Symp.[S.l],2005:298-306.
                            </a>
                        </p>
                        <p id="19">
                            <a id="bibliography_9" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Effect of temperature variation on gate tunneling currents in nanoscale MOSFETs">

                                <b>[9]</b> JOSHI G,SINGH D,THANGJAM S.Effect of temperature variation on gate tunneling currents in nanoscale MOSFETs [C]//Proc IEEE Conf Nanotechnology.China,Xi′an,2008:37.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201911013" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201911013&amp;v=MDQ4OTE0TzN6cXFCdEdGckNVUkxPZVplVnZGQ25nVzd6Tk1qWFNaTEc0SDlqTnJvOUVaNFFLREg4NHZSNFQ2ajU=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="0" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
