verilog work "xung_clk.v"
verilog work "sangdich.v"
verilog work "main.v"
