Analysis & Synthesis report for top
Thu Feb 27 16:49:36 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Parameter Settings for User Entity Instance: clockDivider:U0
 11. Port Connectivity Checks: "sevenSeg:H5"
 12. Port Connectivity Checks: "sevenSeg:H4"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 27 16:49:36 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 68                                          ;
;     Total combinational functions  ; 68                                          ;
;     Dedicated logic registers      ; 37                                          ;
; Total registers                    ; 37                                          ;
; Total pins                         ; 52                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+
; top.v                            ; yes             ; Auto-Found Verilog HDL File  ; /home/matt/Documents/Digital Logic/Project 2/top.v          ;         ;
; clockDivider.v                   ; yes             ; Auto-Found Verilog HDL File  ; /home/matt/Documents/Digital Logic/Project 2/clockDivider.v ;         ;
; sevenSeg.v                       ; yes             ; Auto-Found Verilog HDL File  ; /home/matt/Documents/Digital Logic/Project 2/sevenSeg.v     ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 68           ;
;                                             ;              ;
; Total combinational functions               ; 68           ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 30           ;
;     -- 3 input functions                    ; 12           ;
;     -- <=2 input functions                  ; 26           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 46           ;
;     -- arithmetic mode                      ; 22           ;
;                                             ;              ;
; Total registers                             ; 37           ;
;     -- Dedicated logic registers            ; 37           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 52           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 37           ;
; Total fan-out                               ; 391          ;
; Average fan-out                             ; 1.87         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name  ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------+--------------+--------------+
; |top                       ; 68 (15)             ; 37 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 52   ; 0            ; 0          ; |top                 ; top          ; work         ;
;    |clockDivider:U0|       ; 39 (39)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clockDivider:U0 ; clockDivider ; work         ;
;    |sevenSeg:H4|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sevenSeg:H4     ; sevenSeg     ; work         ;
;    |sevenSeg:H5|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sevenSeg:H5     ; sevenSeg     ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 37    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 36    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; counter1[0]                            ; 12      ;
; segCounter10[0]                        ; 7       ;
; segCounter10[1]                        ; 7       ;
; segCounter10[2]                        ; 7       ;
; segCounter10[3]                        ; 7       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockDivider:U0 ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; divide_by      ; 2500000 ; Signed Integer                    ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSeg:H5"                                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; seg1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSeg:H4"                                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; seg1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 52                          ;
; cycloneiii_ff         ; 37                          ;
;     CLR               ; 28                          ;
;     ENA CLR           ; 8                           ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 72                          ;
;     arith             ; 22                          ;
;         2 data inputs ; 22                          ;
;     normal            ; 50                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Feb 27 16:49:26 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: top File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(14): object "clock_reset" assigned a value but never read File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 14
Warning (10230): Verilog HDL assignment warning at top.v(52): truncated value with size 32 to match size of target (4) File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 52
Warning (10230): Verilog HDL assignment warning at top.v(59): truncated value with size 32 to match size of target (4) File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 59
Warning (10230): Verilog HDL assignment warning at top.v(60): truncated value with size 32 to match size of target (4) File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 60
Warning (10034): Output port "HEX0" at top.v(6) has no driver File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 6
Warning (10034): Output port "HEX1" at top.v(7) has no driver File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 7
Warning (10034): Output port "HEX2" at top.v(8) has no driver File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 8
Warning (12125): Using design file clockDivider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clockDivider File: /home/matt/Documents/Digital Logic/Project 2/clockDivider.v Line: 1
Info (12128): Elaborating entity "clockDivider" for hierarchy "clockDivider:U0" File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 16
Warning (10230): Verilog HDL assignment warning at clockDivider.v(22): truncated value with size 32 to match size of target (23) File: /home/matt/Documents/Digital Logic/Project 2/clockDivider.v Line: 22
Warning (12125): Using design file sevenSeg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sevenSeg File: /home/matt/Documents/Digital Logic/Project 2/sevenSeg.v Line: 2
Info (12128): Elaborating entity "sevenSeg" for hierarchy "sevenSeg:H4" File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 23
Warning (10034): Output port "seg1" at sevenSeg.v(2) has no driver File: /home/matt/Documents/Digital Logic/Project 2/sevenSeg.v Line: 2
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 49
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 6
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 6
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 6
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 6
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 6
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 6
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 6
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 6
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 7
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 7
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 7
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 7
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 7
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 7
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 7
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 7
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 8
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 8
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 8
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 8
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 8
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 8
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 8
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 8
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 9
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 10
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 11
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 11
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 11
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 11
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 11
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 11
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 11
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 11
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register segCounter10[0] will power up to High File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 49
    Critical Warning (18010): Register segCounter10[1] will power up to High File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 49
    Critical Warning (18010): Register segCounter10[2] will power up to High File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 49
    Critical Warning (18010): Register segCounter10[3] will power up to High File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 49
Info (144001): Generated suppressed messages file /home/matt/Documents/Digital Logic/Project 2/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 120 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 68 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 1012 megabytes
    Info: Processing ended: Thu Feb 27 16:49:36 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/matt/Documents/Digital Logic/Project 2/top.map.smsg.


