module wideexpr_00668(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[3]?-((((ctrl[6]?s3:s1))<<((2'sb10)<<(3'b011)))>>($signed((ctrl[3]?s7:3'sb001)))):(ctrl[7]?(((s4)<<<(s5))&((s7)^~(3'sb001)))&(s4):+(((ctrl[1]?s3:6'sb000001))+($signed(2'sb11)))));
  assign y1 = (ctrl[2]?{-(~^(((s2)^~(4'b0001))>(u4)))}:5'sb10011);
  assign y2 = -($signed($signed((ctrl[4]?-($signed((ctrl[5]?6'sb011010:s6))):(ctrl[7]?3'sb100:$signed(4'sb0000))))));
  assign y3 = 6'sb110100;
  assign y4 = $unsigned(s1);
  assign y5 = ~&($signed((((ctrl[6]?+((ctrl[2]?$signed((4'sb1111)<<(s6)):((5'sb10011)+(s5))>>>(3'sb001))):(6'sb011011)|((ctrl[7]?s0:s5))))^~((s2)^(((s7)&((s1)>>>((s4)+(2'sb10))))-(s6))))>>(5'b01110)));
  assign y6 = ($signed($signed(+({4{+(s2)}}))))<<((ctrl[7]?(ctrl[0]?2'sb11:s0):$signed((($signed(s0))>>>($signed(3'sb110)))>>>($unsigned((ctrl[0]?5'sb10000:2'sb11))))));
  assign y7 = 2'sb10;
endmodule
