{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433318976965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433318976980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 10:09:36 2015 " "Processing started: Wed Jun 03 10:09:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433318976980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433318976980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off portable -c portable " "Command: quartus_map --read_settings_files=on --write_settings_files=off portable -c portable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433318976980 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433318977465 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pll.qsys " "Elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433319023407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:39 Progress: Loading Portable/pll.qsys " "2015.06.03.10:10:39 Progress: Loading Portable/pll.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319039249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:41 Progress: Reading input file " "2015.06.03.10:10:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319041015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:41 Progress: Adding clk_0 \[clock_source 13.0\] " "2015.06.03.10:10:41 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319041296 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 14.1 (instead of 13.0) " "Clk_0: Used clock_source 14.1 (instead of 13.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319044906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:44 Progress: Parameterizing module clk_0 " "2015.06.03.10:10:44 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319044906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:44 Progress: Adding altpll_0 \[altpll 13.0\] " "2015.06.03.10:10:44 Progress: Adding altpll_0 \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319044906 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll_0: Used altpll 14.1 (instead of 13.0) " "Altpll_0: Used altpll 14.1 (instead of 13.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319047625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:47 Progress: Parameterizing module altpll_0 " "2015.06.03.10:10:47 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319047625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:47 Progress: Adding altpll_1 \[altpll 13.0\] " "2015.06.03.10:10:47 Progress: Adding altpll_1 \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319047640 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll_1: Used altpll 14.1 (instead of 13.0) " "Altpll_1: Used altpll 14.1 (instead of 13.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319047640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:47 Progress: Parameterizing module altpll_1 " "2015.06.03.10:10:47 Progress: Parameterizing module altpll_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319047640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:47 Progress: Building connections " "2015.06.03.10:10:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319047656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:47 Progress: Parameterizing connections " "2015.06.03.10:10:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319047812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:47 Progress: Validating " "2015.06.03.10:10:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319047812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.03.10:10:48 Progress: Done reading input file " "2015.06.03.10:10:48 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319048734 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319050000 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319050000 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319050015 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319050015 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319050015 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319050015 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319050015 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master " "Pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433319050015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Generating pll \"pll\" for QUARTUS_SYNTH " "Pll: Generating pll \"pll\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319056406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"pll\" instantiated altpll \"altpll_0\" " "Altpll_0: \"pll\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319066819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_1: \"pll\" instantiated altpll \"altpll_1\" " "Altpll_1: \"pll\" instantiated altpll \"altpll_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319070726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pll\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pll\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319070741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Done \"pll\" with 4 modules, 6 files " "Pll: Done \"pll\" with 4 modules, 6 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433319070757 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pll.qsys " "Finished elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433319071851 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "UARTCTL UARTCTL.v(14) " "Verilog Module Declaration warning at UARTCTL.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"UARTCTL\"" {  } { { "UARTCTL.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/UARTCTL.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartctl.v 1 1 " "Found 1 design units, including 1 entities, in source file uartctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTCTL " "Found entity 1: UARTCTL" {  } { { "UARTCTL.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/UARTCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "portable.v(67) " "Verilog HDL Module Instantiation warning at portable.v(67): ignored dangling comma in List of Port Connections" {  } { { "portable.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/portable.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "portable portable.v(10) " "Verilog Module Declaration warning at portable.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"portable\"" {  } { { "portable.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/portable.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portable.v 1 1 " "Found 1 design units, including 1 entities, in source file portable.v" { { "Info" "ISGN_ENTITY_NAME" "1 portable " "Found entity 1: portable" {  } { { "portable.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/portable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â spi.v(144) " "Verilog HDL syntax error at spi.v(144) near text â" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" spi.v(144) " "Verilog HDL syntax error at spi.v(144) near text \"â\";  expecting \";\"" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ spi.v(144) " "Verilog HDL syntax error at spi.v(144) near text €" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ spi.v(144) " "Verilog HDL syntax error at spi.v(144) near text ™" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â spi.v(152) " "Verilog HDL syntax error at spi.v(152) near text â" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \"\}\" spi.v(152) " "Verilog HDL syntax error at spi.v(152) near text \"â\";  expecting \"\}\"" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ spi.v(152) " "Verilog HDL syntax error at spi.v(152) near text €" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ spi.v(152) " "Verilog HDL syntax error at spi.v(152) near text ™" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â spi.v(154) " "Verilog HDL syntax error at spi.v(154) near text â" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \"\}\" spi.v(154) " "Verilog HDL syntax error at spi.v(154) near text \"â\";  expecting \"\}\"" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ spi.v(154) " "Verilog HDL syntax error at spi.v(154) near text €" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ spi.v(154) " "Verilog HDL syntax error at spi.v(154) near text ™" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â spi.v(161) " "Verilog HDL syntax error at spi.v(161) near text â" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 161 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" spi.v(161) " "Verilog HDL syntax error at spi.v(161) near text \"â\";  expecting \";\"" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 161 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ spi.v(161) " "Verilog HDL syntax error at spi.v(161) near text €" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 161 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ spi.v(161) " "Verilog HDL syntax error at spi.v(161) near text ™" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 161 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "UARTCTL spi.v(1) " "Ignored design unit \"UARTCTL\" at spi.v(1) due to previous errors" {  } { { "spi.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1433319071913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 0 0 " "Found 0 design units, including 0 entities, in source file spi.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "db/ip/pll/pll.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/pll/submodules/altera_reset_controller.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/pll/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/submodules/pll_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/submodules/pll_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0_altpll_tqa2 " "Found entity 3: pll_altpll_0_altpll_tqa2" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/submodules/pll_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_0 " "Found entity 4: pll_altpll_0" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/submodules/pll_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433319071913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_1.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_1_dffpipe_l2c " "Found entity 1: pll_altpll_1_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/submodules/pll_altpll_1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071929 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_1_stdsync_sv6 " "Found entity 2: pll_altpll_1_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/submodules/pll_altpll_1.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071929 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_1_altpll_k942 " "Found entity 3: pll_altpll_1_altpll_k942" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/submodules/pll_altpll_1.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071929 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_1 " "Found entity 4: pll_altpll_1" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/db/ip/pll/submodules/pll_altpll_1.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433319071929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433319071929 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 17 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433319071976 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 03 10:11:11 2015 " "Processing ended: Wed Jun 03 10:11:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433319071976 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433319071976 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:48 " "Total CPU time (on all processors): 00:03:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433319071976 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433319071976 ""}
