<module name="PCIE_0_PHY_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_PHY_LANExCTL_STS" acronym="PCIE_PHY_LANExCTL_STS" offset="0x20" width="32" description="">
    <bitfield id="TX0_ENABLE_OVL" width="1" begin="31" end="31" resetval="0x0" description="The Tx Enable Overlay bit when set allows the Tx Enable Value to override the CFGTX Enable input." range="" rwaccess="RW"/>
    <bitfield id="TX0_ENABLE_VAL" width="2" begin="30" end="29" resetval="0x0" description="The Tx Enable Value when used allows the Tx lane to be placed in" range="" rwaccess="RW"/>
    <bitfield id="TX0_RATE_OVL" width="1" begin="28" end="28" resetval="0x0" description="The Tx Rate Overlay bit when set allows the Tx Rate Value to override the CFGTX Rate input." range="" rwaccess="RW"/>
    <bitfield id="TX0_RATE_VAL" width="2" begin="27" end="26" resetval="0x0" description="The Tx Rate Value when used allows the Tx lane to be placed into:" range="" rwaccess="RW"/>
    <bitfield id="TX0_IDLE_OVL" width="1" begin="25" end="25" resetval="0x0" description="The Tx Idle Overlay bit when set allows the Tx Idle Value to override the CFGTX.Idle input." range="" rwaccess="RW"/>
    <bitfield id="TX0_IDLE_VAL" width="1" begin="24" end="24" resetval="0x0" description="The Tx Idle Value when used allows the Tx lane to be placed electrical Idle state in non PCIE mode." range="" rwaccess="RW"/>
    <bitfield id="TX0_WIDTH_OVL" width="1" begin="23" end="23" resetval="0x0" description="The Tx Width Overlay bit when set allows the Tx Width Value to override the CFGTX.Width input." range="" rwaccess="RW"/>
    <bitfield id="TX0_WIDTH_VAL" width="2" begin="22" end="21" resetval="0x0" description="The Tx Width Value when used allows the Tx lane to be placed into:" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="20" end="16" resetval="0x0" description="Reserved - writes are ignored, always reads zeros." range="" rwaccess="R"/>
    <bitfield id="RX0_ENABLE_OVL" width="1" begin="15" end="15" resetval="0x0" description="The Rx Enable Overlay bit when set allows the Rx Enable Value to override the CFGRX Enable input." range="" rwaccess="RW"/>
    <bitfield id="RX0_ENABLE_VAL" width="2" begin="14" end="13" resetval="0x0" description="The Rx Enable Value when used allows the Rx lane to be placed in:" range="" rwaccess="RW"/>
    <bitfield id="RX0_RATE_OVL" width="1" begin="12" end="12" resetval="0x0" description="The Rx Rate Overlay bit when set allows the Rx Rate Value to override the CFGRX Rate input." range="" rwaccess="RW"/>
    <bitfield id="RX0_RATE_VAL" width="2" begin="11" end="10" resetval="0x0" description="The Rx Rate Value when used allows the Rx lane to be placed into:" range="" rwaccess="RW"/>
    <bitfield id="RX0_POLARITY_OVL" width="1" begin="9" end="9" resetval="0x0" description="The Rx Polarity Overlay bit when set allows the Rx Polarity Value to override the CFGRX.Polarity input." range="" rwaccess="RW"/>
    <bitfield id="RX0_POLARITY_VAL" width="1" begin="8" end="8" resetval="0x0" description="The Rx Polarity Value when used allows the lane Rx Polarity to be inverted." range="" rwaccess="RW"/>
    <bitfield id="RX0_ALIGN_OVL" width="1" begin="7" end="7" resetval="0x0" description="The Rx Align Overlay bit when set allows the Rx Align Value to override the CFGRX.Align input." range="" rwaccess="RW"/>
    <bitfield id="RX0_ALIGN_VAL" width="1" begin="6" end="6" resetval="0x0" description="The Rx Align Value when used allows the Rx lane to align to K28.1, K28.5 and K28.7 characters otherwise known as Comma Characters." range="" rwaccess="RW"/>
    <bitfield id="RX0_WIDTH_OVL" width="1" begin="5" end="5" resetval="0x0" description="The Rx Width Overlay bit when set allows the Rx Width Value to override the CFGRX Width input." range="" rwaccess="RW"/>
    <bitfield id="RX0_WIDTH_VAL" width="2" begin="4" end="3" resetval="0x0" description="The Rx Width Value when used allows the Rx lane to be placed into" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="2" end="2" resetval="0x0" description="Reserved - writes are ignored, always reads zeros." range="" rwaccess="R"/>
    <bitfield id="RX0_OK" width="1" begin="1" end="1" resetval="0x0" description="The Rx OK indicate that the lane is in a functional state." range="" rwaccess="R"/>
    <bitfield id="RX0_LOSS" width="1" begin="0" end="0" resetval="0x" description="The Rx Signal Loss Indicates that the data has not been detected or the CDR is not locked." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_PHY_PLL_CTRL" acronym="PCIE_PHY_PLL_CTRL" offset="0x34" width="32" description="">
    <bitfield id="PLL_ENABLE_OVL" width="1" begin="31" end="31" resetval="0x0" description="The PLL Enable Overlay bit when set allows the PLL Enable Value to override the CFGPLL.Enable input." range="" rwaccess="RW"/>
    <bitfield id="PLL_ENABLE_VAL" width="2" begin="30" end="29" resetval="0x0" description="The PLL Enable Value when used allows the PLL to be placed in" range="" rwaccess="RW"/>
    <bitfield id="PLL_OK" width="1" begin="28" end="28" resetval="0x0" description="The PLL Ok indicate that the transmit clocks are valid and the PLL circuits are ready for use." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="10" begin="27" end="18" resetval="0x0" description="Reserved - writes are ignored, always reads zeros." range="" rwaccess="R"/>
    <bitfield id="LN_WAFTER_OK" width="1" begin="17" end="17" resetval="0x0" description="The LN_WAFTER_OK field will cause the lane OK indication to be Blocked until the LNX_CONT_OK is set. This allows code to run after the lane OK but before the hardware can use the lane." range="" rwaccess="RW"/>
    <bitfield id="LN_WAFTER_SD" width="1" begin="16" end="16" resetval="0x0" description="The LN_WAFTER_SD field will cause the Rx signal indication to be Blocked until the LNX_CONT_SD is set. This allows code to run after signal detect but before the hardware can use the data." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="15" end="13" resetval="0x0" description="Reserved - writes are ignored, always reads zeros." range="" rwaccess="R"/>
    <bitfield id="LN0_CONT_OK" width="1" begin="12" end="12" resetval="0x0" description="The LN0_CONT_OK allows the Blocked lane OK for lane 0 to now pass to the controlling PCS IP. This bit is auto cleared when LN0_OK_STATE is driven inactive." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="11" end="9" resetval="0x0" description="Reserved - writes are ignored, always reads zeros." range="" rwaccess="R"/>
    <bitfield id="LN0_OK_STATE" width="1" begin="8" end="8" resetval="0x0" description="The LN0_OK_STATE indicate the current state of the lane OK signal for lane 0." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="3" begin="7" end="5" resetval="0x0" description="Reserved - writes are ignored, always reads zeros." range="" rwaccess="R"/>
    <bitfield id="LN0_CONT_SD" width="1" begin="4" end="4" resetval="0x0" description="The LN0_CONT_SD allows the Blocked signal detect for lane 0 to now pass to the controlling PCS IP. This bit is auto cleared when LN0_SD_STATE is driven inactive." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="3" end="1" resetval="0x0" description="Reserved - writes are ignored, always reads zeros." range="" rwaccess="R"/>
    <bitfield id="LN0_SD_STATE" width="1" begin="0" end="0" resetval="0x0" description="The LN0_SD_STATE indicate the current state of the signal detect signal for lane 0." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_PHY_COMMA_LINK_DELAY" acronym="PCIE_PHY_COMMA_LINK_DELAY" offset="0x38" width="32" description="">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x0" description="Reserved - writes are ignored, always reads zeros." range="" rwaccess="R"/>
    <bitfield id="LANE0_CDELAY" width="8" begin="7" end="0" resetval="0x0" description="Defines the number of network bits the comma aligner has added to the fixed delay of the PCS/PMA layer for lane 0." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_PHY_CMU_WAIT" acronym="PCIE_PHY_CMU_WAIT" offset="0x3C" width="32" description="">
    <bitfield id="Reserved" width="15" begin="31" end="17" resetval="0x0" description="Reserved - writes are ignored, always reads zeros." range="" rwaccess="R"/>
    <bitfield id="WAIT_VAL" width="17" begin="16" end="0" resetval="0x0" description="Defines the number of clock cycles between writing to the CMU Reset register and CMU_RESET_I activation." range="" rwaccess="R"/>
  </register>
</module>
