/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [20:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [14:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [33:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~celloutsig_0_0z[10];
  assign celloutsig_0_17z = ~celloutsig_0_16z;
  assign celloutsig_0_18z = ~celloutsig_0_15z[8];
  assign celloutsig_0_24z = ~in_data[66];
  assign celloutsig_1_6z = celloutsig_1_1z[2] | ~(celloutsig_1_2z);
  assign celloutsig_1_8z = celloutsig_1_6z | ~(celloutsig_1_2z);
  assign celloutsig_1_11z = celloutsig_1_10z | ~(celloutsig_1_2z);
  assign celloutsig_0_11z = celloutsig_0_2z[11] | ~(celloutsig_0_5z);
  assign celloutsig_0_12z = celloutsig_0_10z | ~(celloutsig_0_5z);
  assign celloutsig_0_14z = celloutsig_0_9z | ~(celloutsig_0_0z[2]);
  assign celloutsig_0_33z = celloutsig_0_2z[12] | ~(celloutsig_0_28z);
  assign celloutsig_1_16z = celloutsig_1_0z[2] | celloutsig_1_11z;
  assign celloutsig_0_21z = celloutsig_0_15z[1] | celloutsig_0_6z;
  assign celloutsig_0_35z = ~(_01_ ^ celloutsig_0_6z);
  reg [5:0] _17_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 6'h00;
    else _17_ <= { celloutsig_0_30z[10], celloutsig_0_27z, celloutsig_0_29z };
  assign { _02_[5:2], _00_, _01_ } = _17_;
  assign celloutsig_0_0z = in_data[55:35] & in_data[28:8];
  assign celloutsig_0_45z = in_data[48:44] & { celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_35z };
  assign celloutsig_0_49z = celloutsig_0_15z[5:2] & { celloutsig_0_1z[1:0], celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_7z = { celloutsig_0_1z[3:0], celloutsig_0_5z } & celloutsig_0_1z[4:0];
  assign celloutsig_1_1z = in_data[159:156] & celloutsig_1_0z[3:0];
  assign celloutsig_0_20z = { celloutsig_0_13z[1:0], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_11z } & { in_data[83:80], celloutsig_0_6z };
  assign celloutsig_0_2z = celloutsig_0_0z[20:6] & in_data[57:43];
  assign celloutsig_0_26z = { celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_1z } & { celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[93:86], celloutsig_0_2z } == { celloutsig_0_0z[16:0], celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[131:130], celloutsig_1_0z } == in_data[151:141];
  assign celloutsig_1_14z = { in_data[156:146], celloutsig_1_1z } == { in_data[173:161], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_39z = celloutsig_0_7z[3:1] === celloutsig_0_3z[6:4];
  assign celloutsig_0_6z = in_data[85:81] === celloutsig_0_0z[5:1];
  assign celloutsig_0_8z = { celloutsig_0_4z[0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z } === celloutsig_0_3z[6:3];
  assign celloutsig_1_7z = celloutsig_1_0z[1:0] === in_data[184:183];
  assign celloutsig_1_10z = { celloutsig_1_4z[10], celloutsig_1_7z, celloutsig_1_8z } === celloutsig_1_4z[18:16];
  assign celloutsig_0_87z = { celloutsig_0_3z[3:2], celloutsig_0_16z } <= { celloutsig_0_29z[3], celloutsig_0_11z, celloutsig_0_67z };
  assign celloutsig_0_10z = { in_data[19:16], celloutsig_0_8z } <= { in_data[77:74], celloutsig_0_9z };
  assign celloutsig_0_28z = { celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_26z } <= { celloutsig_0_7z[1], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_0_65z = ! in_data[77:74];
  assign celloutsig_0_67z = ! { celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_88z = ! { celloutsig_0_64z[3:2], celloutsig_0_39z, celloutsig_0_65z };
  assign celloutsig_0_16z = ! celloutsig_0_7z;
  assign celloutsig_0_23z = ! { celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_0_27z = ! { celloutsig_0_0z[9:6], celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_30z = { celloutsig_0_26z[13:0], celloutsig_0_11z } | { celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_3z = { celloutsig_0_2z[13:12], celloutsig_0_1z } >> celloutsig_0_2z[13:6];
  assign celloutsig_0_64z = { celloutsig_0_9z, celloutsig_0_49z } >> celloutsig_0_45z;
  assign celloutsig_1_18z = celloutsig_1_1z[2:0] >> { in_data[157:156], celloutsig_1_14z };
  assign celloutsig_1_19z = { celloutsig_1_4z[10:5], celloutsig_1_16z } >> { celloutsig_1_0z[5:2], celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_29z = celloutsig_0_1z[3:0] >> { celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_8z };
  assign celloutsig_0_4z = in_data[75:70] >>> celloutsig_0_3z[5:0];
  assign celloutsig_1_0z = in_data[142:134] >>> in_data[129:121];
  assign celloutsig_0_22z = { celloutsig_0_15z[9:5], celloutsig_0_21z, celloutsig_0_17z } >>> celloutsig_0_2z[6:0];
  assign celloutsig_0_13z = { celloutsig_0_2z[2], celloutsig_0_11z, celloutsig_0_8z } - { celloutsig_0_4z[2:1], celloutsig_0_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[6:1] - celloutsig_0_0z[8:3];
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_0z[17], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z[0] & celloutsig_1_1z[1]) | (celloutsig_1_0z[2] & celloutsig_1_1z[0]));
  assign { celloutsig_1_4z[0], celloutsig_1_4z[1], celloutsig_1_4z[32], celloutsig_1_4z[18], celloutsig_1_4z[22], celloutsig_1_4z[17], celloutsig_1_4z[21], celloutsig_1_4z[16], celloutsig_1_4z[20], celloutsig_1_4z[11], celloutsig_1_4z[19], celloutsig_1_4z[10], celloutsig_1_4z[33], celloutsig_1_4z[31], celloutsig_1_4z[9], celloutsig_1_4z[30], celloutsig_1_4z[8], celloutsig_1_4z[29], celloutsig_1_4z[7], celloutsig_1_4z[28], celloutsig_1_4z[6], celloutsig_1_4z[27], celloutsig_1_4z[5], celloutsig_1_4z[26], celloutsig_1_4z[4], celloutsig_1_4z[25], celloutsig_1_4z[3], celloutsig_1_4z[24], celloutsig_1_4z[2], celloutsig_1_4z[23] } = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z[3], celloutsig_1_1z[3:2], celloutsig_1_1z[2:1], celloutsig_1_1z[1:0], celloutsig_1_1z[0], celloutsig_1_0z[8], celloutsig_1_0z[8], celloutsig_1_0z[8:7], celloutsig_1_0z[7:6], celloutsig_1_0z[6:5], celloutsig_1_0z[5:4], celloutsig_1_0z[4:3], celloutsig_1_0z[3:2], celloutsig_1_0z[2:1], celloutsig_1_0z[1:0], celloutsig_1_0z[0] } | { celloutsig_1_2z, celloutsig_1_0z[0], in_data[119], celloutsig_1_1z[2], in_data[109], celloutsig_1_1z[1], in_data[108], celloutsig_1_1z[0], in_data[107], celloutsig_1_2z, celloutsig_1_1z[3], celloutsig_1_3z, in_data[120], in_data[118], celloutsig_1_0z[8], in_data[117], celloutsig_1_0z[7], in_data[116], celloutsig_1_0z[6], in_data[115], celloutsig_1_0z[5], in_data[114], celloutsig_1_0z[4], in_data[113], celloutsig_1_0z[3], in_data[112], celloutsig_1_0z[2], in_data[111], celloutsig_1_0z[1], in_data[110] };
  assign _02_[1:0] = { _00_, _01_ };
  assign celloutsig_1_4z[15:12] = celloutsig_1_4z[19:16];
  assign { out_data[130:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
