INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/new/VADJ_SET.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VADJ_SET
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/RESET.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RESET
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_CMOS_FDD/project_CMOS_FDD.srcs/sim_1/new/Teset4Vadj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Teset4Vadj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_CMOS_FDD/project_CMOS_FDD.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
