{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705401996925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705401996941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 11:46:36 2024 " "Processing started: Tue Jan 16 11:46:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705401996941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705401996941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DESFRICHES-DORIA_lab2 -c DESFRICHES-DORIA_lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DESFRICHES-DORIA_lab2 -c DESFRICHES-DORIA_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705401996941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705401998038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705401998038 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "counter.qsys " "Elaborating Platform Designer system entity \"counter.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402016905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:05 Progress: Loading TP2/counter.qsys " "2024.01.16.11:47:05 Progress: Loading TP2/counter.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402025553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:06 Progress: Reading input file " "2024.01.16.11:47:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402026925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:07 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.01.16.11:47:07 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402027146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:08 Progress: Parameterizing module clk_0 " "2024.01.16.11:47:08 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402028831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:08 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.01.16.11:47:08 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402028831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:09 Progress: Parameterizing module jtag_uart_0 " "2024.01.16.11:47:09 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402029163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:09 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2024.01.16.11:47:09 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402029163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:09 Progress: Parameterizing module nios2_gen2_0 " "2024.01.16.11:47:09 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402029699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:09 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.01.16.11:47:09 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402029699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:09 Progress: Parameterizing module onchip_memory2_0 " "2024.01.16.11:47:09 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402029778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:09 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2024.01.16.11:47:09 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402029778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:09 Progress: Parameterizing module pio_0 " "2024.01.16.11:47:09 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402029841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:09 Progress: Building connections " "2024.01.16.11:47:09 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402029841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:09 Progress: Parameterizing connections " "2024.01.16.11:47:09 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402029935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:09 Progress: Validating " "2024.01.16.11:47:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402029935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.11:47:12 Progress: Done reading input file " "2024.01.16.11:47:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402032427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Counter.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Counter.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402034648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Counter: Generating counter \"counter\" for QUARTUS_SYNTH " "Counter: Generating counter \"counter\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402035781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'counter_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'counter_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402046250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=counter_jtag_uart_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0002_jtag_uart_0_gen//counter_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=counter_jtag_uart_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0002_jtag_uart_0_gen//counter_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402046250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'counter_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'counter_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402046926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"counter\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"counter\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402046942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"counter\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"counter\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402048487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'counter_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'counter_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402048487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=counter_onchip_memory2_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0003_onchip_memory2_0_gen//counter_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=counter_onchip_memory2_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0003_onchip_memory2_0_gen//counter_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402048502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'counter_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'counter_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402049052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"counter\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"counter\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402049052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'counter_pio_0' " "Pio_0: Starting RTL generation for module 'counter_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402049068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=counter_pio_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0004_pio_0_gen//counter_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=counter_pio_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0004_pio_0_gen//counter_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402049068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'counter_pio_0' " "Pio_0: Done RTL generation for module 'counter_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402049462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"counter\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"counter\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402049462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402054828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402055535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402056245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402057113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"counter\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"counter\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402060868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"counter\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"counter\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402060899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"counter\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"counter\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402060899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'counter_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'counter_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402060948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=counter_nios2_gen2_0_cpu --dir=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0007_cpu_gen//counter_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=counter_nios2_gen2_0_cpu --dir=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9738_4779151395900993623.dir/0007_cpu_gen//counter_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402060948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:41 (*) Starting Nios II generation " "Cpu: # 2024.01.16 11:47:41 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:41 (*)   Checking for plaintext license. " "Cpu: # 2024.01.16 11:47:41 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.01.16 11:47:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.01.16 11:47:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:43 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.01.16 11:47:43 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:43 (*)   Plaintext license not found. " "Cpu: # 2024.01.16 11:47:43 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:43 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.01.16 11:47:43 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:43 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.01.16 11:47:43 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:43 (*)   Creating all objects for CPU " "Cpu: # 2024.01.16 11:47:43 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:45 (*)   Generating RTL from CPU objects " "Cpu: # 2024.01.16 11:47:45 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:45 (*)   Creating plain-text RTL " "Cpu: # 2024.01.16 11:47:45 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 11:47:46 (*) Done Nios II generation " "Cpu: # 2024.01.16 11:47:46 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'counter_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'counter_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402066725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402067949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402067956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Counter: Done \"counter\" with 27 modules, 39 files " "Counter: Done \"counter\" with 27 modules, 39 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402067956 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "counter.qsys " "Finished elaborating Platform Designer system entity \"counter.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402069623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7seg-Behavioral " "Found design unit 1: bin_to_7seg-Behavioral" {  } { { "bin_to_7seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/bin_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070554 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7seg " "Found entity 1: bin_to_7seg" {  } { { "bin_to_7seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/bin_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070554 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "db/ip/counter/counter.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/counter/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/counter/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/counter/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070569 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/counter/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/counter/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/counter/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/counter/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/counter/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/counter/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/counter/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/counter/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_irq_mapper " "Found entity 1: counter_irq_mapper" {  } { { "db/ip/counter/submodules/counter_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/counter/submodules/counter_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_jtag_uart_0_sim_scfifo_w " "Found entity 1: counter_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070632 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_jtag_uart_0_scfifo_w " "Found entity 2: counter_jtag_uart_0_scfifo_w" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070632 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter_jtag_uart_0_sim_scfifo_r " "Found entity 3: counter_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070632 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter_jtag_uart_0_scfifo_r " "Found entity 4: counter_jtag_uart_0_scfifo_r" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070632 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter_jtag_uart_0 " "Found entity 5: counter_jtag_uart_0" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0 " "Found entity 1: counter_mm_interconnect_0" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_avalon_st_adapter " "Found entity 1: counter_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_cmd_demux " "Found entity 1: counter_mm_interconnect_0_cmd_demux" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_cmd_demux_001 " "Found entity 1: counter_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_cmd_mux " "Found entity 1: counter_mm_interconnect_0_cmd_mux" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_cmd_mux_001 " "Found entity 1: counter_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel counter_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705402070695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel counter_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705402070695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_router_default_decode " "Found entity 1: counter_mm_interconnect_0_router_default_decode" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070695 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_mm_interconnect_0_router " "Found entity 2: counter_mm_interconnect_0_router" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel counter_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705402070711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel counter_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705402070711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_router_001_default_decode " "Found entity 1: counter_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070711 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_mm_interconnect_0_router_001 " "Found entity 2: counter_mm_interconnect_0_router_001" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel counter_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705402070711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel counter_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705402070711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_router_002_default_decode " "Found entity 1: counter_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070711 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_mm_interconnect_0_router_002 " "Found entity 2: counter_mm_interconnect_0_router_002" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel counter_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705402070726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel counter_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705402070726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_router_003_default_decode " "Found entity 1: counter_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070726 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_mm_interconnect_0_router_003 " "Found entity 2: counter_mm_interconnect_0_router_003" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_rsp_demux " "Found entity 1: counter_mm_interconnect_0_rsp_demux" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_rsp_mux " "Found entity 1: counter_mm_interconnect_0_rsp_mux" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_rsp_mux_001 " "Found entity 1: counter_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0 " "Found entity 1: counter_nios2_gen2_0" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: counter_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: counter_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: counter_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: counter_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: counter_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: counter_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: counter_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: counter_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "9 counter_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: counter_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "10 counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "11 counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "12 counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "13 counter_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: counter_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "14 counter_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: counter_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "15 counter_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: counter_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "16 counter_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: counter_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "17 counter_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: counter_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "18 counter_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: counter_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "19 counter_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: counter_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "20 counter_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: counter_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""} { "Info" "ISGN_ENTITY_NAME" "21 counter_nios2_gen2_0_cpu " "Found entity 21: counter_nios2_gen2_0_cpu" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: counter_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: counter_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: counter_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0_cpu_test_bench " "Found entity 1: counter_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_onchip_memory2_0 " "Found entity 1: counter_onchip_memory2_0" {  } { { "db/ip/counter/submodules/counter_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_pio_0 " "Found entity 1: counter_pio_0" {  } { { "db/ip/counter/submodules/counter_pio_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402070902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402070902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705402071089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u0 " "Elaborating entity \"counter\" for hierarchy \"counter:u0\"" {  } { { "top.vhd" "u0" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402071105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_jtag_uart_0 counter:u0\|counter_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"counter_jtag_uart_0\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/counter/counter.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402071136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_jtag_uart_0_scfifo_w counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w " "Elaborating entity \"counter_jtag_uart_0_scfifo_w\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "the_counter_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402071152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402071516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402071530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402071530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402071530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402071530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402071530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402071530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402071530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402071530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402071530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402071530 ""}  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705402071530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402071610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402071610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402071625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402071678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402071678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/TP2/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402071688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402071719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402071719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402071735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402071845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402071845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402071854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402071976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402071976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402071988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402072066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402072066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402072082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_jtag_uart_0_scfifo_r counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_r:the_counter_jtag_uart_0_scfifo_r " "Elaborating entity \"counter_jtag_uart_0_scfifo_r\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_r:the_counter_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "the_counter_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402072144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "counter_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402072696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402072755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402072755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402072755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402072755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402072755 ""}  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705402072755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402072980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0 counter:u0\|counter_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"counter_nios2_gen2_0\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/counter/counter.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu " "Elaborating entity \"counter_nios2_gen2_0_cpu\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_test_bench counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_test_bench:the_counter_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"counter_nios2_gen2_0_cpu_test_bench\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_test_bench:the_counter_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_register_bank_a_module counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"counter_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "counter_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402073672 ""}  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705402073672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402073797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402073797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_register_bank_b_module counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_b_module:counter_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"counter_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_b_module:counter_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "counter_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_debug counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402073987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074080 ""}  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705402074080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_break counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_break:the_counter_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_break:the_counter_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_xbrk counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_xbrk:the_counter_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_xbrk:the_counter_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_dbrk counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dbrk:the_counter_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dbrk:the_counter_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_itrace counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_itrace:the_counter_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_itrace:the_counter_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_dtrace counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dtrace:the_counter_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dtrace:the_counter_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_td_mode counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dtrace:the_counter_nios2_gen2_0_cpu_nios2_oci_dtrace\|counter_nios2_gen2_0_cpu_nios2_oci_td_mode:counter_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dtrace:the_counter_nios2_gen2_0_cpu_nios2_oci_dtrace\|counter_nios2_gen2_0_cpu_nios2_oci_td_mode:counter_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "counter_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_fifo counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_pib counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_pib:the_counter_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_pib:the_counter_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_im counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_im:the_counter_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_im:the_counter_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_avalon_reg counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_avalon_reg:the_counter_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_avalon_reg:the_counter_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_ocimem counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_ociram_sp_ram_module counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"counter_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "counter_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402074678 ""}  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705402074678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402074791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402074791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_debug_slave_wrapper counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"counter_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_debug_slave_tck counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|counter_nios2_gen2_0_cpu_debug_slave_tck:the_counter_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"counter_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|counter_nios2_gen2_0_cpu_debug_slave_tck:the_counter_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_counter_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_debug_slave_sysclk counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|counter_nios2_gen2_0_cpu_debug_slave_sysclk:the_counter_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"counter_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|counter_nios2_gen2_0_cpu_debug_slave_sysclk:the_counter_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_counter_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402074960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "counter_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075133 ""}  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705402075133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075149 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_onchip_memory2_0 counter:u0\|counter_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"counter_onchip_memory2_0\" for hierarchy \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/counter/counter.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705402075307 ""}  } { { "db/ip/counter/submodules/counter_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705402075307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_knc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_knc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_knc1 " "Found entity 1: altsyncram_knc1" {  } { { "db/altsyncram_knc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_knc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402075433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402075433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_knc1 counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated " "Elaborating entity \"altsyncram_knc1\" for hierarchy \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402075558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402075558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_knc1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_knc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402075669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402075669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_knc1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_knc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pio_0 counter:u0\|counter_pio_0:pio_0 " "Elaborating entity \"counter_pio_0\" for hierarchy \"counter:u0\|counter_pio_0:pio_0\"" {  } { { "db/ip/counter/counter.v" "pio_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"counter_mm_interconnect_0\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/counter/counter.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402075999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/counter/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router:router " "Elaborating entity \"counter_mm_interconnect_0_router\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router:router\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_default_decode counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router:router\|counter_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"counter_mm_interconnect_0_router_default_decode\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router:router\|counter_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_001 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"counter_mm_interconnect_0_router_001\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_001_default_decode counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_001:router_001\|counter_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"counter_mm_interconnect_0_router_001_default_decode\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_001:router_001\|counter_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_002 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"counter_mm_interconnect_0_router_002\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_002_default_decode counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_002:router_002\|counter_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"counter_mm_interconnect_0_router_002_default_decode\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_002:router_002\|counter_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_003 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"counter_mm_interconnect_0_router_003\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_003_default_decode counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_003:router_003\|counter_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"counter_mm_interconnect_0_router_003_default_decode\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_003:router_003\|counter_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_cmd_demux counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"counter_mm_interconnect_0_cmd_demux\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_cmd_demux_001 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"counter_mm_interconnect_0_cmd_demux_001\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_cmd_mux counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"counter_mm_interconnect_0_cmd_mux\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_cmd_mux_001 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"counter_mm_interconnect_0_cmd_mux_001\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/counter/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_rsp_demux counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"counter_mm_interconnect_0_rsp_demux\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_rsp_mux counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"counter_mm_interconnect_0_rsp_mux\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/counter/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_rsp_mux_001 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"counter_mm_interconnect_0_rsp_mux_001\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_avalon_st_adapter counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"counter_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_irq_mapper counter:u0\|counter_irq_mapper:irq_mapper " "Elaborating entity \"counter_irq_mapper\" for hierarchy \"counter:u0\|counter_irq_mapper:irq_mapper\"" {  } { { "db/ip/counter/counter.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller counter:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"counter:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/counter/counter.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer counter:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"counter:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/counter/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer counter:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"counter:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/counter/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller counter:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"counter:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/counter/counter.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg bin_to_7seg:u1 " "Elaborating entity \"bin_to_7seg\" for hierarchy \"bin_to_7seg:u1\"" {  } { { "top.vhd" "u1" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402076992 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705402078201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.16.11:48:06 Progress: Loading sld1429b54a/alt_sld_fab_wrapper_hw.tcl " "2024.01.16.11:48:06 Progress: Loading sld1429b54a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402086825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402092241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402092588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402097555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402097718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402097871 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402098058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402098058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402098074 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705402098814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1429b54a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1429b54a/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402099194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402099194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402099334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402099334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402099351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402099351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402099477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402099477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402099634 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402099634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402099634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705402099760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402099760 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705402103978 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/counter/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 352 -1 0 } } { "db/ip/counter/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/counter/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 398 -1 0 } } { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2099 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705402104136 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705402104151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402105410 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705402107266 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/TP2/output_files/DESFRICHES-DORIA_lab2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/TP2/output_files/DESFRICHES-DORIA_lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402107989 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705402109816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705402109816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1943 " "Implemented 1943 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705402110162 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705402110162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1753 " "Implemented 1753 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705402110162 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705402110162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705402110162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705402110241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 11:48:30 2024 " "Processing ended: Tue Jan 16 11:48:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705402110241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705402110241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705402110241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705402110241 ""}
