[WARNING]: DELITE_NUM_THREADS undefined, defaulting to 1
Executing with 1 thread(s)
FPGA PID is 79429

Note-[RT_BS] Larger stack needed
  Note: Bumping stack limit from 8192 to 8194 Kbytes.

Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-7_Full64; Runtime version K-2015.09-SP2-7_Full64;  May 19 19:17 2021
[SIM] Sim process started!
[SIM] VPD Waveforms DISABLED
[SIM] VCD Waveforms DISABLED
Sent cmd id 1 payload 1. Echoed cmd id 1 payload 1
Connection successful!
== Loading device model file '/home/philpfef/spatial/gen/SHA_BASELINE/verilog/DRAMSim2/ini/DDR3_micron_32M_8B_x4_sg125.ini' == 
== Loading system model file '/home/philpfef/spatial/gen/SHA_BASELINE/verilog/DRAMSim2/spatial.dram.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
[SIM] MALLOC(1024), returning 1000 - 1400 (0x7fbb2ccf1000 - 0x7fbb2ccf1400)
[SIM] MALLOC(32), returning 2000 - 2020 (0x7fbb2ccf0000 - 0x7fbb2ccf0020)
[SIM] Received memcpy request to 0x1000 (0x7fbb2ccf1000), size 636
Total bytes written: 636
Total bytes read: 636
writing vis file to /home/philpfef/spatial/gen/SHA_BASELINE/verilog/DRAMSim2/results/dramSimVCS/DDR3_micron_32M_8B_x4_sg125/4GB.4Ch.2R.scheme7.open_page.4096TQ.4096CQ.RtB.pRank.vis
DRAMSim2 Clock Frequency =800000000Hz, CPU Clock Frequency=1000000000Hz
	10000 cycles elapsed
Design ran for 13744 cycles, status = 1
 ******* Non-debug regs *******
	R0: 00000001 (00000001)
	R1: 00000001 (00000001)
	R2: 00001000 (00004096)
	R3: 00002000 (00008192)
	R4: 0000027c (00000636)
	R5: 000035ae (00013742)
	R6: 00000001 (00000001)
	R7: 0000000b (00000011)
	R8: 00000001 (00000001)
	R9: 000029d9 (00010713)
	R10: 00000001 (00000001)
	R11: 00000032 (00000050)
	R12: 0000000a (00000010)
	R13: 000009c8 (00002504)
	R14: 0000000a (00000010)
	R15: 00000996 (00002454)
	R16: 0000000a (00000010)
	R17: 00000046 (00000070)
	R18: 0000000a (00000010)
	R19: 00000000 (00000000)
	R20: 00000000 (00000000)
	R21: 0000096e (00002414)
	R22: 0000000a (00000010)
	R23: 0000005a (00000090)
	R24: 0000000a (00000010)
	R25: 00000000 (00000000)
	R26: 00000046 (00000070)
	R27: 000008e2 (00002274)
	R28: 0000000a (00000010)
	R29: 00000000 (00000000)
	R30: 00000658 (00001624)
	R31: 00000028 (00000040)
	R32: 0000000a (00000010)
	R33: 00001fab (00008107)
	R34: 0000000a (00000010)
	R35: 00001f80 (00008064)
	R36: 00000009 (00000009)
	R37: 00001074 (00004212)
	R38: 00000009 (00000009)
	R39: 00001047 (00004167)
	R40: 00000009 (00000009)
	R41: 00000036 (00000054)
	R42: 00000009 (00000009)
	R43: 00000dd1 (00003537)
	R44: 00000009 (00000009)
	R45: 0000006c (00000108)
	R46: 00000009 (00000009)
	R47: 0000003f (00000063)
	R48: 00000009 (00000009)
	R49: 00000036 (00000054)
	R50: 00000009 (00000009)
	R51: 00000048 (00000072)
	R52: 00000009 (00000009)
	R53: 00000000 (00000000)
	R54: 00000000 (00000000)
	R55: 00000048 (00000072)
	R56: 00000009 (00000009)
	R57: 0000003f (00000063)
	R58: 00000009 (00000009)
	R59: 00000003 (00000003)
	R60: 00000001 (00000001)
	R61: 00000004 (00000004)
	R62: 00000001 (00000001)
	R63: 0000000d (00000013)
	R64: 00000001 (00000001)
	R65: 00000008 (00000008)
	R66: 00000001 (00000001)
	R67: 00000004 (00000004)
	R68: 00000001 (00000001)
	R69: 000003ad (00000941)
	R70: 00000001 (00000001)
	R71: 000003a8 (00000936)
	R72: 00000001 (00000001)
	R73: 000003a4 (00000932)
	R74: 00000001 (00000001)
	R75: 000001d4 (00000468)
	R76: 00000001 (00000001)
	R77: 000001cf (00000463)
	R78: 00000001 (00000001)
	R79: 00000006 (00000006)
	R80: 00000001 (00000001)
	R81: 00000189 (00000393)
	R82: 00000001 (00000001)
	R83: 00000041 (00000065)
	R84: 00000001 (00000001)
	R85: 00000007 (00000007)
	R86: 00000001 (00000001)
	R87: 0000003c (00000060)
	R88: 00000001 (00000001)
	R89: 00000000 (00000000)
	R90: 00000000 (00000000)
	R91: 00000006 (00000006)
	R92: 00000001 (00000001)
	R93: 00000008 (00000008)
	R94: 00000001 (00000001)
	R95: 00000000 (00000000)
	R96: 00000000 (00000000)
	R97: 00000008 (00000008)
	R98: 00000001 (00000001)
	R99: 00000005 (00000005)
	R100: 00000001 (00000001)
	R101: 00000006 (00000006)
	R102: 00000001 (00000001)
	R103: 00000006 (00000006)
	R104: 00000001 (00000001)
	R105: 00000006 (00000006)
	R106: 00000001 (00000001)
	R107: 00000006 (00000006)
	R108: 00000001 (00000001)
	R109: 00000006 (00000006)
	R110: 00000001 (00000001)
	R111: 00000006 (00000006)
	R112: 00000001 (00000001)
	R113: 00000006 (00000006)
	R114: 00000001 (00000001)
	R115: 00000006 (00000006)
	R116: 00000001 (00000001)
	R117: 00000193 (00000403)
	R118: 00000001 (00000001)
	R119: 0000018e (00000398)
	R120: 00000001 (00000001)
	R121: 00000006 (00000006)
	R122: 00000001 (00000001)
	R123: 00000189 (00000393)
	R124: 00000001 (00000001)
	R125: 00000007 (00000007)
	R126: 00000001 (00000001)
	R127: 000003a6 (00000934)
	R128: 00000001 (00000001)
	R129: 00000018 (00000024)
	R130: 00000004 (00000004)
	R131: 00000010 (00000016)
	R132: 00000004 (00000004)
	R133: 0000003c (00000060)
	R134: 00000003 (00000003)
	R135: 00000018 (00000024)
	R136: 00000004 (00000004)
	R137: 00000010 (00000016)
	R138: 00000004 (00000004)
	R139: 0000003c (00000060)
	R140: 00000003 (00000003)
	R141: 00000018 (00000024)
	R142: 00000004 (00000004)
	R143: 00000010 (00000016)
	R144: 00000004 (00000004)
	R145: 0000003c (00000060)
	R146: 00000003 (00000003)
	R147: 00000018 (00000024)
	R148: 00000004 (00000004)
	R149: 00000010 (00000016)
	R150: 00000004 (00000004)
	R151: 0000003c (00000060)
	R152: 00000003 (00000003)
	R153: 00000018 (00000024)
	R154: 00000004 (00000004)
	R155: 00000010 (00000016)
	R156: 00000004 (00000004)
	R157: 0000003c (00000060)
	R158: 00000003 (00000003)
	R159: 00000018 (00000024)
	R160: 00000004 (00000004)
	R161: 00000010 (00000016)
	R162: 00000004 (00000004)
	R163: 0000003c (00000060)
	R164: 00000003 (00000003)
	R165: 00000018 (00000024)
	R166: 00000004 (00000004)
	R167: 00000010 (00000016)
	R168: 00000004 (00000004)
	R169: 0000003c (00000060)
	R170: 00000003 (00000003)
	R171: 00000018 (00000024)
	R172: 00000004 (00000004)
	R173: 00000010 (00000016)
	R174: 00000004 (00000004)
	R175: 0000003c (00000060)
	R176: 00000003 (00000003)
	R177: 00000010 (00000016)
	R178: 00000004 (00000004)
	R179: 000000ef (00000239)
	R180: 00000001 (00000001)
	R181: 000000eb (00000235)
	R182: 00000001 (00000001)
	R183: 0000004f (00000079)
	R184: 00000001 (00000001)
	R185: 00000004 (00000004)
	R186: 00000001 (00000001)
	R187: 00000000 (00000000)
	R188: 00000000 (00000000)
	R189: 00000046 (00000070)
	R190: 00000001 (00000001)
	R191: 00000002 (00000002)
	R192: 00000000 (00000000)
	R193: 00000097 (00000151)
	R194: 00000001 (00000001)
	R195: 00000000 (00000000)
	R196: 00000095 (00000149)
Allocate mem of size 1024 at 0x1000
Allocate mem of size 32 at 0x2000
Hashing: 0100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a1 (len: 636)
Kernel done, test run time = 2 ms
ArgIns: , ArgIOs:636
  x3364 - 13742 (13742 / 1) [1 iters/parent execution]
    x1794 - 11 (11 / 1) [1 iters/parent execution]
    x3357 - 10713 (10713 / 1) [1 iters/parent execution]
      x1805 - 5 (50 / 10) [10 iters/parent execution]
      x3353 - 250 (2504 / 10) [10 iters/parent execution]
        x1861 - 245 (2454 / 10) [1 iters/parent execution]
          x1825 - 7 (70 / 10) [1 iters/parent execution] <# stalled: 0, #idle: 0>
          x1860 - 241 (2414 / 10) [1 iters/parent execution]
            x1838 - 9 (90 / 10) [1 iters/parent execution] <# stalled: 0, #idle: 70>
            x1859 - 227 (2274 / 10) [1 iters/parent execution] <# stalled: 0, #idle: 1624>
        x1871 - 4 (40 / 10) [1 iters/parent execution]
      x2189 - 810 (8107 / 10) [10 iters/parent execution]
        x3356 - 896 (8064 / 9) [0 iters/parent execution]
          x3354 - 468 (4212 / 9) [1 iters/parent execution]
            x1965 - 463 (4167 / 9) [1 iters/parent execution]
            x1999 - 6 (54 / 9) [1 iters/parent execution]
          x2064 - 393 (3537 / 9) [1 iters/parent execution]
          x3355 - 12 (108 / 9) [1 iters/parent execution]
            x2158 - 7 (63 / 9) [1 iters/parent execution]
            x2168 - 6 (54 / 9) [1 iters/parent execution]
          x2179 - 8 (72 / 9) [1 iters/parent execution]
            x2177 - 0 (0 / 0) [0 iters/parent execution]
            x2178 - 8 (72 / 9) [1 iters/parent execution]
          x2185 - 7 (63 / 9) [1 iters/parent execution]
        x2188 - 3 (3 / 1) [0 iters/parent execution]
    x2196 - 4 (4 / 1) [1 iters/parent execution]
    x3358 - 13 (13 / 1) [1 iters/parent execution]
      x2213 - 8 (8 / 1) [1 iters/parent execution]
      x2223 - 4 (4 / 1) [1 iters/parent execution]
    x3362 - 941 (941 / 1) [1 iters/parent execution]
      x2525 - 936 (936 / 1) [1 iters/parent execution]
        x3361 - 932 (932 / 1) [1 iters/parent execution]
          x3359 - 468 (468 / 1) [1 iters/parent execution]
            x2317 - 463 (463 / 1) [1 iters/parent execution]
            x2351 - 6 (6 / 1) [1 iters/parent execution]
          x2416 - 393 (393 / 1) [1 iters/parent execution]
          x3360 - 65 (65 / 1) [1 iters/parent execution]
            x2510 - 7 (7 / 1) [1 iters/parent execution]
            x2521 - 60 (60 / 1) [1 iters/parent execution]
        x2524 - 0 (0 / 0) [0 iters/parent execution]
      x2542 - 6 (6 / 1) [1 iters/parent execution]
    x2552 - 8 (8 / 1) [1 iters/parent execution]
      x2550 - 0 (0 / 0) [0 iters/parent execution]
      x2551 - 8 (8 / 1) [1 iters/parent execution]
    x2557 - 5 (5 / 1) [1 iters/parent execution]
    x2565 - 6 (6 / 1) [1 iters/parent execution]
    x2574 - 6 (6 / 1) [1 iters/parent execution]
    x2583 - 6 (6 / 1) [1 iters/parent execution]
    x2592 - 6 (6 / 1) [1 iters/parent execution]
    x2600 - 6 (6 / 1) [1 iters/parent execution]
    x2609 - 6 (6 / 1) [1 iters/parent execution]
    x2618 - 6 (6 / 1) [1 iters/parent execution]
    x2627 - 6 (6 / 1) [1 iters/parent execution]
    x3363 - 403 (403 / 1) [1 iters/parent execution]
      x2708 - 398 (398 / 1) [1 iters/parent execution]
      x2741 - 6 (6 / 1) [1 iters/parent execution]
    x2804 - 393 (393 / 1) [1 iters/parent execution]
    x2889 - 7 (7 / 1) [1 iters/parent execution]
    x3247 - 934 (934 / 1) [1 iters/parent execution]
      x2902 - 6 (24 / 4) [4 iters/parent execution]
      x2906 - 4 (16 / 4) [4 iters/parent execution]
      x2915 - 20 (60 / 3) [3 iters/parent execution]
      x2945 - 6 (24 / 4) [4 iters/parent execution]
      x2949 - 4 (16 / 4) [4 iters/parent execution]
      x2958 - 20 (60 / 3) [3 iters/parent execution]
      x2989 - 6 (24 / 4) [4 iters/parent execution]
      x2993 - 4 (16 / 4) [4 iters/parent execution]
      x3002 - 20 (60 / 3) [3 iters/parent execution]
      x3033 - 6 (24 / 4) [4 iters/parent execution]
      x3037 - 4 (16 / 4) [4 iters/parent execution]
      x3046 - 20 (60 / 3) [3 iters/parent execution]
      x3077 - 6 (24 / 4) [4 iters/parent execution]
      x3081 - 4 (16 / 4) [4 iters/parent execution]
      x3090 - 20 (60 / 3) [3 iters/parent execution]
      x3121 - 6 (24 / 4) [4 iters/parent execution]
      x3125 - 4 (16 / 4) [4 iters/parent execution]
      x3134 - 20 (60 / 3) [3 iters/parent execution]
      x3165 - 6 (24 / 4) [4 iters/parent execution]
      x3169 - 4 (16 / 4) [4 iters/parent execution]
      x3178 - 20 (60 / 3) [3 iters/parent execution]
      x3209 - 6 (24 / 4) [4 iters/parent execution]
      x3213 - 4 (16 / 4) [4 iters/parent execution]
      x3222 - 20 (60 / 3) [3 iters/parent execution]
      x3246 - 4 (16 / 4) [4 iters/parent execution]
    x3280 - 239 (239 / 1) [1 iters/parent execution]
      x3279 - 235 (235 / 1) [1 iters/parent execution]
        x3274 - 79 (79 / 1) [1 iters/parent execution]
          x3259 - 4 (4 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 0>
          x3273 - 70 (70 / 1) [1 iters/parent execution] <# stalled: 2, #idle: 0>
        x3278 - 151 (151 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 149>
Total bytes written: 32
Total bytes read: 32
[SIM] FIN received, terminating
Expected: 
148 93 186 114 177 232 120 47 124 31 183 235 146 229 123 17 101 125 120 255 103 220 141 14 89 46 1 145 99 181 252 84 
Got: 
148 93 186 114 177 232 120 47 124 31 183 235 146 229 123 17 101 125 120 255 103 220 141 14 89 46 1 145 99 181 252 84 
PASS: true (SHA_BASELINE)
$finish called from file "Top-harness.sv", line 964.
$finish at simulation time             29088000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 29088000 ps
CPU Time:      1.500 seconds;       Data structure size:   2.2Mb
Wed May 19 19:17:33 2021
Received SIGHUP (signal 1), exiting.
Realistic DRAM Simulation
