/***********************************************
* Author: Sahil Gogna and Patrick Landers
* Date: 11-8-18
* Description: Camera Code that will utilize
* edge-detection for steering. This code will
* set-up the camera.
************************************************/

#include "MK64F12.h"
#include "uart.h"
#include "stdio.h"
#include "camera.h"


// Functions defined here

// Pixel counter for camera logic
// Starts at -2 so that the SI pulse occurs
// ADC reads start
int pixcnt = -2;

// clkval toggles with each FTM interrupt
int clkval = 0;

// line stores the current array of camera data
uint16_t line[128];

// These variables are for streaming the camera
// data over UART
int debugcamdata = 0;
int capcnt = 0;
char str[100];

// ADC0VAL holds the current ADC value
uint16_t ADC0VAL;

uint16_t * CAMERA_getLine(void){return line;}
int CAMERA_getDebugcamdata(void){return debugcamdata;}
int CAMERA_getCapcnt(void){return capcnt;}
void CAMERA_setCapcnt(int new_capcnt){capcnt = new_capcnt;}

void camera_init(void)
{
	//int i;
	
	uart_init(); // Initialize UART
	init_GPIO(); // For CLK and SI output on GPIO
	init_FTM2(); // To generate CLK, SI, and trigger ADC
	init_ADC0();
	init_PIT();	// To trigger camera read based on integration time
	/*
	for(;;) {

		if (debugcamdata) {
			// Every 2 seconds
			//if (capcnt >= (2/INTEGRATION_TIME)) {
			if (capcnt >= (500)) {
				GPIOB_PCOR |= (1 << 22);
				// send the array over uart
				sprintf(str,"%i\n\r",-1); // start value
				uart_put(str);
				for (i = 0; i < 127; i++) {
					sprintf(str,"%i\n", line[i]);
					uart_put(str);
				}
				sprintf(str,"%i\n\r",-2); // end value
				uart_put(str);
				capcnt = 0;
				GPIOB_PSOR |= (1 << 22);
			}
		}

	} //for*/
} //main

/* ADC0 Conversion Complete ISR  */
void ADC0_IRQHandler(void) {
	// Reading ADC0_RA clears the conversion complete flag
	ADC0VAL = ADC0_RA;
}

/* 
* FTM2 handles the camera driving logic
*	This ISR gets called once every integration period
*		by the periodic interrupt timer 0 (PIT0)
*	When it is triggered it gives the SI pulse,
*		toggles clk for 128 cycles, and stores the line
*		data from the ADC into the line variable
*/
void FTM2_IRQHandler(void){ //For FTM timer
	// Clear interrupt
  FTM2_SC &= ~(FTM_SC_TOF_MASK);
	
	// Toggle clk
	GPIOB_PTOR |= (1 << 9);
	
	// Line capture logic
	if ((pixcnt >= 2) && (pixcnt < 256)) {
		if (!clkval) {	// check for falling edge
			// ADC read (note that integer division is 
			//  occurring here for indexing the array)
			line[pixcnt/2] = ADC0VAL;
		}
		pixcnt += 1;
	} else if (pixcnt < 2) {
		if (pixcnt == -1) {
			GPIOB_PSOR |= (1 << 23); // SI = 1
		} else if (pixcnt == 1) {
			GPIOB_PCOR |= (1 << 23); // SI = 0
			// ADC read
			line[0] = ADC0VAL;
		} 
		pixcnt += 1;
	} else {
		GPIOB_PCOR |= (1 << 9); // CLK = 0
		clkval = 0; // make sure clock variable = 0
		pixcnt = -2; // reset counter
		// Disable FTM2 interrupts (until PIT0 overflows
		//   again and triggers another line capture)
		FTM2_SC &= ~(FTM_SC_TOIE_MASK);	//0x00000040 (pg. 961) 	//Disable interrupts
		while(PIT_TFLG0 != 1); 
		FTM2_SC |= FTM_SC_TOIE_MASK;
	}
	return;
}

/* PIT0 determines the integration period
*		When it overflows, it triggers the clock logic from
*		FTM2. Note the requirement to set the MOD register
* 	to reset the FTM counter because the FTM counter is 
*		always counting, I am just enabling/disabling FTM2 
*		interrupts to control when the line capture occurs
*/

void PIT0_IRQHandler(void){
	
	if (debugcamdata) {
		// Increment capture counter so that we can only 
		//	send line data once every ~2 seconds
		capcnt += 1;
	}
	// Clear interrupt
	PIT_TFLG0 |= PIT_TFLG_TIF_MASK;

	// Setting mod resets the FTM counter
	FTM2_MOD = 10*(DEFAULT_SYSTEM_CLOCK/1000000); // Just set it like this...?
	
	// Enable FTM2 interrupts (camera)
	FTM2_SC |= FTM_SC_TOIE_MASK; // Are you sure, look at last written code in FTM2_IRQHandler
	
	return;
}

/* Initialization of FTM2 for camera */
void init_FTM2(){
	// Enable clock
	SIM_SCGC6 |= SIM_SCGC6_FTM2_MASK;

	// Disable Write Protection
	FTM2_MODE |= FTM_MODE_WPDIS_MASK;
	
	// Set output to '1' on init
	FTM2_OUTINIT |= FTM_OUTINIT_CH0OI_MASK;
	
	// Initialize the CNT to 0 before writing to MOD
	FTM2_CNT = 0;
	
	// Set the Counter Initial Value to 0
	FTM2_CNTIN = 0;
	
	// Set the period (~10us)
	FTM2_MOD = (DEFAULT_SYSTEM_CLOCK/1000000)*10; //NOT SURE
	
	// 50% duty
	FTM2_C0V = ((DEFAULT_SYSTEM_CLOCK/1000000)*10)/2; // NOT SURE
	
	// Set edge-aligned mode
	FTM2_C0SC |= FTM_CnSC_MSB_MASK;
	
	// Enable High-true pulses
	// ELSB = 1, ELSA = 0
	FTM2_C0SC |= FTM_CnSC_ELSB_MASK;
	FTM2_C0SC &= ~(FTM_CnSC_ELSA_MASK);
	
	// Enable hardware trigger from FTM2
	FTM2_EXTTRIG |= FTM_EXTTRIG_CH0TRIG_MASK;
	
	// Don't enable interrupts yet (disable)
	FTM2_SC &= ~(FTM_SC_TOIE_MASK);
	
	// No prescalar, system clock
	FTM2_SC &= ~(FTM_SC_PS(0));
	FTM2_SC |= (FTM_SC_CLKS(1));
	
	NVIC_EnableIRQ(FTM2_IRQn);
	
	return;
}

/* Initialization of PIT timer to control 
* 		integration period
*/
void init_PIT(void){
	// Setup periodic interrupt timer (PIT)
	
	// Enable clock for timers
	SIM_SCGC6 |= SIM_SCGC6_PIT_MASK;
	
	// Enable timers to continue in debug mode
	PIT_MCR &= ~(PIT_MCR_MDIS_MASK);
	PIT_MCR &= ~(PIT_MCR_FRZ_MASK);
	
	// PIT clock frequency is the system clock
	// Load the value that the timer will count down from
	PIT_LDVAL0 = INTEGRATION_TIME * DEFAULT_SYSTEM_CLOCK;
	
	// Enable timer interrupts
	PIT_TCTRL0 |= PIT_TCTRL_TIE_MASK;
	
	// Enable the timer
	PIT_TCTRL0 |= PIT_TCTRL_TEN_MASK;

	// Clear interrupt flag
	PIT_TFLG0 |= PIT_TFLG_TIF_MASK;
	
	// Enable PIT interrupt in the interrupt controller
	NVIC_EnableIRQ(PIT0_IRQn);
	return;
}

/* Set up pins for GPIO
* 	PTB9 		- camera clk
*		PTB23		- camera SI
*		PTB22		- red LED
*/
void init_GPIO(void){
	// Enable LED and GPIO so we can see results
	SIM_SCGC5 |= SIM_SCGC5_PORTB_MASK;
	
	// Initialize Mux configuration for Pins
	PORTB_PCR9 = PORT_PCR_MUX(1);  // SI
	PORTB_PCR23 = PORT_PCR_MUX(1); //
	PORTB_PCR22 = PORT_PCR_MUX(1); 
	
	// Set Pins as output
  GPIOB_PDDR |= (1<<9) | (1<<22) | (1<<23);
	//Enable the pins
	GPIOB_PDOR |= (1<<9) | (1<<22) | (1<<23);
	
	return;
}

/* Set up ADC for capturing camera data */
void init_ADC0(void) {
    unsigned int calib;
    // Turn on ADC0
	  SIM_SCGC6 |= SIM_SCGC6_ADC0_MASK;
	  ADC0_CFG1 |= ADC_CFG1_MODE(3);
    // Do ADC Calibration for Singled Ended ADC. Do not touch.
    ADC0_SC3 = ADC_SC3_CAL_MASK;
    while ( (ADC0_SC3 & ADC_SC3_CAL_MASK) != 0 );
    calib = ADC0_CLP0; calib += ADC0_CLP1; calib += ADC0_CLP2;
    calib += ADC0_CLP3; calib += ADC0_CLP4; calib += ADC0_CLPS;
    calib = calib >> 1; 
		calib |= 0x8000;
    ADC0_PG = calib;
    
    // Select hardware trigger.
    ADC0_SC2 |= ADC_SC2_ADTRG_MASK;
		
    // Set to single ended mode	
		ADC0_SC1A &= ~ADC_SC1_DIFF_MASK;
	  ADC0_SC1A &= ~ADC_SC1_ADCH(0x1F);
	
		// Set up FTM2 trigger on ADC0
		SIM_SOPT7 = 0;
		SIM_SOPT7 |= SIM_SOPT7_ADC0TRGSEL(10);  // FTM2 select
		SIM_SOPT7 |= SIM_SOPT7_ADC0ALTTRGEN_MASK; // Alternative trigger en.
		SIM_SOPT7 &= ~(SIM_SOPT7_ADC0PRETRGSEL_MASK);// Pretrigger A
		
		ADC0_SC1A |= ADC_SC1_AIEN_MASK;
		// Enable NVIC interrupt
		NVIC_EnableIRQ(ADC0_IRQn);
}
