( ( nil
  version "2.1"
  mapType "incremental"
  blockName "TB_LS_HighSide_imp"
  repList "spectre veriloga ahdl cmos_sch schematic"
  stopList "spectre veriloga ahdl"
  globalList "gnd! vdd3! vdde!"
  hierDelim "."
  netlistDir "/home/ykhuang/research/Sim/TB_LS_HighSide_imp/spectre/schematic/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "Stimulator_TestBench/TB_LS_HighSide_imp/schematic" "TB_LS_HighSide_imp" )
( "D_CELLS_M3V/LSHVT18U3VX1/cmos_sch" "LSHVT18U3VX1" )
( "Stimulator_IMP/ResistiveDivider/schematic" "ResistiveDivider" )
 )
( "ResistiveDivider" "ihnl/cds4/map" )
( "LSHVT18U3VX1" "ihnl/cds0/map" )
( "TB_LS_HighSide_imp" "ihnl/cds1/map" )
 )
