# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 28 2021 19:56:10

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_1mhz
		4.3::Critical Path Report for clk_app
		4.4::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
			6.2.2::Path details for port: usb_n:out
			6.2.3::Path details for port: usb_p:out
			6.2.4::Path details for port: usb_pu
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
			6.5.2::Path details for port: usb_n:out
			6.5.3::Path details for port: usb_p:out
			6.5.4::Path details for port: usb_pu
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 5
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_1mhz          | Frequency: 143.96 MHz  | Target: 1.00 MHz   | 
Clock: clk_app           | Frequency: 79.88 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 90.50 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_1mhz       1e+06            993054      N/A              N/A         N/A              N/A         N/A              N/A         
clk_1mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           487482      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            9780        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  4026         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3737         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
led        clk                 19475         clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  12525         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  13621         clk_usb:R              
usb_pu     clk                 17718         clk_1mhz:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -2796       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2796       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
led        clk                 18805                 clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  10194                 clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  9718                  clk_usb:R              
usb_pu     clk                 17099                 clk_1mhz:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_9_18_3/lcout
Path End         : u_prescaler.prescaler_cnt_0_LC_9_18_3/in0
Capture Clock    : u_prescaler.prescaler_cnt_0_LC_9_18_3/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                   Odrv12                         0              1420  RISE       1
I__1739/O                                   Odrv12                       724              2143  RISE       1
I__1740/I                                   Span12Mux_v                    0              2143  RISE       1
I__1740/O                                   Span12Mux_v                  724              2867  RISE       1
I__1741/I                                   Span12Mux_v                    0              2867  RISE       1
I__1741/O                                   Span12Mux_v                  724              3590  RISE       1
I__1742/I                                   Span12Mux_h                    0              3590  RISE       1
I__1742/O                                   Span12Mux_h                  724              4314  RISE       1
I__1743/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                   LocalMux                       0              4665  RISE       1
I__1744/O                                   LocalMux                     486              5151  RISE       1
I__1745/I                                   IoInMux                        0              5151  RISE       1
I__1745/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__12292/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                  GlobalMux                      0              6443  RISE       1
I__12293/O                                  GlobalMux                    227              6671  RISE       1
I__12301/I                                  ClkMux                         0              6671  RISE       1
I__12301/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_18_3/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_9_18_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       5
I__5823/I                                    LocalMux                       0              7922  60143  RISE       1
I__5823/O                                    LocalMux                     486              8407  60143  RISE       1
I__5826/I                                    InMux                          0              8407  60143  RISE       1
I__5826/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_18_3/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                   Odrv12                         0              1420  RISE       1
I__1739/O                                   Odrv12                       724              2143  RISE       1
I__1740/I                                   Span12Mux_v                    0              2143  RISE       1
I__1740/O                                   Span12Mux_v                  724              2867  RISE       1
I__1741/I                                   Span12Mux_v                    0              2867  RISE       1
I__1741/O                                   Span12Mux_v                  724              3590  RISE       1
I__1742/I                                   Span12Mux_h                    0              3590  RISE       1
I__1742/O                                   Span12Mux_h                  724              4314  RISE       1
I__1743/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                   LocalMux                       0              4665  RISE       1
I__1744/O                                   LocalMux                     486              5151  RISE       1
I__1745/I                                   IoInMux                        0              5151  RISE       1
I__1745/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__12292/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                  GlobalMux                      0              6443  RISE       1
I__12293/O                                  GlobalMux                    227              6671  RISE       1
I__12301/I                                  ClkMux                         0              6671  RISE       1
I__12301/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_18_3/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_1mhz
**************************************
Clock: clk_1mhz
Frequency: 143.96 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_9_15_0/lcout
Path End         : up_cnt_20_LC_9_17_4/in3
Capture Clock    : up_cnt_20_LC_9_17_4/clk
Setup Constraint : 1000000p
Path slack       : 993053p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              13669
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                   Odrv12                         0              1420  RISE       1
I__1739/O                                   Odrv12                       724              2143  RISE       1
I__1740/I                                   Span12Mux_v                    0              2143  RISE       1
I__1740/O                                   Span12Mux_v                  724              2867  RISE       1
I__1741/I                                   Span12Mux_v                    0              2867  RISE       1
I__1741/O                                   Span12Mux_v                  724              3590  RISE       1
I__1742/I                                   Span12Mux_h                    0              3590  RISE       1
I__1742/O                                   Span12Mux_h                  724              4314  RISE       1
I__1743/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                   LocalMux                       0              4665  RISE       1
I__1744/O                                   LocalMux                     486              5151  RISE       1
I__1745/I                                   IoInMux                        0              5151  RISE       1
I__1745/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__12292/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                  GlobalMux                      0              6443  RISE       1
I__12293/O                                  GlobalMux                    227              6671  RISE       1
I__12298/I                                  ClkMux                         0              6671  RISE       1
I__12298/O                                  ClkMux                       455              7126  RISE       1
up_cnt_0_LC_9_15_0/clk                      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_9_15_0/lcout         LogicCell40_SEQ_MODE_1010    796              7922  993054  RISE       1
I__5708/I                        LocalMux                       0              7922  993054  RISE       1
I__5708/O                        LocalMux                     486              8407  993054  RISE       1
I__5709/I                        InMux                          0              8407  993054  RISE       1
I__5709/O                        InMux                        382              8790  993054  RISE       1
up_cnt_0_LC_9_15_0/in1           LogicCell40_SEQ_MODE_1010      0              8790  993054  RISE       1
up_cnt_0_LC_9_15_0/carryout      LogicCell40_SEQ_MODE_1010    382              9172  993054  RISE       2
up_cnt_1_LC_9_15_1/carryin       LogicCell40_SEQ_MODE_1010      0              9172  993054  RISE       1
up_cnt_1_LC_9_15_1/carryout      LogicCell40_SEQ_MODE_1010    186              9358  993054  RISE       2
up_cnt_2_LC_9_15_2/carryin       LogicCell40_SEQ_MODE_1010      0              9358  993054  RISE       1
up_cnt_2_LC_9_15_2/carryout      LogicCell40_SEQ_MODE_1010    186              9544  993054  RISE       2
up_cnt_3_LC_9_15_3/carryin       LogicCell40_SEQ_MODE_1010      0              9544  993054  RISE       1
up_cnt_3_LC_9_15_3/carryout      LogicCell40_SEQ_MODE_1010    186              9731  993054  RISE       2
up_cnt_4_LC_9_15_4/carryin       LogicCell40_SEQ_MODE_1010      0              9731  993054  RISE       1
up_cnt_4_LC_9_15_4/carryout      LogicCell40_SEQ_MODE_1010    186              9917  993054  RISE       2
up_cnt_5_LC_9_15_5/carryin       LogicCell40_SEQ_MODE_1010      0              9917  993054  RISE       1
up_cnt_5_LC_9_15_5/carryout      LogicCell40_SEQ_MODE_1010    186             10103  993054  RISE       2
up_cnt_6_LC_9_15_6/carryin       LogicCell40_SEQ_MODE_1010      0             10103  993054  RISE       1
up_cnt_6_LC_9_15_6/carryout      LogicCell40_SEQ_MODE_1010    186             10289  993054  RISE       2
up_cnt_7_LC_9_15_7/carryin       LogicCell40_SEQ_MODE_1010      0             10289  993054  RISE       1
up_cnt_7_LC_9_15_7/carryout      LogicCell40_SEQ_MODE_1010    186             10475  993054  RISE       1
IN_MUX_bfv_9_16_0_/carryinitin   ICE_CARRY_IN_MUX               0             10475  993054  RISE       1
IN_MUX_bfv_9_16_0_/carryinitout  ICE_CARRY_IN_MUX             289             10764  993054  RISE       2
up_cnt_8_LC_9_16_0/carryin       LogicCell40_SEQ_MODE_1010      0             10764  993054  RISE       1
up_cnt_8_LC_9_16_0/carryout      LogicCell40_SEQ_MODE_1010    186             10950  993054  RISE       2
up_cnt_9_LC_9_16_1/carryin       LogicCell40_SEQ_MODE_1010      0             10950  993054  RISE       1
up_cnt_9_LC_9_16_1/carryout      LogicCell40_SEQ_MODE_1010    186             11136  993054  RISE       2
up_cnt_10_LC_9_16_2/carryin      LogicCell40_SEQ_MODE_1010      0             11136  993054  RISE       1
up_cnt_10_LC_9_16_2/carryout     LogicCell40_SEQ_MODE_1010    186             11322  993054  RISE       2
up_cnt_11_LC_9_16_3/carryin      LogicCell40_SEQ_MODE_1010      0             11322  993054  RISE       1
up_cnt_11_LC_9_16_3/carryout     LogicCell40_SEQ_MODE_1010    186             11508  993054  RISE       2
up_cnt_12_LC_9_16_4/carryin      LogicCell40_SEQ_MODE_1010      0             11508  993054  RISE       1
up_cnt_12_LC_9_16_4/carryout     LogicCell40_SEQ_MODE_1010    186             11695  993054  RISE       2
up_cnt_13_LC_9_16_5/carryin      LogicCell40_SEQ_MODE_1010      0             11695  993054  RISE       1
up_cnt_13_LC_9_16_5/carryout     LogicCell40_SEQ_MODE_1010    186             11881  993054  RISE       2
up_cnt_14_LC_9_16_6/carryin      LogicCell40_SEQ_MODE_1010      0             11881  993054  RISE       1
up_cnt_14_LC_9_16_6/carryout     LogicCell40_SEQ_MODE_1010    186             12067  993054  RISE       2
up_cnt_15_LC_9_16_7/carryin      LogicCell40_SEQ_MODE_1010      0             12067  993054  RISE       1
up_cnt_15_LC_9_16_7/carryout     LogicCell40_SEQ_MODE_1010    186             12253  993054  RISE       1
IN_MUX_bfv_9_17_0_/carryinitin   ICE_CARRY_IN_MUX               0             12253  993054  RISE       1
IN_MUX_bfv_9_17_0_/carryinitout  ICE_CARRY_IN_MUX             289             12542  993054  RISE       2
up_cnt_16_LC_9_17_0/carryin      LogicCell40_SEQ_MODE_1010      0             12542  993054  RISE       1
up_cnt_16_LC_9_17_0/carryout     LogicCell40_SEQ_MODE_1010    186             12728  993054  RISE       2
up_cnt_17_LC_9_17_1/carryin      LogicCell40_SEQ_MODE_1010      0             12728  993054  RISE       1
up_cnt_17_LC_9_17_1/carryout     LogicCell40_SEQ_MODE_1010    186             12914  993054  RISE       2
up_cnt_18_LC_9_17_2/carryin      LogicCell40_SEQ_MODE_1010      0             12914  993054  RISE       1
up_cnt_18_LC_9_17_2/carryout     LogicCell40_SEQ_MODE_1010    186             13100  993054  RISE       2
up_cnt_19_LC_9_17_3/carryin      LogicCell40_SEQ_MODE_1010      0             13100  993054  RISE       1
up_cnt_19_LC_9_17_3/carryout     LogicCell40_SEQ_MODE_1010    186             13286  993054  RISE       1
I__5771/I                        InMux                          0             13286  993054  RISE       1
I__5771/O                        InMux                        382             13669  993054  RISE       1
up_cnt_20_LC_9_17_4/in3          LogicCell40_SEQ_MODE_1010      0             13669  993054  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                   Odrv12                         0              1420  RISE       1
I__1739/O                                   Odrv12                       724              2143  RISE       1
I__1740/I                                   Span12Mux_v                    0              2143  RISE       1
I__1740/O                                   Span12Mux_v                  724              2867  RISE       1
I__1741/I                                   Span12Mux_v                    0              2867  RISE       1
I__1741/O                                   Span12Mux_v                  724              3590  RISE       1
I__1742/I                                   Span12Mux_h                    0              3590  RISE       1
I__1742/O                                   Span12Mux_h                  724              4314  RISE       1
I__1743/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                   LocalMux                       0              4665  RISE       1
I__1744/O                                   LocalMux                     486              5151  RISE       1
I__1745/I                                   IoInMux                        0              5151  RISE       1
I__1745/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__12292/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                  GlobalMux                      0              6443  RISE       1
I__12293/O                                  GlobalMux                    227              6671  RISE       1
I__12300/I                                  ClkMux                         0              6671  RISE       1
I__12300/O                                  ClkMux                       455              7126  RISE       1
up_cnt_20_LC_9_17_4/clk                     LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 79.88 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_3_LC_12_21_2/lcout
Path End         : u_app.data_q_0_LC_11_22_7/ce
Capture Clock    : u_app.data_q_0_LC_11_22_7/clk
Setup Constraint : 500000p
Path slack       : 487482p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  13555
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             513555

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 13555
+ Clock To Q                                796
+ Data Path Delay                         11722
---------------------------------------   ----- 
End-of-path arrival time (ps)             26073
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                       Odrv12                         0              1420  RISE       1
I__1739/O                                       Odrv12                       724              2143  RISE       1
I__1740/I                                       Span12Mux_v                    0              2143  RISE       1
I__1740/O                                       Span12Mux_v                  724              2867  RISE       1
I__1741/I                                       Span12Mux_v                    0              2867  RISE       1
I__1741/O                                       Span12Mux_v                  724              3590  RISE       1
I__1742/I                                       Span12Mux_h                    0              3590  RISE       1
I__1742/O                                       Span12Mux_h                  724              4314  RISE       1
I__1743/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                       LocalMux                       0              4665  RISE       1
I__1744/O                                       LocalMux                     486              5151  RISE       1
I__1745/I                                       IoInMux                        0              5151  RISE       1
I__1745/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__12292/I                                      gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                      gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                      GlobalMux                      0              6443  RISE       1
I__12293/O                                      GlobalMux                    227              6671  RISE       1
I__12301/I                                      ClkMux                         0              6671  RISE       1
I__12301/O                                      ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_9_18_1/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_9_18_1/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__6821/I                                       Odrv12                         0              7922  RISE       1
I__6821/O                                       Odrv12                       724              8645  RISE       1
I__6826/I                                       Span12Mux_v                    0              8645  RISE       1
I__6826/O                                       Span12Mux_v                  724              9369  RISE       1
I__6828/I                                       Span12Mux_h                    0              9369  RISE       1
I__6828/O                                       Span12Mux_h                  724             10092  RISE       1
I__6830/I                                       Sp12to4                        0             10092  RISE       1
I__6830/O                                       Sp12to4                      631             10723  RISE       1
I__6831/I                                       Span4Mux_s2_v                  0             10723  RISE       1
I__6831/O                                       Span4Mux_s2_v                372             11095  RISE       1
I__6832/I                                       LocalMux                       0             11095  RISE       1
I__6832/O                                       LocalMux                     486             11581  RISE       1
I__6833/I                                       IoInMux                        0             11581  RISE       1
I__6833/O                                       IoInMux                      382             11963  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11963  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12873  RISE     162
I__13438/I                                      gio2CtrlBuf                    0             12873  RISE       1
I__13438/O                                      gio2CtrlBuf                    0             12873  RISE       1
I__13439/I                                      GlobalMux                      0             12873  RISE       1
I__13439/O                                      GlobalMux                    227             13100  RISE       1
I__13463/I                                      ClkMux                         0             13100  RISE       1
I__13463/O                                      ClkMux                       455             13555  RISE       1
u_app.data_q_3_LC_12_21_2/clk                   LogicCell40_SEQ_MODE_1010      0             13555  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_3_LC_12_21_2/lcout               LogicCell40_SEQ_MODE_1010    796             14351  487482  RISE      20
I__11475/I                                    LocalMux                       0             14351  487482  RISE       1
I__11475/O                                    LocalMux                     486             14837  487482  RISE       1
I__11480/I                                    InMux                          0             14837  487482  RISE       1
I__11480/O                                    InMux                        382             15219  487482  RISE       1
u_app.data_q_RNIFMPU_2_LC_12_21_0/in1         LogicCell40_SEQ_MODE_0000      0             15219  487482  RISE       1
u_app.data_q_RNIFMPU_2_LC_12_21_0/lcout       LogicCell40_SEQ_MODE_0000    589             15809  487482  RISE       1
I__8485/I                                     LocalMux                       0             15809  487482  RISE       1
I__8485/O                                     LocalMux                     486             16294  487482  RISE       1
I__8486/I                                     InMux                          0             16294  487482  RISE       1
I__8486/O                                     InMux                        382             16677  487482  RISE       1
u_app.data_q_RNI427R3_1_LC_12_20_7/in1        LogicCell40_SEQ_MODE_0000      0             16677  487482  RISE       1
u_app.data_q_RNI427R3_1_LC_12_20_7/lcout      LogicCell40_SEQ_MODE_0000    589             17266  487482  RISE       4
I__8487/I                                     LocalMux                       0             17266  487482  RISE       1
I__8487/O                                     LocalMux                     486             17752  487482  RISE       1
I__8491/I                                     InMux                          0             17752  487482  RISE       1
I__8491/O                                     InMux                        382             18134  487482  RISE       1
u_app.data_valid_q_RNIAUD34_LC_11_20_7/in1    LogicCell40_SEQ_MODE_0000      0             18134  487482  RISE       1
u_app.data_valid_q_RNIAUD34_LC_11_20_7/lcout  LogicCell40_SEQ_MODE_0000    589             18724  487482  RISE       3
I__7817/I                                     LocalMux                       0             18724  487482  RISE       1
I__7817/O                                     LocalMux                     486             19209  487482  RISE       1
I__7819/I                                     InMux                          0             19209  487482  RISE       1
I__7819/O                                     InMux                        382             19592  487482  RISE       1
u_app.state_q_RNI7UOG4_1_LC_10_21_4/in3       LogicCell40_SEQ_MODE_0000      0             19592  487482  RISE       1
u_app.state_q_RNI7UOG4_1_LC_10_21_4/lcout     LogicCell40_SEQ_MODE_0000    465             20057  487482  RISE       6
I__8383/I                                     Odrv4                          0             20057  487482  RISE       1
I__8383/O                                     Odrv4                        517             20574  487482  RISE       1
I__8387/I                                     Span4Mux_h                     0             20574  487482  RISE       1
I__8387/O                                     Span4Mux_h                   444             21018  487482  RISE       1
I__8393/I                                     LocalMux                       0             21018  487482  RISE       1
I__8393/O                                     LocalMux                     486             21504  487482  RISE       1
I__8394/I                                     InMux                          0             21504  487482  RISE       1
I__8394/O                                     InMux                        382             21887  487482  RISE       1
u_app.data_valid_q_RNIGAOJJ_LC_12_19_4/in3    LogicCell40_SEQ_MODE_0000      0             21887  487482  RISE       1
u_app.data_valid_q_RNIGAOJJ_LC_12_19_4/ltout  LogicCell40_SEQ_MODE_0000    403             22290  487482  FALL       1
I__8382/I                                     CascadeMux                     0             22290  487482  FALL       1
I__8382/O                                     CascadeMux                     0             22290  487482  FALL       1
u_app.data_valid_q_RNIE2KJL_LC_12_19_5/in2    LogicCell40_SEQ_MODE_0000      0             22290  487482  FALL       1
u_app.data_valid_q_RNIE2KJL_LC_12_19_5/lcout  LogicCell40_SEQ_MODE_0000    558             22848  487482  RISE       9
I__9385/I                                     Odrv4                          0             22848  487482  RISE       1
I__9385/O                                     Odrv4                        517             23365  487482  RISE       1
I__9391/I                                     Span4Mux_h                     0             23365  487482  RISE       1
I__9391/O                                     Span4Mux_h                   444             23809  487482  RISE       1
I__9396/I                                     Span4Mux_h                     0             23809  487482  RISE       1
I__9396/O                                     Span4Mux_h                   444             24254  487482  RISE       1
I__9400/I                                     Span4Mux_h                     0             24254  487482  RISE       1
I__9400/O                                     Span4Mux_h                   444             24698  487482  RISE       1
I__9404/I                                     LocalMux                       0             24698  487482  RISE       1
I__9404/O                                     LocalMux                     486             25184  487482  RISE       1
I__9405/I                                     CEMux                          0             25184  487482  RISE       1
I__9405/O                                     CEMux                        889             26073  487482  RISE       1
u_app.data_q_0_LC_11_22_7/ce                  LogicCell40_SEQ_MODE_1010      0             26073  487482  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                       Odrv12                         0              1420  RISE       1
I__1739/O                                       Odrv12                       724              2143  RISE       1
I__1740/I                                       Span12Mux_v                    0              2143  RISE       1
I__1740/O                                       Span12Mux_v                  724              2867  RISE       1
I__1741/I                                       Span12Mux_v                    0              2867  RISE       1
I__1741/O                                       Span12Mux_v                  724              3590  RISE       1
I__1742/I                                       Span12Mux_h                    0              3590  RISE       1
I__1742/O                                       Span12Mux_h                  724              4314  RISE       1
I__1743/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                       LocalMux                       0              4665  RISE       1
I__1744/O                                       LocalMux                     486              5151  RISE       1
I__1745/I                                       IoInMux                        0              5151  RISE       1
I__1745/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__12292/I                                      gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                      gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                      GlobalMux                      0              6443  RISE       1
I__12293/O                                      GlobalMux                    227              6671  RISE       1
I__12301/I                                      ClkMux                         0              6671  RISE       1
I__12301/O                                      ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_9_18_1/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_9_18_1/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__6821/I                                       Odrv12                         0              7922  RISE       1
I__6821/O                                       Odrv12                       724              8645  RISE       1
I__6826/I                                       Span12Mux_v                    0              8645  RISE       1
I__6826/O                                       Span12Mux_v                  724              9369  RISE       1
I__6828/I                                       Span12Mux_h                    0              9369  RISE       1
I__6828/O                                       Span12Mux_h                  724             10092  RISE       1
I__6830/I                                       Sp12to4                        0             10092  RISE       1
I__6830/O                                       Sp12to4                      631             10723  RISE       1
I__6831/I                                       Span4Mux_s2_v                  0             10723  RISE       1
I__6831/O                                       Span4Mux_s2_v                372             11095  RISE       1
I__6832/I                                       LocalMux                       0             11095  RISE       1
I__6832/O                                       LocalMux                     486             11581  RISE       1
I__6833/I                                       IoInMux                        0             11581  RISE       1
I__6833/O                                       IoInMux                      382             11963  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11963  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12873  RISE     162
I__13438/I                                      gio2CtrlBuf                    0             12873  RISE       1
I__13438/O                                      gio2CtrlBuf                    0             12873  RISE       1
I__13439/I                                      GlobalMux                      0             12873  RISE       1
I__13439/O                                      GlobalMux                    227             13100  RISE       1
I__13470/I                                      ClkMux                         0             13100  RISE       1
I__13470/O                                      ClkMux                       455             13555  RISE       1
u_app.data_q_0_LC_11_22_7/clk                   LogicCell40_SEQ_MODE_1010      0             13555  RISE       1


===================================================================== 
4.4::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 90.50 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_9_25_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_10_26_7/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_10_26_7/clk
Setup Constraint : 20830p
Path slack       : 9780p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          9851
---------------------------------------   ----- 
End-of-path arrival time (ps)             11329
 
Launch Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14720/I                                                          GlobalMux                               0                 0  RISE       1
I__14720/O                                                          GlobalMux                             227               227  RISE       1
I__14764/I                                                          ClkMux                                  0               227  RISE       1
I__14764/O                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_9_25_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_9_25_1/lcout                LogicCell40_SEQ_MODE_1010    796              1478   9780  RISE      13
I__6969/I                                                                           LocalMux                       0              1478   9780  RISE       1
I__6969/O                                                                           LocalMux                     486              1964   9780  RISE       1
I__6975/I                                                                           InMux                          0              1964   9780  RISE       1
I__6975/O                                                                           InMux                        382              2346   9780  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIVHRJ_1_LC_10_26_1/in3                           LogicCell40_SEQ_MODE_0000      0              2346   9780  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIVHRJ_1_LC_10_26_1/ltout                         LogicCell40_SEQ_MODE_0000    403              2750   9780  FALL       1
I__7312/I                                                                           CascadeMux                     0              2750   9780  FALL       1
I__7312/O                                                                           CascadeMux                     0              2750   9780  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIRKP51_0_LC_10_26_2/in2                          LogicCell40_SEQ_MODE_0000      0              2750   9780  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIRKP51_0_LC_10_26_2/lcout                        LogicCell40_SEQ_MODE_0000    558              3308   9780  RISE       1
I__7195/I                                                                           LocalMux                       0              3308   9780  RISE       1
I__7195/O                                                                           LocalMux                     486              3794   9780  RISE       1
I__7196/I                                                                           InMux                          0              3794   9780  RISE       1
I__7196/O                                                                           InMux                        382              4176   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNISFJB2_2_LC_10_26_6/in3        LogicCell40_SEQ_MODE_0000      0              4176   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNISFJB2_2_LC_10_26_6/lcout      LogicCell40_SEQ_MODE_0000    465              4641   9780  RISE       3
I__7188/I                                                                           Odrv12                         0              4641   9780  RISE       1
I__7188/O                                                                           Odrv12                       724              5365   9780  RISE       1
I__7190/I                                                                           LocalMux                       0              5365   9780  RISE       1
I__7190/O                                                                           LocalMux                     486              5851   9780  RISE       1
I__7193/I                                                                           InMux                          0              5851   9780  RISE       1
I__7193/O                                                                           InMux                        382              6233   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIOCCJ3_LC_10_23_7/in3      LogicCell40_SEQ_MODE_0000      0              6233   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIOCCJ3_LC_10_23_7/lcout    LogicCell40_SEQ_MODE_0000    465              6698   9780  RISE       4
I__6938/I                                                                           LocalMux                       0              6698   9780  RISE       1
I__6938/O                                                                           LocalMux                     486              7184   9780  RISE       1
I__6940/I                                                                           InMux                          0              7184   9780  RISE       1
I__6940/O                                                                           InMux                        382              7567   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIPGJ04_0_LC_9_24_4/in3    LogicCell40_SEQ_MODE_0000      0              7567   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIPGJ04_0_LC_9_24_4/lcout  LogicCell40_SEQ_MODE_0000    465              8032   9780  RISE       7
I__6136/I                                                                           LocalMux                       0              8032   9780  RISE       1
I__6136/O                                                                           LocalMux                     486              8518   9780  RISE       1
I__6140/I                                                                           InMux                          0              8518   9780  RISE       1
I__6140/O                                                                           InMux                        382              8900   9780  RISE       1
I__6147/I                                                                           CascadeMux                     0              8900   9780  RISE       1
I__6147/O                                                                           CascadeMux                     0              8900   9780  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_9_25_0/in2                                LogicCell40_SEQ_MODE_0000      0              8900   9780  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_9_25_0/carryout                           LogicCell40_SEQ_MODE_0000    341              9241   9780  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_9_25_1/carryin              LogicCell40_SEQ_MODE_1010      0              9241   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_9_25_1/carryout             LogicCell40_SEQ_MODE_1010    186              9427   9780  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_9_25_2/carryin              LogicCell40_SEQ_MODE_1010      0              9427   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_9_25_2/carryout             LogicCell40_SEQ_MODE_1010    186              9613   9780  RISE       1
I__6310/I                                                                           InMux                          0              9613   9780  RISE       1
I__6310/O                                                                           InMux                        382              9996   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_9_25_3/in3            LogicCell40_SEQ_MODE_0000      0              9996   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_9_25_3/lcout          LogicCell40_SEQ_MODE_0000    465             10461   9780  RISE       1
I__7171/I                                                                           LocalMux                       0             10461   9780  RISE       1
I__7171/O                                                                           LocalMux                     486             10947   9780  RISE       1
I__7172/I                                                                           InMux                          0             10947   9780  RISE       1
I__7172/O                                                                           InMux                        382             11329   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_10_26_7/in3                 LogicCell40_SEQ_MODE_1010      0             11329   9780  RISE       1

Capture Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14720/I                                                           GlobalMux                               0                 0  RISE       1
I__14720/O                                                           GlobalMux                             227               227  RISE       1
I__14758/I                                                           ClkMux                                  0               227  RISE       1
I__14758/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_10_26_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_9_18_3/lcout
Path End         : u_prescaler.prescaler_cnt_0_LC_9_18_3/in0
Capture Clock    : u_prescaler.prescaler_cnt_0_LC_9_18_3/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                   Odrv12                         0              1420  RISE       1
I__1739/O                                   Odrv12                       724              2143  RISE       1
I__1740/I                                   Span12Mux_v                    0              2143  RISE       1
I__1740/O                                   Span12Mux_v                  724              2867  RISE       1
I__1741/I                                   Span12Mux_v                    0              2867  RISE       1
I__1741/O                                   Span12Mux_v                  724              3590  RISE       1
I__1742/I                                   Span12Mux_h                    0              3590  RISE       1
I__1742/O                                   Span12Mux_h                  724              4314  RISE       1
I__1743/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                   LocalMux                       0              4665  RISE       1
I__1744/O                                   LocalMux                     486              5151  RISE       1
I__1745/I                                   IoInMux                        0              5151  RISE       1
I__1745/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__12292/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                  GlobalMux                      0              6443  RISE       1
I__12293/O                                  GlobalMux                    227              6671  RISE       1
I__12301/I                                  ClkMux                         0              6671  RISE       1
I__12301/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_18_3/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_9_18_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       5
I__5823/I                                    LocalMux                       0              7922  60143  RISE       1
I__5823/O                                    LocalMux                     486              8407  60143  RISE       1
I__5826/I                                    InMux                          0              8407  60143  RISE       1
I__5826/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_18_3/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                   Odrv12                         0              1420  RISE       1
I__1739/O                                   Odrv12                       724              2143  RISE       1
I__1740/I                                   Span12Mux_v                    0              2143  RISE       1
I__1740/O                                   Span12Mux_v                  724              2867  RISE       1
I__1741/I                                   Span12Mux_v                    0              2867  RISE       1
I__1741/O                                   Span12Mux_v                  724              3590  RISE       1
I__1742/I                                   Span12Mux_h                    0              3590  RISE       1
I__1742/O                                   Span12Mux_h                  724              4314  RISE       1
I__1743/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                   LocalMux                       0              4665  RISE       1
I__1744/O                                   LocalMux                     486              5151  RISE       1
I__1745/I                                   IoInMux                        0              5151  RISE       1
I__1745/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__12292/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                  GlobalMux                      0              6443  RISE       1
I__12293/O                                  GlobalMux                    227              6671  RISE       1
I__12301/I                                  ClkMux                         0              6671  RISE       1
I__12301/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_18_3/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_9_25_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_10_26_7/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_10_26_7/clk
Setup Constraint : 20830p
Path slack       : 9780p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          9851
---------------------------------------   ----- 
End-of-path arrival time (ps)             11329
 
Launch Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14720/I                                                          GlobalMux                               0                 0  RISE       1
I__14720/O                                                          GlobalMux                             227               227  RISE       1
I__14764/I                                                          ClkMux                                  0               227  RISE       1
I__14764/O                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_9_25_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_9_25_1/lcout                LogicCell40_SEQ_MODE_1010    796              1478   9780  RISE      13
I__6969/I                                                                           LocalMux                       0              1478   9780  RISE       1
I__6969/O                                                                           LocalMux                     486              1964   9780  RISE       1
I__6975/I                                                                           InMux                          0              1964   9780  RISE       1
I__6975/O                                                                           InMux                        382              2346   9780  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIVHRJ_1_LC_10_26_1/in3                           LogicCell40_SEQ_MODE_0000      0              2346   9780  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIVHRJ_1_LC_10_26_1/ltout                         LogicCell40_SEQ_MODE_0000    403              2750   9780  FALL       1
I__7312/I                                                                           CascadeMux                     0              2750   9780  FALL       1
I__7312/O                                                                           CascadeMux                     0              2750   9780  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIRKP51_0_LC_10_26_2/in2                          LogicCell40_SEQ_MODE_0000      0              2750   9780  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIRKP51_0_LC_10_26_2/lcout                        LogicCell40_SEQ_MODE_0000    558              3308   9780  RISE       1
I__7195/I                                                                           LocalMux                       0              3308   9780  RISE       1
I__7195/O                                                                           LocalMux                     486              3794   9780  RISE       1
I__7196/I                                                                           InMux                          0              3794   9780  RISE       1
I__7196/O                                                                           InMux                        382              4176   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNISFJB2_2_LC_10_26_6/in3        LogicCell40_SEQ_MODE_0000      0              4176   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNISFJB2_2_LC_10_26_6/lcout      LogicCell40_SEQ_MODE_0000    465              4641   9780  RISE       3
I__7188/I                                                                           Odrv12                         0              4641   9780  RISE       1
I__7188/O                                                                           Odrv12                       724              5365   9780  RISE       1
I__7190/I                                                                           LocalMux                       0              5365   9780  RISE       1
I__7190/O                                                                           LocalMux                     486              5851   9780  RISE       1
I__7193/I                                                                           InMux                          0              5851   9780  RISE       1
I__7193/O                                                                           InMux                        382              6233   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIOCCJ3_LC_10_23_7/in3      LogicCell40_SEQ_MODE_0000      0              6233   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIOCCJ3_LC_10_23_7/lcout    LogicCell40_SEQ_MODE_0000    465              6698   9780  RISE       4
I__6938/I                                                                           LocalMux                       0              6698   9780  RISE       1
I__6938/O                                                                           LocalMux                     486              7184   9780  RISE       1
I__6940/I                                                                           InMux                          0              7184   9780  RISE       1
I__6940/O                                                                           InMux                        382              7567   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIPGJ04_0_LC_9_24_4/in3    LogicCell40_SEQ_MODE_0000      0              7567   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIPGJ04_0_LC_9_24_4/lcout  LogicCell40_SEQ_MODE_0000    465              8032   9780  RISE       7
I__6136/I                                                                           LocalMux                       0              8032   9780  RISE       1
I__6136/O                                                                           LocalMux                     486              8518   9780  RISE       1
I__6140/I                                                                           InMux                          0              8518   9780  RISE       1
I__6140/O                                                                           InMux                        382              8900   9780  RISE       1
I__6147/I                                                                           CascadeMux                     0              8900   9780  RISE       1
I__6147/O                                                                           CascadeMux                     0              8900   9780  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_9_25_0/in2                                LogicCell40_SEQ_MODE_0000      0              8900   9780  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_9_25_0/carryout                           LogicCell40_SEQ_MODE_0000    341              9241   9780  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_9_25_1/carryin              LogicCell40_SEQ_MODE_1010      0              9241   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_9_25_1/carryout             LogicCell40_SEQ_MODE_1010    186              9427   9780  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_9_25_2/carryin              LogicCell40_SEQ_MODE_1010      0              9427   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_9_25_2/carryout             LogicCell40_SEQ_MODE_1010    186              9613   9780  RISE       1
I__6310/I                                                                           InMux                          0              9613   9780  RISE       1
I__6310/O                                                                           InMux                        382              9996   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_9_25_3/in3            LogicCell40_SEQ_MODE_0000      0              9996   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_9_25_3/lcout          LogicCell40_SEQ_MODE_0000    465             10461   9780  RISE       1
I__7171/I                                                                           LocalMux                       0             10461   9780  RISE       1
I__7171/O                                                                           LocalMux                     486             10947   9780  RISE       1
I__7172/I                                                                           InMux                          0             10947   9780  RISE       1
I__7172/O                                                                           InMux                        382             11329   9780  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_10_26_7/in3                 LogicCell40_SEQ_MODE_1010      0             11329   9780  RISE       1

Capture Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14720/I                                                           GlobalMux                               0                 0  RISE       1
I__14720/O                                                           GlobalMux                             227               227  RISE       1
I__14758/I                                                           ClkMux                                  0               227  RISE       1
I__14758/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_10_26_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_9_15_0/lcout
Path End         : up_cnt_20_LC_9_17_4/in3
Capture Clock    : up_cnt_20_LC_9_17_4/clk
Setup Constraint : 1000000p
Path slack       : 993053p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              13669
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                   Odrv12                         0              1420  RISE       1
I__1739/O                                   Odrv12                       724              2143  RISE       1
I__1740/I                                   Span12Mux_v                    0              2143  RISE       1
I__1740/O                                   Span12Mux_v                  724              2867  RISE       1
I__1741/I                                   Span12Mux_v                    0              2867  RISE       1
I__1741/O                                   Span12Mux_v                  724              3590  RISE       1
I__1742/I                                   Span12Mux_h                    0              3590  RISE       1
I__1742/O                                   Span12Mux_h                  724              4314  RISE       1
I__1743/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                   LocalMux                       0              4665  RISE       1
I__1744/O                                   LocalMux                     486              5151  RISE       1
I__1745/I                                   IoInMux                        0              5151  RISE       1
I__1745/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__12292/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                  GlobalMux                      0              6443  RISE       1
I__12293/O                                  GlobalMux                    227              6671  RISE       1
I__12298/I                                  ClkMux                         0              6671  RISE       1
I__12298/O                                  ClkMux                       455              7126  RISE       1
up_cnt_0_LC_9_15_0/clk                      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_9_15_0/lcout         LogicCell40_SEQ_MODE_1010    796              7922  993054  RISE       1
I__5708/I                        LocalMux                       0              7922  993054  RISE       1
I__5708/O                        LocalMux                     486              8407  993054  RISE       1
I__5709/I                        InMux                          0              8407  993054  RISE       1
I__5709/O                        InMux                        382              8790  993054  RISE       1
up_cnt_0_LC_9_15_0/in1           LogicCell40_SEQ_MODE_1010      0              8790  993054  RISE       1
up_cnt_0_LC_9_15_0/carryout      LogicCell40_SEQ_MODE_1010    382              9172  993054  RISE       2
up_cnt_1_LC_9_15_1/carryin       LogicCell40_SEQ_MODE_1010      0              9172  993054  RISE       1
up_cnt_1_LC_9_15_1/carryout      LogicCell40_SEQ_MODE_1010    186              9358  993054  RISE       2
up_cnt_2_LC_9_15_2/carryin       LogicCell40_SEQ_MODE_1010      0              9358  993054  RISE       1
up_cnt_2_LC_9_15_2/carryout      LogicCell40_SEQ_MODE_1010    186              9544  993054  RISE       2
up_cnt_3_LC_9_15_3/carryin       LogicCell40_SEQ_MODE_1010      0              9544  993054  RISE       1
up_cnt_3_LC_9_15_3/carryout      LogicCell40_SEQ_MODE_1010    186              9731  993054  RISE       2
up_cnt_4_LC_9_15_4/carryin       LogicCell40_SEQ_MODE_1010      0              9731  993054  RISE       1
up_cnt_4_LC_9_15_4/carryout      LogicCell40_SEQ_MODE_1010    186              9917  993054  RISE       2
up_cnt_5_LC_9_15_5/carryin       LogicCell40_SEQ_MODE_1010      0              9917  993054  RISE       1
up_cnt_5_LC_9_15_5/carryout      LogicCell40_SEQ_MODE_1010    186             10103  993054  RISE       2
up_cnt_6_LC_9_15_6/carryin       LogicCell40_SEQ_MODE_1010      0             10103  993054  RISE       1
up_cnt_6_LC_9_15_6/carryout      LogicCell40_SEQ_MODE_1010    186             10289  993054  RISE       2
up_cnt_7_LC_9_15_7/carryin       LogicCell40_SEQ_MODE_1010      0             10289  993054  RISE       1
up_cnt_7_LC_9_15_7/carryout      LogicCell40_SEQ_MODE_1010    186             10475  993054  RISE       1
IN_MUX_bfv_9_16_0_/carryinitin   ICE_CARRY_IN_MUX               0             10475  993054  RISE       1
IN_MUX_bfv_9_16_0_/carryinitout  ICE_CARRY_IN_MUX             289             10764  993054  RISE       2
up_cnt_8_LC_9_16_0/carryin       LogicCell40_SEQ_MODE_1010      0             10764  993054  RISE       1
up_cnt_8_LC_9_16_0/carryout      LogicCell40_SEQ_MODE_1010    186             10950  993054  RISE       2
up_cnt_9_LC_9_16_1/carryin       LogicCell40_SEQ_MODE_1010      0             10950  993054  RISE       1
up_cnt_9_LC_9_16_1/carryout      LogicCell40_SEQ_MODE_1010    186             11136  993054  RISE       2
up_cnt_10_LC_9_16_2/carryin      LogicCell40_SEQ_MODE_1010      0             11136  993054  RISE       1
up_cnt_10_LC_9_16_2/carryout     LogicCell40_SEQ_MODE_1010    186             11322  993054  RISE       2
up_cnt_11_LC_9_16_3/carryin      LogicCell40_SEQ_MODE_1010      0             11322  993054  RISE       1
up_cnt_11_LC_9_16_3/carryout     LogicCell40_SEQ_MODE_1010    186             11508  993054  RISE       2
up_cnt_12_LC_9_16_4/carryin      LogicCell40_SEQ_MODE_1010      0             11508  993054  RISE       1
up_cnt_12_LC_9_16_4/carryout     LogicCell40_SEQ_MODE_1010    186             11695  993054  RISE       2
up_cnt_13_LC_9_16_5/carryin      LogicCell40_SEQ_MODE_1010      0             11695  993054  RISE       1
up_cnt_13_LC_9_16_5/carryout     LogicCell40_SEQ_MODE_1010    186             11881  993054  RISE       2
up_cnt_14_LC_9_16_6/carryin      LogicCell40_SEQ_MODE_1010      0             11881  993054  RISE       1
up_cnt_14_LC_9_16_6/carryout     LogicCell40_SEQ_MODE_1010    186             12067  993054  RISE       2
up_cnt_15_LC_9_16_7/carryin      LogicCell40_SEQ_MODE_1010      0             12067  993054  RISE       1
up_cnt_15_LC_9_16_7/carryout     LogicCell40_SEQ_MODE_1010    186             12253  993054  RISE       1
IN_MUX_bfv_9_17_0_/carryinitin   ICE_CARRY_IN_MUX               0             12253  993054  RISE       1
IN_MUX_bfv_9_17_0_/carryinitout  ICE_CARRY_IN_MUX             289             12542  993054  RISE       2
up_cnt_16_LC_9_17_0/carryin      LogicCell40_SEQ_MODE_1010      0             12542  993054  RISE       1
up_cnt_16_LC_9_17_0/carryout     LogicCell40_SEQ_MODE_1010    186             12728  993054  RISE       2
up_cnt_17_LC_9_17_1/carryin      LogicCell40_SEQ_MODE_1010      0             12728  993054  RISE       1
up_cnt_17_LC_9_17_1/carryout     LogicCell40_SEQ_MODE_1010    186             12914  993054  RISE       2
up_cnt_18_LC_9_17_2/carryin      LogicCell40_SEQ_MODE_1010      0             12914  993054  RISE       1
up_cnt_18_LC_9_17_2/carryout     LogicCell40_SEQ_MODE_1010    186             13100  993054  RISE       2
up_cnt_19_LC_9_17_3/carryin      LogicCell40_SEQ_MODE_1010      0             13100  993054  RISE       1
up_cnt_19_LC_9_17_3/carryout     LogicCell40_SEQ_MODE_1010    186             13286  993054  RISE       1
I__5771/I                        InMux                          0             13286  993054  RISE       1
I__5771/O                        InMux                        382             13669  993054  RISE       1
up_cnt_20_LC_9_17_4/in3          LogicCell40_SEQ_MODE_1010      0             13669  993054  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                   Odrv12                         0              1420  RISE       1
I__1739/O                                   Odrv12                       724              2143  RISE       1
I__1740/I                                   Span12Mux_v                    0              2143  RISE       1
I__1740/O                                   Span12Mux_v                  724              2867  RISE       1
I__1741/I                                   Span12Mux_v                    0              2867  RISE       1
I__1741/O                                   Span12Mux_v                  724              3590  RISE       1
I__1742/I                                   Span12Mux_h                    0              3590  RISE       1
I__1742/O                                   Span12Mux_h                  724              4314  RISE       1
I__1743/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                   LocalMux                       0              4665  RISE       1
I__1744/O                                   LocalMux                     486              5151  RISE       1
I__1745/I                                   IoInMux                        0              5151  RISE       1
I__1745/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__12292/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                  GlobalMux                      0              6443  RISE       1
I__12293/O                                  GlobalMux                    227              6671  RISE       1
I__12300/I                                  ClkMux                         0              6671  RISE       1
I__12300/O                                  ClkMux                       455              7126  RISE       1
up_cnt_20_LC_9_17_4/clk                     LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_3_LC_12_21_2/lcout
Path End         : u_app.data_q_0_LC_11_22_7/ce
Capture Clock    : u_app.data_q_0_LC_11_22_7/clk
Setup Constraint : 500000p
Path slack       : 487482p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  13555
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             513555

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 13555
+ Clock To Q                                796
+ Data Path Delay                         11722
---------------------------------------   ----- 
End-of-path arrival time (ps)             26073
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                       Odrv12                         0              1420  RISE       1
I__1739/O                                       Odrv12                       724              2143  RISE       1
I__1740/I                                       Span12Mux_v                    0              2143  RISE       1
I__1740/O                                       Span12Mux_v                  724              2867  RISE       1
I__1741/I                                       Span12Mux_v                    0              2867  RISE       1
I__1741/O                                       Span12Mux_v                  724              3590  RISE       1
I__1742/I                                       Span12Mux_h                    0              3590  RISE       1
I__1742/O                                       Span12Mux_h                  724              4314  RISE       1
I__1743/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                       LocalMux                       0              4665  RISE       1
I__1744/O                                       LocalMux                     486              5151  RISE       1
I__1745/I                                       IoInMux                        0              5151  RISE       1
I__1745/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__12292/I                                      gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                      gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                      GlobalMux                      0              6443  RISE       1
I__12293/O                                      GlobalMux                    227              6671  RISE       1
I__12301/I                                      ClkMux                         0              6671  RISE       1
I__12301/O                                      ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_9_18_1/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_9_18_1/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__6821/I                                       Odrv12                         0              7922  RISE       1
I__6821/O                                       Odrv12                       724              8645  RISE       1
I__6826/I                                       Span12Mux_v                    0              8645  RISE       1
I__6826/O                                       Span12Mux_v                  724              9369  RISE       1
I__6828/I                                       Span12Mux_h                    0              9369  RISE       1
I__6828/O                                       Span12Mux_h                  724             10092  RISE       1
I__6830/I                                       Sp12to4                        0             10092  RISE       1
I__6830/O                                       Sp12to4                      631             10723  RISE       1
I__6831/I                                       Span4Mux_s2_v                  0             10723  RISE       1
I__6831/O                                       Span4Mux_s2_v                372             11095  RISE       1
I__6832/I                                       LocalMux                       0             11095  RISE       1
I__6832/O                                       LocalMux                     486             11581  RISE       1
I__6833/I                                       IoInMux                        0             11581  RISE       1
I__6833/O                                       IoInMux                      382             11963  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11963  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12873  RISE     162
I__13438/I                                      gio2CtrlBuf                    0             12873  RISE       1
I__13438/O                                      gio2CtrlBuf                    0             12873  RISE       1
I__13439/I                                      GlobalMux                      0             12873  RISE       1
I__13439/O                                      GlobalMux                    227             13100  RISE       1
I__13463/I                                      ClkMux                         0             13100  RISE       1
I__13463/O                                      ClkMux                       455             13555  RISE       1
u_app.data_q_3_LC_12_21_2/clk                   LogicCell40_SEQ_MODE_1010      0             13555  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_3_LC_12_21_2/lcout               LogicCell40_SEQ_MODE_1010    796             14351  487482  RISE      20
I__11475/I                                    LocalMux                       0             14351  487482  RISE       1
I__11475/O                                    LocalMux                     486             14837  487482  RISE       1
I__11480/I                                    InMux                          0             14837  487482  RISE       1
I__11480/O                                    InMux                        382             15219  487482  RISE       1
u_app.data_q_RNIFMPU_2_LC_12_21_0/in1         LogicCell40_SEQ_MODE_0000      0             15219  487482  RISE       1
u_app.data_q_RNIFMPU_2_LC_12_21_0/lcout       LogicCell40_SEQ_MODE_0000    589             15809  487482  RISE       1
I__8485/I                                     LocalMux                       0             15809  487482  RISE       1
I__8485/O                                     LocalMux                     486             16294  487482  RISE       1
I__8486/I                                     InMux                          0             16294  487482  RISE       1
I__8486/O                                     InMux                        382             16677  487482  RISE       1
u_app.data_q_RNI427R3_1_LC_12_20_7/in1        LogicCell40_SEQ_MODE_0000      0             16677  487482  RISE       1
u_app.data_q_RNI427R3_1_LC_12_20_7/lcout      LogicCell40_SEQ_MODE_0000    589             17266  487482  RISE       4
I__8487/I                                     LocalMux                       0             17266  487482  RISE       1
I__8487/O                                     LocalMux                     486             17752  487482  RISE       1
I__8491/I                                     InMux                          0             17752  487482  RISE       1
I__8491/O                                     InMux                        382             18134  487482  RISE       1
u_app.data_valid_q_RNIAUD34_LC_11_20_7/in1    LogicCell40_SEQ_MODE_0000      0             18134  487482  RISE       1
u_app.data_valid_q_RNIAUD34_LC_11_20_7/lcout  LogicCell40_SEQ_MODE_0000    589             18724  487482  RISE       3
I__7817/I                                     LocalMux                       0             18724  487482  RISE       1
I__7817/O                                     LocalMux                     486             19209  487482  RISE       1
I__7819/I                                     InMux                          0             19209  487482  RISE       1
I__7819/O                                     InMux                        382             19592  487482  RISE       1
u_app.state_q_RNI7UOG4_1_LC_10_21_4/in3       LogicCell40_SEQ_MODE_0000      0             19592  487482  RISE       1
u_app.state_q_RNI7UOG4_1_LC_10_21_4/lcout     LogicCell40_SEQ_MODE_0000    465             20057  487482  RISE       6
I__8383/I                                     Odrv4                          0             20057  487482  RISE       1
I__8383/O                                     Odrv4                        517             20574  487482  RISE       1
I__8387/I                                     Span4Mux_h                     0             20574  487482  RISE       1
I__8387/O                                     Span4Mux_h                   444             21018  487482  RISE       1
I__8393/I                                     LocalMux                       0             21018  487482  RISE       1
I__8393/O                                     LocalMux                     486             21504  487482  RISE       1
I__8394/I                                     InMux                          0             21504  487482  RISE       1
I__8394/O                                     InMux                        382             21887  487482  RISE       1
u_app.data_valid_q_RNIGAOJJ_LC_12_19_4/in3    LogicCell40_SEQ_MODE_0000      0             21887  487482  RISE       1
u_app.data_valid_q_RNIGAOJJ_LC_12_19_4/ltout  LogicCell40_SEQ_MODE_0000    403             22290  487482  FALL       1
I__8382/I                                     CascadeMux                     0             22290  487482  FALL       1
I__8382/O                                     CascadeMux                     0             22290  487482  FALL       1
u_app.data_valid_q_RNIE2KJL_LC_12_19_5/in2    LogicCell40_SEQ_MODE_0000      0             22290  487482  FALL       1
u_app.data_valid_q_RNIE2KJL_LC_12_19_5/lcout  LogicCell40_SEQ_MODE_0000    558             22848  487482  RISE       9
I__9385/I                                     Odrv4                          0             22848  487482  RISE       1
I__9385/O                                     Odrv4                        517             23365  487482  RISE       1
I__9391/I                                     Span4Mux_h                     0             23365  487482  RISE       1
I__9391/O                                     Span4Mux_h                   444             23809  487482  RISE       1
I__9396/I                                     Span4Mux_h                     0             23809  487482  RISE       1
I__9396/O                                     Span4Mux_h                   444             24254  487482  RISE       1
I__9400/I                                     Span4Mux_h                     0             24254  487482  RISE       1
I__9400/O                                     Span4Mux_h                   444             24698  487482  RISE       1
I__9404/I                                     LocalMux                       0             24698  487482  RISE       1
I__9404/O                                     LocalMux                     486             25184  487482  RISE       1
I__9405/I                                     CEMux                          0             25184  487482  RISE       1
I__9405/O                                     CEMux                        889             26073  487482  RISE       1
u_app.data_q_0_LC_11_22_7/ce                  LogicCell40_SEQ_MODE_1010      0             26073  487482  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1739/I                                       Odrv12                         0              1420  RISE       1
I__1739/O                                       Odrv12                       724              2143  RISE       1
I__1740/I                                       Span12Mux_v                    0              2143  RISE       1
I__1740/O                                       Span12Mux_v                  724              2867  RISE       1
I__1741/I                                       Span12Mux_v                    0              2867  RISE       1
I__1741/O                                       Span12Mux_v                  724              3590  RISE       1
I__1742/I                                       Span12Mux_h                    0              3590  RISE       1
I__1742/O                                       Span12Mux_h                  724              4314  RISE       1
I__1743/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1743/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1744/I                                       LocalMux                       0              4665  RISE       1
I__1744/O                                       LocalMux                     486              5151  RISE       1
I__1745/I                                       IoInMux                        0              5151  RISE       1
I__1745/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__12292/I                                      gio2CtrlBuf                    0              6443  RISE       1
I__12292/O                                      gio2CtrlBuf                    0              6443  RISE       1
I__12293/I                                      GlobalMux                      0              6443  RISE       1
I__12293/O                                      GlobalMux                    227              6671  RISE       1
I__12301/I                                      ClkMux                         0              6671  RISE       1
I__12301/O                                      ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_9_18_1/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_9_18_1/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__6821/I                                       Odrv12                         0              7922  RISE       1
I__6821/O                                       Odrv12                       724              8645  RISE       1
I__6826/I                                       Span12Mux_v                    0              8645  RISE       1
I__6826/O                                       Span12Mux_v                  724              9369  RISE       1
I__6828/I                                       Span12Mux_h                    0              9369  RISE       1
I__6828/O                                       Span12Mux_h                  724             10092  RISE       1
I__6830/I                                       Sp12to4                        0             10092  RISE       1
I__6830/O                                       Sp12to4                      631             10723  RISE       1
I__6831/I                                       Span4Mux_s2_v                  0             10723  RISE       1
I__6831/O                                       Span4Mux_s2_v                372             11095  RISE       1
I__6832/I                                       LocalMux                       0             11095  RISE       1
I__6832/O                                       LocalMux                     486             11581  RISE       1
I__6833/I                                       IoInMux                        0             11581  RISE       1
I__6833/O                                       IoInMux                      382             11963  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11963  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12873  RISE     162
I__13438/I                                      gio2CtrlBuf                    0             12873  RISE       1
I__13438/O                                      gio2CtrlBuf                    0             12873  RISE       1
I__13439/I                                      GlobalMux                      0             12873  RISE       1
I__13439/O                                      GlobalMux                    227             13100  RISE       1
I__13470/I                                      ClkMux                         0             13100  RISE       1
I__13470/O                                      ClkMux                       455             13555  RISE       1
u_app.data_q_0_LC_11_22_7/clk                   LogicCell40_SEQ_MODE_1010      0             13555  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4026


Data Path Delay                4016
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4026

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                       demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__5588/I                                      Odrv4                      0      1670               RISE  1       
I__5588/O                                      Odrv4                      517    2186               RISE  1       
I__5589/I                                      Span4Mux_v                 0      2186               RISE  1       
I__5589/O                                      Span4Mux_v                 517    2703               RISE  1       
I__5590/I                                      Span4Mux_h                 0      2703               RISE  1       
I__5590/O                                      Span4Mux_h                 444    3148               RISE  1       
I__5591/I                                      LocalMux                   0      3148               RISE  1       
I__5591/O                                      LocalMux                   486    3634               RISE  1       
I__5592/I                                      InMux                      0      3634               RISE  1       
I__5592/O                                      InMux                      382    4016               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_28_6/in0  LogicCell40_SEQ_MODE_1010  0      4016               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14720/I                                     GlobalMux                           0      0                  RISE  1       
I__14720/O                                     GlobalMux                           227    227                RISE  1       
I__14788/I                                     ClkMux                              0      227                RISE  1       
I__14788/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_28_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3737


Data Path Delay                4016
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3737

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__5565/I                                      Odrv4                      0      1670               RISE  1       
I__5565/O                                      Odrv4                      517    2186               RISE  1       
I__5566/I                                      Span4Mux_v                 0      2186               RISE  1       
I__5566/O                                      Span4Mux_v                 517    2703               RISE  1       
I__5567/I                                      Span4Mux_h                 0      2703               RISE  1       
I__5567/O                                      Span4Mux_h                 444    3148               RISE  1       
I__5568/I                                      LocalMux                   0      3148               RISE  1       
I__5568/O                                      LocalMux                   486    3634               RISE  1       
I__5569/I                                      InMux                      0      3634               RISE  1       
I__5569/O                                      InMux                      382    4016               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_28_7/in3  LogicCell40_SEQ_MODE_1010  0      4016               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14720/I                                     GlobalMux                           0      0                  RISE  1       
I__14720/O                                     GlobalMux                           227    227                RISE  1       
I__14788/I                                     ClkMux                              0      227                RISE  1       
I__14788/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_28_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 19475


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             11553
---------------------------- ------
Clock To Out Delay            19475

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1739/I                                   Odrv12                     0      1420               RISE  1       
I__1739/O                                   Odrv12                     724    2143               RISE  1       
I__1740/I                                   Span12Mux_v                0      2143               RISE  1       
I__1740/O                                   Span12Mux_v                724    2867               RISE  1       
I__1741/I                                   Span12Mux_v                0      2867               RISE  1       
I__1741/O                                   Span12Mux_v                724    3590               RISE  1       
I__1742/I                                   Span12Mux_h                0      3590               RISE  1       
I__1742/O                                   Span12Mux_h                724    4314               RISE  1       
I__1743/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1743/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1744/I                                   LocalMux                   0      4665               RISE  1       
I__1744/O                                   LocalMux                   486    5151               RISE  1       
I__1745/I                                   IoInMux                    0      5151               RISE  1       
I__1745/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__12292/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__12292/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__12293/I                                  GlobalMux                  0      6443               RISE  1       
I__12293/O                                  GlobalMux                  227    6671               RISE  1       
I__12300/I                                  ClkMux                     0      6671               RISE  1       
I__12300/O                                  ClkMux                     455    7126               RISE  1       
up_cnt_20_LC_9_17_4/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_9_17_4/lcout      LogicCell40_SEQ_MODE_1010  796    7922               RISE  3       
I__6564/I                      Odrv4                      0      7922               RISE  1       
I__6564/O                      Odrv4                      517    8438               RISE  1       
I__6567/I                      LocalMux                   0      8438               RISE  1       
I__6567/O                      LocalMux                   486    8924               RISE  1       
I__6568/I                      InMux                      0      8924               RISE  1       
I__6568/O                      InMux                      382    9307               RISE  1       
led_obuf_RNO_LC_10_15_4/in3    LogicCell40_SEQ_MODE_0000  0      9307               RISE  1       
led_obuf_RNO_LC_10_15_4/lcout  LogicCell40_SEQ_MODE_0000  424    9731               FALL  1       
I__6555/I                      Odrv12                     0      9731               FALL  1       
I__6555/O                      Odrv12                     796    10526              FALL  1       
I__6556/I                      Span12Mux_v                0      10526              FALL  1       
I__6556/O                      Span12Mux_v                796    11322              FALL  1       
I__6557/I                      Span12Mux_s9_h             0      11322              FALL  1       
I__6557/O                      Span12Mux_s9_h             641    11963              FALL  1       
I__6558/I                      Sp12to4                    0      11963              FALL  1       
I__6558/O                      Sp12to4                    662    12625              FALL  1       
I__6559/I                      Span4Mux_s1_v              0      12625              FALL  1       
I__6559/O                      Span4Mux_s1_v              289    12914              FALL  1       
I__6560/I                      LocalMux                   0      12914              FALL  1       
I__6560/O                      LocalMux                   455    13369              FALL  1       
I__6561/I                      IoInMux                    0      13369              FALL  1       
I__6561/O                      IoInMux                    320    13690              FALL  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13690              FALL  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   16987              FALL  1       
led_obuf_iopad/DIN             IO_PAD                     0      16987              FALL  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   19475              FALL  1       
led                            demo                       0      19475              FALL  1       

6.2.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12525


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11047
---------------------------- ------
Clock To Out Delay            12525

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14720/I                                     GlobalMux                           0      0                  RISE  1       
I__14720/O                                     GlobalMux                           227    227                RISE  1       
I__14823/I                                     ClkMux                              0      227                RISE  1       
I__14823/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_1_28_5/lcout            LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__2433/I                                                  Odrv4                      0      1478               RISE  1       
I__2433/O                                                  Odrv4                      517    1995               RISE  1       
I__2435/I                                                  Span4Mux_v                 0      1995               RISE  1       
I__2435/O                                                  Span4Mux_v                 517    2512               RISE  1       
I__2436/I                                                  LocalMux                   0      2512               RISE  1       
I__2436/O                                                  LocalMux                   486    2998               RISE  1       
I__2438/I                                                  InMux                      0      2998               RISE  1       
I__2438/O                                                  InMux                      382    3380               RISE  1       
I__2440/I                                                  CascadeMux                 0      3380               RISE  1       
I__2440/O                                                  CascadeMux                 0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_3_25_1/in2    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_3_25_1/lcout  LogicCell40_SEQ_MODE_0000  517    3897               FALL  1       
I__2426/I                                                  Odrv4                      0      3897               FALL  1       
I__2426/O                                                  Odrv4                      548    4445               FALL  1       
I__2427/I                                                  Span4Mux_v                 0      4445               FALL  1       
I__2427/O                                                  Span4Mux_v                 548    4993               FALL  1       
I__2428/I                                                  Span4Mux_s3_v              0      4993               FALL  1       
I__2428/O                                                  Span4Mux_s3_v              496    5489               FALL  1       
I__2429/I                                                  IoSpan4Mux                 0      5489               FALL  1       
I__2429/O                                                  IoSpan4Mux                 475    5964               FALL  1       
I__2430/I                                                  LocalMux                   0      5964               FALL  1       
I__2430/O                                                  LocalMux                   455    6419               FALL  1       
I__2431/I                                                  IoInMux                    0      6419               FALL  1       
I__2431/O                                                  IoInMux                    320    6740               FALL  1       
u_usb_n_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      6740               FALL  1       
u_usb_n_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     3297   10037              FALL  1       
u_usb_n_iopad/DIN                                          IO_PAD                     0      10037              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                               IO_PAD                     2488   12525              FALL  1       
usb_n:out                                                  demo                       0      12525              FALL  1       

6.2.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 13621


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             12143
---------------------------- ------
Clock To Out Delay            13621

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14720/I                                     GlobalMux                           0      0                  RISE  1       
I__14720/O                                     GlobalMux                           227    227                RISE  1       
I__14823/I                                     ClkMux                              0      227                RISE  1       
I__14823/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_1_28_5/lcout          LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__2433/I                                                Odrv4                      0      1478               RISE  1       
I__2433/O                                                Odrv4                      517    1995               RISE  1       
I__2435/I                                                Span4Mux_v                 0      1995               RISE  1       
I__2435/O                                                Span4Mux_v                 517    2512               RISE  1       
I__2437/I                                                Span4Mux_v                 0      2512               RISE  1       
I__2437/O                                                Span4Mux_v                 517    3029               RISE  1       
I__2439/I                                                LocalMux                   0      3029               RISE  1       
I__2439/O                                                LocalMux                   486    3515               RISE  1       
I__2441/I                                                InMux                      0      3515               RISE  1       
I__2441/O                                                InMux                      382    3897               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_3_21_0/in1    LogicCell40_SEQ_MODE_0000  0      3897               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_3_21_0/lcout  LogicCell40_SEQ_MODE_0000  558    4455               FALL  1       
I__2305/I                                                Odrv4                      0      4455               FALL  1       
I__2305/O                                                Odrv4                      548    5003               FALL  1       
I__2306/I                                                Span4Mux_v                 0      5003               FALL  1       
I__2306/O                                                Span4Mux_v                 548    5551               FALL  1       
I__2307/I                                                Span4Mux_v                 0      5551               FALL  1       
I__2307/O                                                Span4Mux_v                 548    6099               FALL  1       
I__2308/I                                                Span4Mux_h                 0      6099               FALL  1       
I__2308/O                                                Span4Mux_h                 465    6564               FALL  1       
I__2309/I                                                Span4Mux_s3_v              0      6564               FALL  1       
I__2309/O                                                Span4Mux_s3_v              496    7060               FALL  1       
I__2310/I                                                LocalMux                   0      7060               FALL  1       
I__2310/O                                                LocalMux                   455    7515               FALL  1       
I__2311/I                                                IoInMux                    0      7515               FALL  1       
I__2311/O                                                IoInMux                    320    7835               FALL  1       
u_usb_p_preio/DOUT0                                      PRE_IO_PIN_TYPE_101001     0      7835               FALL  1       
u_usb_p_preio/PADOUT                                     PRE_IO_PIN_TYPE_101001     3297   11133              FALL  1       
u_usb_p_iopad/DIN                                        IO_PAD                     0      11133              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                             IO_PAD                     2488   13621              FALL  1       
usb_p:out                                                demo                       0      13621              FALL  1       

6.2.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 17718


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9796
---------------------------- ------
Clock To Out Delay            17718

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1739/I                                   Odrv12                     0      1420               RISE  1       
I__1739/O                                   Odrv12                     724    2143               RISE  1       
I__1740/I                                   Span12Mux_v                0      2143               RISE  1       
I__1740/O                                   Span12Mux_v                724    2867               RISE  1       
I__1741/I                                   Span12Mux_v                0      2867               RISE  1       
I__1741/O                                   Span12Mux_v                724    3590               RISE  1       
I__1742/I                                   Span12Mux_h                0      3590               RISE  1       
I__1742/O                                   Span12Mux_h                724    4314               RISE  1       
I__1743/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1743/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1744/I                                   LocalMux                   0      4665               RISE  1       
I__1744/O                                   LocalMux                   486    5151               RISE  1       
I__1745/I                                   IoInMux                    0      5151               RISE  1       
I__1745/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__12292/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__12292/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__12293/I                                  GlobalMux                  0      6443               RISE  1       
I__12293/O                                  GlobalMux                  227    6671               RISE  1       
I__12296/I                                  ClkMux                     0      6671               RISE  1       
I__12296/O                                  ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_11_15_3/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_11_15_3/lcout         LogicCell40_SEQ_MODE_1010  796    7922               FALL  2       
I__7466/I                         Odrv12                     0      7922               FALL  1       
I__7466/O                         Odrv12                     796    8718               FALL  1       
I__7468/I                         Sp12to4                    0      8718               FALL  1       
I__7468/O                         Sp12to4                    662    9379               FALL  1       
I__7469/I                         Span4Mux_h                 0      9379               FALL  1       
I__7469/O                         Span4Mux_h                 465    9844               FALL  1       
I__7470/I                         Span4Mux_v                 0      9844               FALL  1       
I__7470/O                         Span4Mux_v                 548    10392              FALL  1       
I__7471/I                         Span4Mux_s1_v              0      10392              FALL  1       
I__7471/O                         Span4Mux_s1_v              289    10682              FALL  1       
I__7472/I                         IoSpan4Mux                 0      10682              FALL  1       
I__7472/O                         IoSpan4Mux                 475    11157              FALL  1       
I__7473/I                         LocalMux                   0      11157              FALL  1       
I__7473/O                         LocalMux                   455    11612              FALL  1       
I__7474/I                         IoInMux                    0      11612              FALL  1       
I__7474/O                         IoInMux                    320    11932              FALL  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11932              FALL  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   15230              FALL  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      15230              FALL  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   17718              FALL  1       
usb_pu                            demo                       0      17718              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2796


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3478
---------------------------- ------
Hold Time                     -2796

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                       demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__5588/I                                      Odrv4                      0      1142               FALL  1       
I__5588/O                                      Odrv4                      548    1690               FALL  1       
I__5589/I                                      Span4Mux_v                 0      1690               FALL  1       
I__5589/O                                      Span4Mux_v                 548    2238               FALL  1       
I__5590/I                                      Span4Mux_h                 0      2238               FALL  1       
I__5590/O                                      Span4Mux_h                 465    2703               FALL  1       
I__5591/I                                      LocalMux                   0      2703               FALL  1       
I__5591/O                                      LocalMux                   455    3158               FALL  1       
I__5592/I                                      InMux                      0      3158               FALL  1       
I__5592/O                                      InMux                      320    3478               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_28_6/in0  LogicCell40_SEQ_MODE_1010  0      3478               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14720/I                                     GlobalMux                           0      0                  RISE  1       
I__14720/O                                     GlobalMux                           227    227                RISE  1       
I__14788/I                                     ClkMux                              0      227                RISE  1       
I__14788/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_28_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2796


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3478
---------------------------- ------
Hold Time                     -2796

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__5565/I                                      Odrv4                      0      1142               FALL  1       
I__5565/O                                      Odrv4                      548    1690               FALL  1       
I__5566/I                                      Span4Mux_v                 0      1690               FALL  1       
I__5566/O                                      Span4Mux_v                 548    2238               FALL  1       
I__5567/I                                      Span4Mux_h                 0      2238               FALL  1       
I__5567/O                                      Span4Mux_h                 465    2703               FALL  1       
I__5568/I                                      LocalMux                   0      2703               FALL  1       
I__5568/O                                      LocalMux                   455    3158               FALL  1       
I__5569/I                                      InMux                      0      3158               FALL  1       
I__5569/O                                      InMux                      320    3478               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_28_7/in3  LogicCell40_SEQ_MODE_1010  0      3478               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14720/I                                     GlobalMux                           0      0                  RISE  1       
I__14720/O                                     GlobalMux                           227    227                RISE  1       
I__14788/I                                     ClkMux                              0      227                RISE  1       
I__14788/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_28_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 18805


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10883
---------------------------- ------
Clock To Out Delay            18805

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1739/I                                   Odrv12                     0      1420               RISE  1       
I__1739/O                                   Odrv12                     724    2143               RISE  1       
I__1740/I                                   Span12Mux_v                0      2143               RISE  1       
I__1740/O                                   Span12Mux_v                724    2867               RISE  1       
I__1741/I                                   Span12Mux_v                0      2867               RISE  1       
I__1741/O                                   Span12Mux_v                724    3590               RISE  1       
I__1742/I                                   Span12Mux_h                0      3590               RISE  1       
I__1742/O                                   Span12Mux_h                724    4314               RISE  1       
I__1743/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1743/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1744/I                                   LocalMux                   0      4665               RISE  1       
I__1744/O                                   LocalMux                   486    5151               RISE  1       
I__1745/I                                   IoInMux                    0      5151               RISE  1       
I__1745/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__12292/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__12292/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__12293/I                                  GlobalMux                  0      6443               RISE  1       
I__12293/O                                  GlobalMux                  227    6671               RISE  1       
I__12300/I                                  ClkMux                     0      6671               RISE  1       
I__12300/O                                  ClkMux                     455    7126               RISE  1       
up_cnt_20_LC_9_17_4/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_9_17_4/lcout      LogicCell40_SEQ_MODE_1010  796    7922               FALL  3       
I__6564/I                      Odrv4                      0      7922               FALL  1       
I__6564/O                      Odrv4                      548    8469               FALL  1       
I__6567/I                      LocalMux                   0      8469               FALL  1       
I__6567/O                      LocalMux                   455    8924               FALL  1       
I__6568/I                      InMux                      0      8924               FALL  1       
I__6568/O                      InMux                      320    9245               FALL  1       
led_obuf_RNO_LC_10_15_4/in3    LogicCell40_SEQ_MODE_0000  0      9245               FALL  1       
led_obuf_RNO_LC_10_15_4/lcout  LogicCell40_SEQ_MODE_0000  465    9710               RISE  1       
I__6555/I                      Odrv12                     0      9710               RISE  1       
I__6555/O                      Odrv12                     724    10433              RISE  1       
I__6556/I                      Span12Mux_v                0      10433              RISE  1       
I__6556/O                      Span12Mux_v                724    11157              RISE  1       
I__6557/I                      Span12Mux_s9_h             0      11157              RISE  1       
I__6557/O                      Span12Mux_s9_h             579    11736              RISE  1       
I__6558/I                      Sp12to4                    0      11736              RISE  1       
I__6558/O                      Sp12to4                    631    12366              RISE  1       
I__6559/I                      Span4Mux_s1_v              0      12366              RISE  1       
I__6559/O                      Span4Mux_s1_v              300    12666              RISE  1       
I__6560/I                      LocalMux                   0      12666              RISE  1       
I__6560/O                      LocalMux                   486    13152              RISE  1       
I__6561/I                      IoInMux                    0      13152              RISE  1       
I__6561/O                      IoInMux                    382    13535              RISE  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13535              RISE  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   16491              RISE  1       
led_obuf_iopad/DIN             IO_PAD                     0      16491              RISE  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   18805              RISE  1       
led                            demo                       0      18805              RISE  1       

6.5.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10194


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8716
---------------------------- ------
Clock To Out Delay            10194

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14720/I                                           GlobalMux                           0      0                  RISE  1       
I__14720/O                                           GlobalMux                           227    227                RISE  1       
I__14818/I                                           ClkMux                              0      227                RISE  1       
I__14818/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_2_28_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_2_28_5/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__2404/I                                                        Odrv4                      0      1478               FALL  1       
I__2404/O                                                        Odrv4                      548    2026               FALL  1       
I__2409/I                                                        LocalMux                   0      2026               FALL  1       
I__2409/O                                                        LocalMux                   455    2481               FALL  1       
I__2416/I                                                        InMux                      0      2481               FALL  1       
I__2416/O                                                        InMux                      320    2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_3_25_3/in1    LogicCell40_SEQ_MODE_0000  0      2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_3_25_3/lcout  LogicCell40_SEQ_MODE_0000  558    3359               FALL  6       
I__5571/I                                                        LocalMux                   0      3359               FALL  1       
I__5571/O                                                        LocalMux                   455    3814               FALL  1       
I__5574/I                                                        InMux                      0      3814               FALL  1       
I__5574/O                                                        InMux                      320    4135               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_3_25_6/in0    LogicCell40_SEQ_MODE_0000  0      4135               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_3_25_6/lcout  LogicCell40_SEQ_MODE_0000  569    4703               FALL  2       
I__2463/I                                                        Odrv4                      0      4703               FALL  1       
I__2463/O                                                        Odrv4                      548    5251               FALL  1       
I__2464/I                                                        Span4Mux_v                 0      5251               FALL  1       
I__2464/O                                                        Span4Mux_v                 548    5799               FALL  1       
I__2465/I                                                        Span4Mux_s3_v              0      5799               FALL  1       
I__2465/O                                                        Span4Mux_s3_v              496    6295               FALL  1       
I__2466/I                                                        IoSpan4Mux                 0      6295               FALL  1       
I__2466/O                                                        IoSpan4Mux                 475    6771               FALL  1       
I__2468/I                                                        IoSpan4Mux                 0      6771               FALL  1       
I__2468/O                                                        IoSpan4Mux                 475    7246               FALL  1       
I__2470/I                                                        LocalMux                   0      7246               FALL  1       
I__2470/O                                                        LocalMux                   455    7701               FALL  1       
I__2471/I                                                        IoInMux                    0      7701               FALL  1       
I__2471/O                                                        IoInMux                    320    8021               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      8021               FALL  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    8280               RISE  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      8280               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   10194              RISE  1       
usb_n:out                                                        demo                       0      10194              RISE  1       

6.5.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9718


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8240
---------------------------- ------
Clock To Out Delay             9718

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14720/I                                           GlobalMux                           0      0                  RISE  1       
I__14720/O                                           GlobalMux                           227    227                RISE  1       
I__14818/I                                           ClkMux                              0      227                RISE  1       
I__14818/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_2_28_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_2_28_5/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__2404/I                                                        Odrv4                      0      1478               FALL  1       
I__2404/O                                                        Odrv4                      548    2026               FALL  1       
I__2409/I                                                        LocalMux                   0      2026               FALL  1       
I__2409/O                                                        LocalMux                   455    2481               FALL  1       
I__2416/I                                                        InMux                      0      2481               FALL  1       
I__2416/O                                                        InMux                      320    2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_3_25_3/in1    LogicCell40_SEQ_MODE_0000  0      2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_3_25_3/lcout  LogicCell40_SEQ_MODE_0000  558    3359               FALL  6       
I__5571/I                                                        LocalMux                   0      3359               FALL  1       
I__5571/O                                                        LocalMux                   455    3814               FALL  1       
I__5574/I                                                        InMux                      0      3814               FALL  1       
I__5574/O                                                        InMux                      320    4135               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_3_25_6/in0    LogicCell40_SEQ_MODE_0000  0      4135               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_3_25_6/lcout  LogicCell40_SEQ_MODE_0000  569    4703               FALL  2       
I__2463/I                                                        Odrv4                      0      4703               FALL  1       
I__2463/O                                                        Odrv4                      548    5251               FALL  1       
I__2464/I                                                        Span4Mux_v                 0      5251               FALL  1       
I__2464/O                                                        Span4Mux_v                 548    5799               FALL  1       
I__2465/I                                                        Span4Mux_s3_v              0      5799               FALL  1       
I__2465/O                                                        Span4Mux_s3_v              496    6295               FALL  1       
I__2466/I                                                        IoSpan4Mux                 0      6295               FALL  1       
I__2466/O                                                        IoSpan4Mux                 475    6771               FALL  1       
I__2467/I                                                        LocalMux                   0      6771               FALL  1       
I__2467/O                                                        LocalMux                   455    7226               FALL  1       
I__2469/I                                                        IoInMux                    0      7226               FALL  1       
I__2469/O                                                        IoInMux                    320    7546               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      7546               FALL  1       
u_usb_p_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    7804               RISE  1       
u_usb_p_iopad/OE                                                 IO_PAD                     0      7804               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   9718               RISE  1       
usb_p:out                                                        demo                       0      9718               RISE  1       

6.5.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 17099


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9177
---------------------------- ------
Clock To Out Delay            17099

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1739/I                                   Odrv12                     0      1420               RISE  1       
I__1739/O                                   Odrv12                     724    2143               RISE  1       
I__1740/I                                   Span12Mux_v                0      2143               RISE  1       
I__1740/O                                   Span12Mux_v                724    2867               RISE  1       
I__1741/I                                   Span12Mux_v                0      2867               RISE  1       
I__1741/O                                   Span12Mux_v                724    3590               RISE  1       
I__1742/I                                   Span12Mux_h                0      3590               RISE  1       
I__1742/O                                   Span12Mux_h                724    4314               RISE  1       
I__1743/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1743/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1744/I                                   LocalMux                   0      4665               RISE  1       
I__1744/O                                   LocalMux                   486    5151               RISE  1       
I__1745/I                                   IoInMux                    0      5151               RISE  1       
I__1745/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__12292/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__12292/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__12293/I                                  GlobalMux                  0      6443               RISE  1       
I__12293/O                                  GlobalMux                  227    6671               RISE  1       
I__12296/I                                  ClkMux                     0      6671               RISE  1       
I__12296/O                                  ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_11_15_3/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_11_15_3/lcout         LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__7466/I                         Odrv12                     0      7922               RISE  1       
I__7466/O                         Odrv12                     724    8645               RISE  1       
I__7468/I                         Sp12to4                    0      8645               RISE  1       
I__7468/O                         Sp12to4                    631    9276               RISE  1       
I__7469/I                         Span4Mux_h                 0      9276               RISE  1       
I__7469/O                         Span4Mux_h                 444    9720               RISE  1       
I__7470/I                         Span4Mux_v                 0      9720               RISE  1       
I__7470/O                         Span4Mux_v                 517    10237              RISE  1       
I__7471/I                         Span4Mux_s1_v              0      10237              RISE  1       
I__7471/O                         Span4Mux_s1_v              300    10537              RISE  1       
I__7472/I                         IoSpan4Mux                 0      10537              RISE  1       
I__7472/O                         IoSpan4Mux                 424    10961              RISE  1       
I__7473/I                         LocalMux                   0      10961              RISE  1       
I__7473/O                         LocalMux                   486    11446              RISE  1       
I__7474/I                         IoInMux                    0      11446              RISE  1       
I__7474/O                         IoInMux                    382    11829              RISE  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11829              RISE  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   14785              RISE  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      14785              RISE  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   17099              RISE  1       
usb_pu                            demo                       0      17099              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

