# UCF file for the Papilio DUO board
# Generated by pin_converter, written by Kevin Lindsey
# https://github.com/thelonious/papilio_pins/tree/development/pin_converter

## Prohibit the automatic placement of pins that are connected to VCC or GND for configuration.
CONFIG PROHIBIT=P144;
CONFIG PROHIBIT=P69;
CONFIG PROHIBIT=P60;

NET clk_32M00       LOC="P94"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW | PERIOD=31.25ns; # CLK
NET ps2_data        LOC="P120" | IOSTANDARD=LVTTL | PULLUP ;             # A4
NET ps2_clk         LOC="P121" | IOSTANDARD=LVTTL | PULLUP ;             # A5
NET ERST            LOC="P102" | IOSTANDARD=LVTTL;                       # B5
NET hsync     	    LOC="P99"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C0
NET vsync     	    LOC="P97"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C1
NET blue(0)   	    LOC="P93"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C2
NET blue(1)   	    LOC="P83"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C5
NET blue(2)   	    LOC="P81"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C6
NET blue(3)   	    LOC="P79"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C7
NET green(0)  	    LOC="P75"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C8
NET green(1)  	    LOC="P67"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C9
NET green(2)  	    LOC="P62"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C10
NET green(3)  	    LOC="P59"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C11
NET red(3)          LOC="P57"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C12
NET red(2)          LOC="P55"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C13
NET red(1)          LOC="P50"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C14
NET red(0)          LOC="P47"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C15
NET audioL   	    LOC="P88"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C3
NET audioR  	    LOC="P85"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # C4
NET LED1            LOC="P56"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # D12
NET LED2            LOC="P51"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # D13
NET casOut  	    LOC="P48"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # D14
NET casIn    	    LOC="P39"  | IOSTANDARD=LVCMOS25                   ; # D15
NET SRAM_A(0)       LOC="P7"   | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR0
NET SRAM_A(1)       LOC="P8"   | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR1
NET SRAM_A(2)       LOC="P9"   | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR2
NET SRAM_A(3)       LOC="P10"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR3
NET SRAM_A(4)       LOC="P11"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR4
NET SRAM_A(5)       LOC="P5"   | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR5
NET SRAM_A(6)       LOC="P2"   | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR6
NET SRAM_A(7)       LOC="P1"   | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR7
NET SRAM_A(8)       LOC="P143" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR8
NET SRAM_A(9)       LOC="P142" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR9
NET SRAM_A(10)      LOC="P43"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR10
NET SRAM_A(11)      LOC="P41"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR11
NET SRAM_A(12)      LOC="P40"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR12
NET SRAM_A(13)      LOC="P35"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR13
NET SRAM_A(14)      LOC="P34"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR14
NET SRAM_A(15)      LOC="P27"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR15
NET SRAM_A(16)      LOC="P29"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR16
NET SRAM_A(17)      LOC="P33"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR17
NET SRAM_A(18)      LOC="P32"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR18
NET SRAM_A(19)      LOC="P44"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR19
NET SRAM_A(20)      LOC="P30"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_ADDR20
NET SRAM_D(0)       LOC="P14"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_DATA0
NET SRAM_D(1)       LOC="P15"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_DATA1
NET SRAM_D(2)       LOC="P16"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_DATA2
NET SRAM_D(3)       LOC="P17"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_DATA3
NET SRAM_D(4)       LOC="P21"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_DATA4
NET SRAM_D(5)       LOC="P22"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_DATA5
NET SRAM_D(6)       LOC="P23"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_DATA6
NET SRAM_D(7)       LOC="P24"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_DATA7
NET SRAM_nCS        LOC="P12"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_CE
NET SRAM_nWE        LOC="P6"   | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_WE
NET SRAM_nOE        LOC="P26"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # SRAM_OE

NET ARDUINO_RESET   LOC="P139" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # ARDUINO_RESET
NET SW1             LOC="P104" | IOSTANDARD=LVTTL;                       # SW1

NET FLASH_CS        LOC="P38"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # FLASH_CS
NET FLASH_CK        LOC="P70"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # FLASH_CK
NET FLASH_SI        LOC="P64"  | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # FLASH_SI
NET FLASH_SO        LOC="P65"  | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST | PULLUP; # FLASH_SO

NET SDMISO          LOC="P118" | IOSTANDARD=LVTTL;                       # A2
NET SDMOSI          LOC="P115" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # B0
NET SDCLK           LOC="P114" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # B1
NET SDSS            LOC="P112" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # B2

NET DIP<0>          LOC="P111" | IOSTANDARD=LVTTL;                       #
NET DIP<1>          LOC="P105" | IOSTANDARD=LVTTL;                       #

NET avr_RxD         LOC="P46"  | IOSTANDARD=LVTTL;                       # RX
NET avr_TxD         LOC="P141" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW; # TX

NET "clk_32M00"                   CLOCK_DEDICATED_ROUTE = FALSE;
PIN "inst_dcm4/CLKFX_BUFG_INST.O" CLOCK_DEDICATED_ROUTE = FALSE; 
PIN "inst_dcm5/CLKFX_BUFG_INST.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "inst_dcm6/CLKFX_BUFG_INST.O" CLOCK_DEDICATED_ROUTE = FALSE;
 
#NET test<0>         LOC="P39" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<1>         LOC="P48" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<2>         LOC="P51" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<3>         LOC="P56" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<4>         LOC="P58" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<5>         LOC="P61" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<6>         LOC="P66" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<7>         LOC="P74" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;

#NET test<8>         LOC="P78" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<9>         LOC="P80" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<10>        LOC="P82" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<11>        LOC="P84" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<12>        LOC="P87" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<13>        LOC="P92" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<14>        LOC="P95" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
#NET test<15>        LOC="P98" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;

NET test<0>         LOC="P78" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
NET test<1>         LOC="P80" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
NET test<2>         LOC="P82" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
NET test<3>         LOC="P84" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
NET test<4>         LOC="P87" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
NET test<5>         LOC="P92" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
NET test<6>         LOC="P95" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
NET test<7>         LOC="P98" | IOSTANDARD=LVTTL | DRIVE=2 | SLEW=SLOW;
