Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Mon Feb 23 01:07:09 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 4.155ns (72.750%)  route 1.556ns (27.250%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/CLK
    DSP48E2_X0Y48        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.654    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.892 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.920    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry_n_0
    SLICE_X5Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.065 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=1, routed)           0.335     4.400    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[46]
    SLICE_X6Y123         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.464 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9/O
                         net (fo=1, routed)           0.011     4.475    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.713 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.741    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9_n_0
    SLICE_X6Y124         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.887 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9/O[7]
                         net (fo=2, routed)           0.340     5.227    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[61]
    SLICE_X4Y127         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.404 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9/O
                         net (fo=1, routed)           0.024     5.428    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.630 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.658    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0][0]
    SLICE_X4Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.755 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.031     5.786    bd_0_i/hls_inst/inst/stencil_stage_4_U0/p_0_in
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y128         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 4.130ns (72.643%)  route 1.555ns (27.357%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/CLK
    DSP48E2_X0Y48        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.654    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.892 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.920    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry_n_0
    SLICE_X5Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.065 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=1, routed)           0.335     4.400    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[46]
    SLICE_X6Y123         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.464 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9/O
                         net (fo=1, routed)           0.011     4.475    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.713 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.741    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9_n_0
    SLICE_X6Y124         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.887 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9/O[7]
                         net (fo=2, routed)           0.340     5.227    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[61]
    SLICE_X4Y127         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.404 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9/O
                         net (fo=1, routed)           0.024     5.428    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.630 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.658    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0][0]
    SLICE_X4Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.730 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.030     5.760    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22_n_66
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y128         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 4.159ns (74.204%)  route 1.446ns (25.796%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/CLK
    DSP48E2_X0Y48        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.654    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.951 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/O[7]
                         net (fo=1, routed)           0.272     4.223    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[40]
    SLICE_X6Y122         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.397 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9/O
                         net (fo=1, routed)           0.011     4.408    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.604 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.632    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.777 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/O[5]
                         net (fo=2, routed)           0.319     5.096    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[51]
    SLICE_X4Y126         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     5.243 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9/O
                         net (fo=1, routed)           0.026     5.269    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9_n_0
    SLICE_X4Y126         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.475 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.649 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/O[7]
                         net (fo=1, routed)           0.031     5.680    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21_n_26
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y127         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 4.116ns (73.447%)  route 1.488ns (26.553%))
  Logic Levels:           16  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/CLK
    DSP48E2_X0Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     3.381    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.587 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.615    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.724 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     4.093    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.272 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     4.283    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.431 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.459    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.545 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     5.038    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     5.217 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.472 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.500    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.523 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.551    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0][0]
    SLICE_X4Y173         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.648 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.031     5.679    bd_0_i/hls_inst/inst/stencil_stage_29_U0/p_0_in
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y173         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 4.158ns (74.199%)  route 1.446ns (25.801%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/CLK
    DSP48E2_X0Y48        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.654    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.951 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/O[7]
                         net (fo=1, routed)           0.272     4.223    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[40]
    SLICE_X6Y122         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.397 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9/O
                         net (fo=1, routed)           0.011     4.408    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.604 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.632    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.777 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/O[5]
                         net (fo=2, routed)           0.319     5.096    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[51]
    SLICE_X4Y126         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     5.243 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9/O
                         net (fo=1, routed)           0.026     5.269    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9_n_0
    SLICE_X4Y126         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.475 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.648 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/O[5]
                         net (fo=1, routed)           0.031     5.679    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21_n_28
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y127         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 4.142ns (73.937%)  route 1.460ns (26.063%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/CLK
    DSP48E2_X0Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     3.381    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.587 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.615    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.724 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     4.093    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.272 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     4.283    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.431 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.459    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.545 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     5.038    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     5.217 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.472 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.500    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.646 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/O[7]
                         net (fo=1, routed)           0.031     5.677    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121_n_26
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y172         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 4.141ns (73.933%)  route 1.460ns (26.067%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/CLK
    DSP48E2_X0Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     3.381    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.587 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.615    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.724 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     4.093    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.272 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     4.283    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.431 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.459    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.545 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     5.038    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     5.217 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.472 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.500    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.645 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/O[5]
                         net (fo=1, routed)           0.031     5.676    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121_n_28
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y172         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 4.142ns (74.112%)  route 1.447ns (25.888%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/CLK
    DSP48E2_X0Y48        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.654    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.951 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/O[7]
                         net (fo=1, routed)           0.272     4.223    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[40]
    SLICE_X6Y122         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.397 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9/O
                         net (fo=1, routed)           0.011     4.408    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.604 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.632    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.777 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/O[5]
                         net (fo=2, routed)           0.319     5.096    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[51]
    SLICE_X4Y126         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     5.243 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9/O
                         net (fo=1, routed)           0.026     5.269    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9_n_0
    SLICE_X4Y126         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.475 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.632 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/O[6]
                         net (fo=1, routed)           0.032     5.664    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21_n_27
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y127         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 4.125ns (73.845%)  route 1.461ns (26.155%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/CLK
    DSP48E2_X0Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     3.381    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.587 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.615    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.724 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     4.093    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.272 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     4.283    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.431 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.459    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.545 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     5.038    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     5.217 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.472 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.500    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.629 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/O[6]
                         net (fo=1, routed)           0.032     5.661    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121_n_27
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y172         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 4.091ns (73.341%)  route 1.487ns (26.659%))
  Logic Levels:           16  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/CLK
    DSP48E2_X0Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     3.381    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.587 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.615    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.724 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     4.093    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.272 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     4.283    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.431 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.459    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.545 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     5.038    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     5.217 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.472 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.500    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.523 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.551    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0][0]
    SLICE_X4Y173         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.623 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.030     5.653    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122_n_66
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y173         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  4.365    




