#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Oct 30 09:53:47 2024
# Process ID: 8520
# Current directory: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3620 D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.xpr
# Log file: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/vivado.log
# Journal file: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP\vivado.jou
# Running On: XoiXoi, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 12766 MB
#-----------------------------------------------------------
start_gui
open_project D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/au250/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.3 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/au250/1.3/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/downloads/.xinstall/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/downloads/.xinstall/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1557.629 ; gain = 399.871
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/utils_1/imports/synth_1/CNN_BD.dcp with file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/CNN_BD_50mhz.dcp
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
Reading block design file <D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd>...
Adding component instance block -- Xilinx:hls:simple_sum:1.0 - simple_sum_0
Adding component instance block -- Xilinx:hls:stream_mult:1.0 - stream_mult_0
Adding component instance block -- Xilinx:hls:mult_constant:1.0 - mult_constant_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:CIFAR_10_wrapper:1.0 - CIFAR_10_wrapper_0
Successfully read diagram <accelerator_structure> from block design file <D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1604.828 ; gain = 41.156
startgroup
set_property location {0.5 -1743 576} [get_bd_cells axis_switch_0]
set_property location {1 -1743 576} [get_bd_cells stream_mult_0]
set_property location {1 -1743 576} [get_bd_cells mult_constant_0]
set_property location {1 -1743 576} [get_bd_cells processing_system7_0]
set_property location {1 -1743 576} [get_bd_cells axi_dma_0]
set_property location {1 -1743 576} [get_bd_cells axi_dma_1]
set_property location {1 -1743 576} [get_bd_cells proc_sys_reset_0]
set_property location {1 -1743 576} [get_bd_cells CIFAR_10_wrapper_0]
set_property location {1 -1743 576} [get_bd_cells simple_sum_0]
set_property location {1 -1743 576} [get_bd_cells axi_interconnect_1]
set_property location {1 -1743 576} [get_bd_cells axi_interconnect_2]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {1 -1743 576} [get_bd_cells axi_interconnect_2]'
INFO: [Common 17-17] undo 'set_property location {1 -1743 576} [get_bd_cells axi_interconnect_1]'
INFO: [Common 17-17] undo 'set_property location {1 -1743 576} [get_bd_cells simple_sum_0]'
INFO: [Common 17-17] undo 'set_property location {1 -1743 576} [get_bd_cells CIFAR_10_wrapper_0]'
INFO: [Common 17-17] undo 'set_property location {1 -1743 576} [get_bd_cells proc_sys_reset_0]'
INFO: [Common 17-17] undo 'set_property location {1 -1743 576} [get_bd_cells axi_dma_1]'
INFO: [Common 17-17] undo 'set_property location {1 -1743 576} [get_bd_cells axi_dma_0]'
INFO: [Common 17-17] undo 'set_property location {1 -1743 576} [get_bd_cells processing_system7_0]'
INFO: [Common 17-17] undo 'set_property location {1 -1743 576} [get_bd_cells mult_constant_0]'
INFO: [Common 17-17] undo 'set_property location {1 -1743 576} [get_bd_cells stream_mult_0]'
INFO: [Common 17-17] undo 'set_property location {0.5 -1743 576} [get_bd_cells axis_switch_0]'
INFO: [Common 17-17] undo 'startgroup'
launch_runs impl_1 -jobs 4
[Wed Oct 30 12:50:58 2024] Launched synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/runme.log
[Wed Oct 30 12:51:00 2024] Launched impl_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1695.984 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 30 13:15:11 2024] Launched impl_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/impl_1/runme.log
set_property location {2984 932} [get_bd_intf_ports FIXED_IO]
set_property location {2970 942} [get_bd_intf_ports FIXED_IO]
set_property location {2969 912} [get_bd_intf_ports DDR]
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_FC_CIF_0_1_0_1/CNN_BD_50mhz_FC_CIF_0_1_0_1.dcp' for cell 'FC_CIF_0_1_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_FC_CIF_0_2_0_1/CNN_BD_50mhz_FC_CIF_0_2_0_1.dcp' for cell 'FC_CIF_0_2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_SCIG_CIF_0_1_0_1/CNN_BD_50mhz_SCIG_CIF_0_1_0_1.dcp' for cell 'SCIG_CIF_0_1_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_SCIG_CIF_0_2_0_1/CNN_BD_50mhz_SCIG_CIF_0_2_0_1.dcp' for cell 'SCIG_CIF_0_2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_SMM_CIF_0_1_0_1/CNN_BD_50mhz_SMM_CIF_0_1_0_1.dcp' for cell 'SMM_CIF_0_1_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_SMM_CIF_0_2_0_1/CNN_BD_50mhz_SMM_CIF_0_2_0_1.dcp' for cell 'SMM_CIF_0_2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_0_1/CNN_BD_50mhz_axis_register_slice_0_1.dcp' for cell 'axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_1_1/CNN_BD_50mhz_axis_register_slice_1_1.dcp' for cell 'axis_register_slice_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_2_1/CNN_BD_50mhz_axis_register_slice_2_1.dcp' for cell 'axis_register_slice_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_1/CNN_BD_50mhz_axis_register_slice_3_1.dcp' for cell 'axis_register_slice_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_2/CNN_BD_50mhz_axis_register_slice_3_2.dcp' for cell 'axis_register_slice_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_3/CNN_BD_50mhz_axis_register_slice_3_3.dcp' for cell 'axis_register_slice_5'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_4/CNN_BD_50mhz_axis_register_slice_3_4.dcp' for cell 'axis_register_slice_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_maxPool_CIF_0_1_0_1/CNN_BD_50mhz_maxPool_CIF_0_1_0_1.dcp' for cell 'maxPool_CIF_0_1_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_maxpool_CIF_0_2_0_1/CNN_BD_50mhz_maxpool_CIF_0_2_0_1.dcp' for cell 'maxpool_CIF_0_2_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2170.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_0_1/CNN_BD_50mhz_axis_register_slice_0_1_clocks.xdc] for cell 'axis_register_slice_0/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_0_1/CNN_BD_50mhz_axis_register_slice_0_1_clocks.xdc] for cell 'axis_register_slice_0/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_1_1/CNN_BD_50mhz_axis_register_slice_1_1_clocks.xdc] for cell 'axis_register_slice_1/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_1_1/CNN_BD_50mhz_axis_register_slice_1_1_clocks.xdc] for cell 'axis_register_slice_1/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_2_1/CNN_BD_50mhz_axis_register_slice_2_1_clocks.xdc] for cell 'axis_register_slice_2/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_2_1/CNN_BD_50mhz_axis_register_slice_2_1_clocks.xdc] for cell 'axis_register_slice_2/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_1/CNN_BD_50mhz_axis_register_slice_3_1_clocks.xdc] for cell 'axis_register_slice_3/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_1/CNN_BD_50mhz_axis_register_slice_3_1_clocks.xdc] for cell 'axis_register_slice_3/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_2/CNN_BD_50mhz_axis_register_slice_3_2_clocks.xdc] for cell 'axis_register_slice_4/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_2/CNN_BD_50mhz_axis_register_slice_3_2_clocks.xdc] for cell 'axis_register_slice_4/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_3/CNN_BD_50mhz_axis_register_slice_3_3_clocks.xdc] for cell 'axis_register_slice_5/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_3/CNN_BD_50mhz_axis_register_slice_3_3_clocks.xdc] for cell 'axis_register_slice_5/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_4/CNN_BD_50mhz_axis_register_slice_3_4_clocks.xdc] for cell 'axis_register_slice_6/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/ip/CNN_BD_50mhz_axis_register_slice_3_4/CNN_BD_50mhz_axis_register_slice_3_4_clocks.xdc] for cell 'axis_register_slice_6/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2313.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1228 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 198 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 112 instances
  RAM32X1S => RAM32X1S (RAMS32): 912 instances
  RAM64M => RAM64M (RAMD64E(x4)): 5 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 2754.125 ; gain = 1058.141
set_property top accelerator_structure_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.gen\sources_1\bd\accelerator_structure\hdl\accelerator_structure_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.gen\sources_1\bd\CNN_BD_50mhz\synth\CNN_BD_50mhz.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.gen\sources_1\bd\accelerator_structure\hdl\accelerator_structure_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.gen\sources_1\bd\CNN_BD_50mhz\synth\CNN_BD_50mhz.v:]
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
validate_bd_design -force
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S01_AXIS(8) and /simple_sum_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S03_AXIS(8) and /stream_mult_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S05_AXIS(8) and /mult_constant_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /simple_sum_0/in_data(4) and /axis_switch_0/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_a(4) and /axis_switch_0/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_b(4) and /axis_switch_0/M04_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mult_constant_0/in_data(4) and /axis_switch_0/M06_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S00_AXIS(8) and /axi_dma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S04_AXIS(8) and /axi_dma_1/M_AXIS_MM2S(4)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2939.078 ; gain = 13.871
save_bd_design
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
Wrote  : <D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/ui/bd_466214ff.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/utils_1/imports/synth_1/CNN_BD.dcp with file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/CNN_BD_50mhz.dcp
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'accelerator_structure.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/sim/accelerator_structure.v
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hdl/accelerator_structure_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_pc .
Exporting to file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hw_handoff/accelerator_structure.hwh
Generated Hardware Definition File d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_CIFAR_10_wrapper_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_CIFAR_10_wrapper_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_1
[Wed Oct 30 13:18:49 2024] Launched accelerator_structure_CIFAR_10_wrapper_0_0_synth_1, accelerator_structure_auto_pc_0_synth_1, accelerator_structure_auto_us_0_synth_1, accelerator_structure_auto_pc_1_synth_1, accelerator_structure_auto_us_1_synth_1...
Run output will be captured here:
accelerator_structure_CIFAR_10_wrapper_0_0_synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_CIFAR_10_wrapper_0_0_synth_1/runme.log
accelerator_structure_auto_pc_0_synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_auto_pc_0_synth_1/runme.log
accelerator_structure_auto_us_0_synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_auto_us_0_synth_1/runme.log
accelerator_structure_auto_pc_1_synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_auto_pc_1_synth_1/runme.log
accelerator_structure_auto_us_1_synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_auto_us_1_synth_1/runme.log
[Wed Oct 30 13:18:49 2024] Launched synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2969.168 ; gain = 10.867
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2969.168 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_CIFAR_10_wrapper_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_CIFAR_10_wrapper_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct 30 13:24:21 2024] Launched accelerator_structure_CIFAR_10_wrapper_0_0_synth_1, accelerator_structure_auto_pc_0_synth_1, accelerator_structure_auto_us_0_synth_1, accelerator_structure_auto_pc_1_synth_1, accelerator_structure_auto_us_1_synth_1, synth_1...
Run output will be captured here:
accelerator_structure_CIFAR_10_wrapper_0_0_synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_CIFAR_10_wrapper_0_0_synth_1/runme.log
accelerator_structure_auto_pc_0_synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_auto_pc_0_synth_1/runme.log
accelerator_structure_auto_us_0_synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_auto_us_0_synth_1/runme.log
accelerator_structure_auto_pc_1_synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_auto_pc_1_synth_1/runme.log
accelerator_structure_auto_us_1_synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_auto_us_1_synth_1/runme.log
synth_1: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/runme.log
[Wed Oct 30 13:24:23 2024] Launched impl_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2969.168 ; gain = 0.000
set_param drc.disableLUTOverUtilError 1
1
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3035.062 ; gain = 38.309
export_ip_user_files -of_objects  [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/hdl/CNN_BD_50mhz_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/hdl/CNN_BD_50mhz_wrapper.v
remove_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/hdl/CNN_BD_50mhz_wrapper.v
WARNING: [Vivado 12-818] No files matched 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/hdl/CNN_BD_50mhz_wrapper.v'
file delete -force D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/hdl/CNN_BD_50mhz_wrapper.v
export_ip_user_files -of_objects  [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/CNN_BD_50mhz/CNN_BD_50mhz.bd] -no_script -reset -force -quiet
remove_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/CNN_BD_50mhz/CNN_BD_50mhz.bd
file delete -force D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/CNN_BD_50mhz
file delete -force d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz
remove_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/CNN_BD_50mhz/CNN_BD_50mhz.bd
WARNING: [Vivado 12-818] No files matched 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/CNN_BD_50mhz/CNN_BD_50mhz.bd'
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
validate_bd_design -force
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S01_AXIS(8) and /simple_sum_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S03_AXIS(8) and /stream_mult_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S05_AXIS(8) and /mult_constant_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /simple_sum_0/in_data(4) and /axis_switch_0/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_a(4) and /axis_switch_0/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_b(4) and /axis_switch_0/M04_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mult_constant_0/in_data(4) and /axis_switch_0/M06_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S00_AXIS(8) and /axi_dma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S04_AXIS(8) and /axi_dma_1/M_AXIS_MM2S(4)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3037.113 ; gain = 2.051
save_bd_design
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
Wrote  : <D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/ui/bd_466214ff.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/utils_1/imports/synth_1/CNN_BD.dcp with file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/accelerator_structure_wrapper.dcp
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'accelerator_structure.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/sim/accelerator_structure.v
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hdl/accelerator_structure_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_pc .
Exporting to file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hw_handoff/accelerator_structure.hwh
Generated Hardware Definition File d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1c096fa6508171e6 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_0, cache-ID = 1c096fa6508171e6; cache size = 192.723 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d63519c291d4112a to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_1, cache-ID = d63519c291d4112a; cache size = 192.723 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_0, cache-ID = 19b4355426c0a9b2; cache size = 192.723 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_1, cache-ID = 19b4355426c0a9b2; cache size = 192.723 MB.
[Wed Oct 30 13:53:53 2024] Launched synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3043.168 ; gain = 6.055
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct 30 13:55:45 2024] Launched impl_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_CIFAR_10_wrapper_0_0/accelerator_structure_CIFAR_10_wrapper_0_0.dcp' for cell 'accelerator_structure_i/CIFAR_10_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.dcp' for cell 'accelerator_structure_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.dcp' for cell 'accelerator_structure_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axis_switch_0_0/accelerator_structure_axis_switch_0_0.dcp' for cell 'accelerator_structure_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/accelerator_structure_mult_constant_0_0.dcp' for cell 'accelerator_structure_i/mult_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.dcp' for cell 'accelerator_structure_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.dcp' for cell 'accelerator_structure_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_simple_sum_0_0/accelerator_structure_simple_sum_0_0.dcp' for cell 'accelerator_structure_i/simple_sum_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_stream_mult_0_0/accelerator_structure_stream_mult_0_0.dcp' for cell 'accelerator_structure_i/stream_mult_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_3/accelerator_structure_xbar_3.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_4/accelerator_structure_xbar_4.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3406.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16774 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: accelerator_structure_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 30 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:17 . Memory (MB): peak = 3489.617 ; gain = 341.738
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3965.828 ; gain = 476.211
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
set_property  ip_repo_paths  {d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1 D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1'.
delete_bd_objs [get_bd_intf_nets axis_switch_0_M02_AXIS] [get_bd_intf_nets CIFAR_10_wrapper_0_out_stream] [get_bd_cells CIFAR_10_wrapper_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:LeNet_wrapper:1.0 LeNet_wrapper_0
endgroup
set_property location {6 1869 59} [get_bd_cells LeNet_wrapper_0]
connect_bd_intf_net [get_bd_intf_pins LeNet_wrapper_0/in_stream] [get_bd_intf_pins axis_switch_0/M02_AXIS]
connect_bd_intf_net [get_bd_intf_pins LeNet_wrapper_0/out_stream] [get_bd_intf_pins axis_switch_0/S02_AXIS]
connect_bd_net [get_bd_pins LeNet_wrapper_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins LeNet_wrapper_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
Wrote  : <D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/ui/bd_466214ff.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S01_AXIS(8) and /simple_sum_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S03_AXIS(8) and /stream_mult_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S05_AXIS(8) and /mult_constant_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /simple_sum_0/in_data(4) and /axis_switch_0/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_a(4) and /axis_switch_0/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_b(4) and /axis_switch_0/M04_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mult_constant_0/in_data(4) and /axis_switch_0/M06_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S00_AXIS(8) and /axi_dma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S04_AXIS(8) and /axi_dma_1/M_AXIS_MM2S(4)
validate_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3965.828 ; gain = 0.000
save_bd_design
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
Wrote  : <D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/ui/bd_466214ff.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/utils_1/imports/synth_1/CNN_BD.dcp with file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/accelerator_structure_wrapper.dcp
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'accelerator_structure.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/sim/accelerator_structure.v
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hdl/accelerator_structure_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block LeNet_wrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_pc .
Exporting to file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hw_handoff/accelerator_structure.hwh
Generated Hardware Definition File d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_LeNet_wrapper_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_LeNet_wrapper_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1c096fa6508171e6 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_0, cache-ID = 1c096fa6508171e6; cache size = 192.723 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d63519c291d4112a to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_1, cache-ID = d63519c291d4112a; cache size = 192.723 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_0, cache-ID = 19b4355426c0a9b2; cache size = 192.723 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_1, cache-ID = 19b4355426c0a9b2; cache size = 192.723 MB.
[Wed Oct 30 14:58:43 2024] Launched accelerator_structure_LeNet_wrapper_0_0_synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1/runme.log
[Wed Oct 30 14:58:43 2024] Launched synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3965.828 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3965.828 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_LeNet_wrapper_0_0/accelerator_structure_LeNet_wrapper_0_0.dcp' for cell 'accelerator_structure_i/LeNet_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.dcp' for cell 'accelerator_structure_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.dcp' for cell 'accelerator_structure_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axis_switch_0_0/accelerator_structure_axis_switch_0_0.dcp' for cell 'accelerator_structure_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/accelerator_structure_mult_constant_0_0.dcp' for cell 'accelerator_structure_i/mult_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.dcp' for cell 'accelerator_structure_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.dcp' for cell 'accelerator_structure_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_simple_sum_0_0/accelerator_structure_simple_sum_0_0.dcp' for cell 'accelerator_structure_i/simple_sum_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_stream_mult_0_0/accelerator_structure_stream_mult_0_0.dcp' for cell 'accelerator_structure_i/stream_mult_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_3/accelerator_structure_xbar_3.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_4/accelerator_structure_xbar_4.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3965.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7750 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: accelerator_structure_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 30 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3965.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 556 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 119 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 163 instances
  RAM64M => RAM64M (RAMD64E(x4)): 146 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 3965.828 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4207.570 ; gain = 26.203
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.327 . Memory (MB): peak = 4207.570 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4207.570 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.501 . Memory (MB): peak = 4207.570 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4207.570 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4207.570 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4207.570 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4207.570 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Oct 30 20:17:25 2024] Launched impl_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 4207.570 ; gain = 0.000
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4207.570 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:01:16 . Memory (MB): peak = 4207.570 ; gain = 0.000
report_ip_status -name ip_status
report_ip_status: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4207.570 ; gain = 0.000
upgrade_ip -vlnv xilinx.com:hls:LeNet_wrapper:1.0 [get_ips  accelerator_structure_LeNet_wrapper_0_0] -log ip_upgrade.log
Upgrading 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd'
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4207.570 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded accelerator_structure_LeNet_wrapper_0_0 (Lenet_wrapper 1.0) from revision 2113800747 to revision 2113801108
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
Wrote  : <D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/ui/bd_466214ff.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 4207.570 ; gain = 0.000
export_ip_user_files -of_objects [get_ips accelerator_structure_LeNet_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S01_AXIS(8) and /simple_sum_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S03_AXIS(8) and /stream_mult_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S05_AXIS(8) and /mult_constant_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /simple_sum_0/in_data(4) and /axis_switch_0/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_a(4) and /axis_switch_0/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_b(4) and /axis_switch_0/M04_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mult_constant_0/in_data(4) and /axis_switch_0/M06_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S00_AXIS(8) and /axi_dma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S04_AXIS(8) and /axi_dma_1/M_AXIS_MM2S(4)
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/sim/accelerator_structure.v
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hdl/accelerator_structure_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block LeNet_wrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_pc .
Exporting to file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hw_handoff/accelerator_structure.hwh
Generated Hardware Definition File d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.hwdef
generate_target: Time (s): cpu = 00:00:46 ; elapsed = 00:02:04 . Memory (MB): peak = 4207.570 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all accelerator_structure_LeNet_wrapper_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_LeNet_wrapper_0_0
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_us_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_0, cache-ID = 19b4355426c0a9b2; cache size = 265.381 MB.
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_us_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_1, cache-ID = 19b4355426c0a9b2; cache size = 265.381 MB.
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1c096fa6508171e6 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_0, cache-ID = 1c096fa6508171e6; cache size = 265.381 MB.
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d63519c291d4112a to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_1, cache-ID = d63519c291d4112a; cache size = 265.381 MB.
export_ip_user_files -of_objects [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
launch_runs accelerator_structure_LeNet_wrapper_0_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_LeNet_wrapper_0_0
[Wed Oct 30 20:51:04 2024] Launched accelerator_structure_LeNet_wrapper_0_0_synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd] -directory D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files/sim_scripts -ip_user_files_dir D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files -ipstatic_source_dir D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/modelsim} {questa=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/questa} {riviera=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/riviera} {activehdl=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
report_utilization -name utilization_2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:01:19 . Memory (MB): peak = 4288.496 ; gain = 20.562
INFO: [Common 17-344] 'report_utilization' was cancelled
wait_on_run accelerator_structure_LeNet_wrapper_0_0_synth_1
[Wed Oct 30 20:54:44 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:54:50 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:54:55 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:55:00 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:55:11 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:55:23 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:55:34 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:55:45 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:56:06 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:56:28 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:56:50 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:57:11 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:57:55 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:58:38 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 20:59:21 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 21:00:04 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...
[Wed Oct 30 21:01:25 2024] Waiting for accelerator_structure_LeNet_wrapper_0_0_synth_1 to finish...

*** Running vivado
    with args -log accelerator_structure_LeNet_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source accelerator_structure_LeNet_wrapper_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source accelerator_structure_LeNet_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 472.016 ; gain = 190.734
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/downloads/.xinstall/Vivado/2023.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 474.965 ; gain = 2.949
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_LeNet_wrapper_0_0
Command: synth_design -top accelerator_structure_LeNet_wrapper_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8128
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1347.488 ; gain = 439.500
---------------------------------------------------------------------------------
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:72]
INFO: [Synth 8-6157] synthesizing module 'accelerator_structure_LeNet_wrapper_0_0' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_LeNet_wrapper_0_0/synth/accelerator_structure_LeNet_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_flow_control_loop_pipe_sequential_init' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_flow_control_loop_pipe_sequential_init' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32s_32s_32_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32s_32s_32_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_regslice_both' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_regslice_both' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32s_15ns_32_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32s_15ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32s_15ns_32_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32s_15ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_8s_8s_16_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_8s_8s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_8s_8s_16_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_8s_8s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32ns_32ns_64_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32ns_32ns_64_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32s_32s_32_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32s_32s_32_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_25_4_32_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_25_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_25_4_32_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_25_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_31ns_32ns_63_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_31ns_32ns_63_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_31ns_32ns_63_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_31ns_32ns_63_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32ns_31ns_63_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32ns_31ns_63_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32ns_31ns_63_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32ns_31ns_63_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32s_12ns_32_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32s_12ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32s_12ns_32_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_32s_12ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.v:7]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.v:40]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI.v:7]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI.v:40]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_6ns_8ns_13_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_6ns_8ns_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_6ns_8ns_13_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_6ns_8ns_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_7ns_9ns_15_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_7ns_9ns_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_7ns_9ns_15_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_7ns_9ns_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_10s_6ns_10_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_10s_6ns_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_10s_6ns_10_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_10s_6ns_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_8ns_10ns_17_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_8ns_10ns_17_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_9ns_11ns_19_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_9ns_11ns_19_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized0' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized0' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized2' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized3' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized3' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized4' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized4' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized5' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized5' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized6' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized7' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized7' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized8' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized8' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized9' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized9' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized10' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized10' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized11' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized11' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized12' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized12' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized13' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized13' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized14' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized14' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized15' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized15' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized16' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized16' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized17' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_41_5_8_1_1__parameterized17' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_frp_pipeline_valid' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:11]
WARNING: [Synth 8-11581] system function call 'value$plusargs' not supported [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:54]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_frp_pipeline_valid' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:11]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_frp_fifoout' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_fifoout.v:11]
WARNING: [Synth 8-11581] system function call 'value$plusargs' not supported [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_fifoout.v:86]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_frp_fifoout' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_fifoout.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_urem_9ns_6ns_5_13_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_urem_9ns_6ns_5_13_1_divider' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_urem_9ns_6ns_5_13_1_divider' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_urem_9ns_6ns_5_13_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.v:9]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v:9]
INFO: [Synth 8-226] default block is never used [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_9_2_32_1_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_9_2_32_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_sparsemux_9_2_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm.v:40]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbJp.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbJp.v:40]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-11581] system function call 'value$plusargs' not supported [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:54]
WARNING: [Synth 8-11581] system function call 'value$plusargs' not supported [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_fifoout.v:86]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b0s.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b0s.v:40]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b7t.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b7t.v:40]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_fifo_w32_d2_S_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_fifo_w32_d2_S_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_fifo_w32_d2_S_ShiftReg' of module 'LeNet_wrapper_fifo_w32_d2_S_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_SMM_1u_25u_20u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_SMM_1u_25u_20u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_25u_20u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_SMM_1u_25u_20u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_SMM_1u_25u_20u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_25u_20u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_pool_2u_20u_24u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_pool_2u_20u_24u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_pool_2u_20u_24u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_pool_2u_20u_24u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_pool_2u_20u_24u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_pool_2u_20u_24u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_SMM_1u_500u_50u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_SMM_1u_500u_50u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_500u_50u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_SMM_1u_500u_50u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_SMM_1u_500u_50u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_500u_50u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_pool_2u_50u_8u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_pool_2u_50u_8u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_pool_2u_50u_8u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_pool_2u_50u_8u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_pool_2u_50u_8u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_pool_2u_50u_8u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_FC_1u_800u_500u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_FC_1u_800u_500u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_FC_1u_800u_500u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_FC_1u_800u_500u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_FC_1u_800u_500u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_FC_1u_800u_500u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_FC_1u_500u_10u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_FC_1u_500u_10u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_FC_1u_500u_10u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_FC_1u_500u_10u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_FC_1u_500u_10u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_FC_1u_500u_10u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_AXI_DMA_MASTER_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_AXI_DMA_MASTER_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_AXI_DMA_MASTER_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_AXI_DMA_MASTER_U0_ShiftReg' of module 'LeNet_wrapper_start_for_AXI_DMA_MASTER_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_start_for_AXI_DMA_MASTER_U0.v:50]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:112]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_6ns_5_11_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_6ns_5_11_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[16].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[17].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[18].v1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v:112]
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_4ns_3_11_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_4ns_3_11_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:122]
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_AXI_DMA_MASTER_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_FC_1u_500u_10u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_FC_1u_800u_500u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_pool_2u_50u_8u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_SMM_1u_500u_50u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_pool_2u_20u_24u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_SMM_1u_25u_20u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module LeNet_wrapper_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[6] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[5] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[4] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[3] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[2] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[1] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[0] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[6] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[5] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[4] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[3] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[2] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[1] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[0] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[6] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[5] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[4] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[3] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[2] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[1] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[0] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[6] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[5] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[4] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[3] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[2] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[1] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[0] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[6] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[5] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[4] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[3] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[2] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[1] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[0] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[6] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[5] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[4] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[3] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[2] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[1] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[0] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_mul_32ns_8ns_39_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_mul_32ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_urem_9ns_4ns_3_13_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1718.016 ; gain = 810.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1718.016 ; gain = 810.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1718.016 ; gain = 810.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1718.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_LeNet_wrapper_0_0/constraints/LeNet_wrapper_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_LeNet_wrapper_0_0/constraints/LeNet_wrapper_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1834.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1840.133 ; gain = 5.199
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:15 . Memory (MB): peak = 1840.133 ; gain = 932.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1840.133 ; gain = 932.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1840.133 ; gain = 932.145
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'inp_8_reg_618_reg' and it is trimmed from '32' to '14' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.v:365]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln121_reg_1341_pp0_iter4_reg_reg' and it is trimmed from '32' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2.v:1069]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln121_reg_1341_pp0_iter3_reg_reg' and it is trimmed from '32' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2.v:1068]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln121_reg_1341_pp0_iter2_reg_reg' and it is trimmed from '32' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2.v:1067]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln121_reg_1341_pp0_iter1_reg_reg' and it is trimmed from '32' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2.v:1110]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln121_reg_1341_reg' and it is trimmed from '32' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2.v:1109]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'inp_5_reg_1825_reg' and it is trimmed from '32' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.v:836]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '9' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].dividend_tmp_reg[9]' and it is trimmed from '9' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '7' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_6ns_5_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].dividend_tmp_reg[7]' and it is trimmed from '7' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_6ns_5_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_6ns_5_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_6ns_5_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_6ns_5_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_6ns_5_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_6ns_5_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_6ns_5_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '10' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].dividend_tmp_reg[10]' and it is trimmed from '10' to '5' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_10ns_6ns_5_14_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '7' to '3' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_4ns_3_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].dividend_tmp_reg[7]' and it is trimmed from '7' to '3' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_4ns_3_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_4ns_3_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_4ns_3_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_4ns_3_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_4ns_3_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_4ns_3_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_7ns_4ns_3_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '9' to '3' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].dividend_tmp_reg[9]' and it is trimmed from '9' to '3' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_urem_9ns_4ns_3_13_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:33 . Memory (MB): peak = 1840.133 ; gain = 932.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   63 Bit       Adders := 2     
	   2 Input   39 Bit       Adders := 1     
	   2 Input   37 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 38    
	   2 Input   31 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 6     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 11    
	   3 Input   15 Bit       Adders := 1     
	   4 Input   15 Bit       Adders := 1     
	   5 Input   14 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 17    
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 18    
	   5 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 38    
	   3 Input   10 Bit       Adders := 19    
	   2 Input    9 Bit       Adders := 18    
	   2 Input    8 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 14    
	   2 Input    7 Bit       Adders := 21    
	   3 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 23    
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               68 Bit    Registers := 1     
	               64 Bit    Registers := 14    
	               63 Bit    Registers := 12    
	               49 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 205   
	               31 Bit    Registers := 8     
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 50    
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 32    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 37    
	                9 Bit    Registers := 53    
	                8 Bit    Registers := 329   
	                7 Bit    Registers := 66    
	                6 Bit    Registers := 82    
	                5 Bit    Registers := 72    
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 23    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 741   
+---Multipliers : 
	              33x33  Multipliers := 4     
	              32x33  Multipliers := 4     
	               9x33  Multipliers := 1     
	              32x32  Multipliers := 44    
	              16x32  Multipliers := 1     
	              13x32  Multipliers := 1     
+---RAMs : 
	             187K Bit	(24000 X 8 bit)          RAMs := 17    
	              82K Bit	(10500 X 8 bit)          RAMs := 2     
	               7K Bit	(950 X 8 bit)          RAMs := 27    
	               5K Bit	(720 X 8 bit)          RAMs := 7     
	               1K Bit	(49 X 32 bit)          RAMs := 7     
	              576 Bit	(72 X 8 bit)          RAMs := 7     
	              384 Bit	(48 X 8 bit)          RAMs := 17    
	              160 Bit	(20 X 8 bit)          RAMs := 25    
+---Muxes : 
	   2 Input   68 Bit        Muxes := 2     
	  69 Input   68 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   3 Input   64 Bit        Muxes := 2     
	  10 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	  50 Input   49 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 2     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 2     
	  39 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 3     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 78    
	  20 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 6     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 9     
	  12 Input   15 Bit        Muxes := 8     
	   2 Input   14 Bit        Muxes := 7     
	   2 Input   13 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 20    
	   2 Input    8 Bit        Muxes := 37    
	  21 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 18    
	   3 Input    7 Bit        Muxes := 7     
	   2 Input    6 Bit        Muxes := 56    
	  12 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 51    
	  25 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	  12 Input    4 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 13    
	   2 Input    2 Bit        Muxes := 44    
	   4 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 522   
	   8 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_in_stream_U/B_V_data_1_payload_A_reg' and it is trimmed from '64' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_regslice_both.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_in_stream_U/B_V_data_1_payload_B_reg' and it is trimmed from '64' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_regslice_both.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/c662/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register conv3_i_i_cast_reg_1332_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_load_reg_1414_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U34/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U43/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register conv3_i_i_5_cast_reg_1307_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_reg_1464_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U35/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U46/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register conv3_i_i_8_cast_reg_1292_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_reg_1574_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U37/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register conv3_i_i_10_cast_reg_1282_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_reg_1579_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U38/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register conv3_i_i_13_cast_reg_1267_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_530_reg_1524_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U36/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U51/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register conv3_i_i_21_cast_reg_1227_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_533_reg_1634_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U41/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register conv3_i_i_15_cast_reg_1257_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_532_reg_1614_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U39/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U56/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register conv3_i_i_17_cast_reg_1247_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_load_reg_1619_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U40/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U55/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U150/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U150/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U149/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U149/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_393_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U149/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U149/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U149/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U149/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U149/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_393_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U149/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U149/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U149/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U149/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U149/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U149/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U149/buff0_reg.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U214/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/tmp_product.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U214/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U214/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U214/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U214/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U214/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/tmp_product.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U214/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U214/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U214/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U214/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U214/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U214/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U214/buff0_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U213/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U213/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U213/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U213/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: register IFMCH_curr_1_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U213/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U213/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U213/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register IFMCH_curr_1_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U213/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U213/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U213/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U213/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U213/buff0_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U288/tmp_product, operation Mode is: (A:0x25f)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U288/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U288/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U288/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U287/tmp_product, operation Mode is: (A:0x25f)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U287/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U287/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U287/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U286/tmp_product, operation Mode is: (A:0x25f)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U286/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U286/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U286/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U284/tmp_product, operation Mode is: (A:0x25f)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U284/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U284/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U284/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U283/tmp_product, operation Mode is: (A:0x25f)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U283/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U283/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U283/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U282/tmp_product, operation Mode is: (A:0x25f)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U282/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U282/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U282/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U280/tmp_product, operation Mode is: (A:0x25f)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U280/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U280/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U280/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U279/tmp_product, operation Mode is: (A:0x25f)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U279/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U279/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U279/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U278/tmp_product, operation Mode is: (A:0x25f)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U278/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U278/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U278/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U277/tmp_product, operation Mode is: (A:0x130)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U277/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U276/tmp_product, operation Mode is: (A:0x130)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U276/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U275/tmp_product, operation Mode is: (A:0x130)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U275/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U273/tmp_product, operation Mode is: (A:0x130)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U273/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U273/tmp_product.
DSP Report: Generating DSP am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/p_reg_reg, operation Mode is: ((D+(A:0x78))*(B:0x130)')'.
DSP Report: register am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/ad_reg_reg is absorbed into DSP am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/m is absorbed into DSP am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/ad is absorbed into DSP am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP tmp_53_reg_15670_reg, operation Mode is: ((A:0x98)*B)'.
DSP Report: register tmp_53_reg_15670_reg is absorbed into DSP tmp_53_reg_15670_reg.
DSP Report: operator mul_7ns_9ns_15_1_1_U270/tmp_product is absorbed into DSP tmp_53_reg_15670_reg.
DSP Report: Generating DSP am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/p_reg_reg, operation Mode is: ((D+(A:0x3c))*(B:0x98)')'.
DSP Report: register am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/ad_reg_reg is absorbed into DSP am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/m is absorbed into DSP am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/ad is absorbed into DSP am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP tmp_50_reg_15664_reg, operation Mode is: ((A:0x4c)*B)'.
DSP Report: register tmp_50_reg_15664_reg is absorbed into DSP tmp_50_reg_15664_reg.
DSP Report: operator mul_6ns_8ns_13_1_1_U269/tmp_product is absorbed into DSP tmp_50_reg_15664_reg.
DSP Report: Generating DSP mul_7ns_9ns_15_1_1_U272/tmp_product, operation Mode is: (A:0x98)*B.
DSP Report: operator mul_7ns_9ns_15_1_1_U272/tmp_product is absorbed into DSP mul_7ns_9ns_15_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U274/tmp_product, operation Mode is: (A:0x130)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U274/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U274/tmp_product.
DSP Report: Generating DSP am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/p_reg_reg, operation Mode is: ((D+(A:0xf0))*(B:0x25f)')'.
DSP Report: register am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/ad_reg_reg is absorbed into DSP am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/m is absorbed into DSP am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/ad is absorbed into DSP am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U281/tmp_product, operation Mode is: (A:0x25f)*B.
DSP Report: operator mul_9ns_11ns_19_1_1_U281/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U285/tmp_product, operation Mode is: (A:0x25f)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U285/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U285/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U285/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U289/tmp_product, operation Mode is: (A:0x25f)*B.
DSP Report: operator mul_9ns_11ns_19_1_1_U289/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U289/tmp_product.
DSP Report: Generating DSP add_ln127_47_fu_10496_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_72_reg_15807_reg is absorbed into DSP add_ln127_47_fu_10496_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_47_fu_10496_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_47_fu_10496_p2.
DSP Report: operator add_ln127_47_fu_10496_p2 is absorbed into DSP add_ln127_47_fu_10496_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_47_fu_10496_p2.
DSP Report: Generating DSP add_ln127_45_fu_10386_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_70_reg_15795_reg is absorbed into DSP add_ln127_45_fu_10386_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_45_fu_10386_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_45_fu_10386_p2.
DSP Report: operator add_ln127_45_fu_10386_p2 is absorbed into DSP add_ln127_45_fu_10386_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_45_fu_10386_p2.
DSP Report: Generating DSP add_ln127_44_fu_10331_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_69_reg_15789_reg is absorbed into DSP add_ln127_44_fu_10331_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_44_fu_10331_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_44_fu_10331_p2.
DSP Report: operator add_ln127_44_fu_10331_p2 is absorbed into DSP add_ln127_44_fu_10331_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_44_fu_10331_p2.
DSP Report: Generating DSP add_ln127_43_fu_10276_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_68_reg_15783_reg is absorbed into DSP add_ln127_43_fu_10276_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_43_fu_10276_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_43_fu_10276_p2.
DSP Report: operator add_ln127_43_fu_10276_p2 is absorbed into DSP add_ln127_43_fu_10276_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_43_fu_10276_p2.
DSP Report: Generating DSP add_ln127_41_fu_10166_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_66_reg_15771_reg is absorbed into DSP add_ln127_41_fu_10166_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_41_fu_10166_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_41_fu_10166_p2.
DSP Report: operator add_ln127_41_fu_10166_p2 is absorbed into DSP add_ln127_41_fu_10166_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_41_fu_10166_p2.
DSP Report: Generating DSP add_ln127_40_fu_10111_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_65_reg_15765_reg is absorbed into DSP add_ln127_40_fu_10111_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_40_fu_10111_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_40_fu_10111_p2.
DSP Report: operator add_ln127_40_fu_10111_p2 is absorbed into DSP add_ln127_40_fu_10111_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_40_fu_10111_p2.
DSP Report: Generating DSP add_ln127_39_fu_10056_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_64_reg_15759_reg is absorbed into DSP add_ln127_39_fu_10056_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_39_fu_10056_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_39_fu_10056_p2.
DSP Report: operator add_ln127_39_fu_10056_p2 is absorbed into DSP add_ln127_39_fu_10056_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_39_fu_10056_p2.
DSP Report: Generating DSP add_ln127_37_fu_9946_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_62_reg_15747_reg is absorbed into DSP add_ln127_37_fu_9946_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_37_fu_9946_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_37_fu_9946_p2.
DSP Report: operator add_ln127_37_fu_9946_p2 is absorbed into DSP add_ln127_37_fu_9946_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_37_fu_9946_p2.
DSP Report: Generating DSP add_ln127_36_fu_9891_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_61_reg_15741_reg is absorbed into DSP add_ln127_36_fu_9891_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_36_fu_9891_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_36_fu_9891_p2.
DSP Report: operator add_ln127_36_fu_9891_p2 is absorbed into DSP add_ln127_36_fu_9891_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_36_fu_9891_p2.
DSP Report: Generating DSP add_ln127_35_fu_9836_p2, operation Mode is: C+(A2*(B:0x13))'.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_35_fu_9836_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_35_fu_9836_p2.
DSP Report: operator add_ln127_35_fu_9836_p2 is absorbed into DSP add_ln127_35_fu_9836_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_35_fu_9836_p2.
DSP Report: Generating DSP add_ln127_33_fu_9715_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_58_reg_15729_reg is absorbed into DSP add_ln127_33_fu_9715_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_33_fu_9715_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_33_fu_9715_p2.
DSP Report: operator add_ln127_33_fu_9715_p2 is absorbed into DSP add_ln127_33_fu_9715_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_33_fu_9715_p2.
DSP Report: Generating DSP add_ln127_32_fu_9660_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_57_reg_15723_reg is absorbed into DSP add_ln127_32_fu_9660_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_32_fu_9660_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_32_fu_9660_p2.
DSP Report: operator add_ln127_32_fu_9660_p2 is absorbed into DSP add_ln127_32_fu_9660_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_32_fu_9660_p2.
DSP Report: Generating DSP add_ln127_31_fu_9605_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_56_reg_15717_reg is absorbed into DSP add_ln127_31_fu_9605_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_31_fu_9605_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_31_fu_9605_p2.
DSP Report: operator add_ln127_31_fu_9605_p2 is absorbed into DSP add_ln127_31_fu_9605_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_31_fu_9605_p2.
DSP Report: Generating DSP add_ln127_29_fu_9495_p2, operation Mode is: C+(A2*(B:0x13))'.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_29_fu_9495_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_29_fu_9495_p2.
DSP Report: operator add_ln127_29_fu_9495_p2 is absorbed into DSP add_ln127_29_fu_9495_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_29_fu_9495_p2.
DSP Report: Generating DSP add_ln127_28_fu_9429_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_53_reg_15670_pp0_iter3_reg_reg is absorbed into DSP add_ln127_28_fu_9429_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_28_fu_9429_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_28_fu_9429_p2.
DSP Report: operator add_ln127_28_fu_9429_p2 is absorbed into DSP add_ln127_28_fu_9429_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_28_fu_9429_p2.
DSP Report: Generating DSP add_ln127_27_fu_9374_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_52_reg_15705_reg is absorbed into DSP add_ln127_27_fu_9374_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_27_fu_9374_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_27_fu_9374_p2.
DSP Report: operator add_ln127_27_fu_9374_p2 is absorbed into DSP add_ln127_27_fu_9374_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_27_fu_9374_p2.
DSP Report: Generating DSP add_ln127_25_fu_9253_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_50_reg_15664_pp0_iter3_reg_reg is absorbed into DSP add_ln127_25_fu_9253_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_25_fu_9253_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_25_fu_9253_p2.
DSP Report: operator add_ln127_25_fu_9253_p2 is absorbed into DSP add_ln127_25_fu_9253_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_25_fu_9253_p2.
DSP Report: Generating DSP am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/p_reg_reg, operation Mode is: ((D+(A:0x14))*(B:0x4c)')'.
DSP Report: register am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/ad_reg_reg is absorbed into DSP am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/m is absorbed into DSP am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/ad is absorbed into DSP am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP add_ln127_24_fu_9198_p2, operation Mode is: C+(A2*(B:0x13))'.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_24_fu_9198_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_24_fu_9198_p2.
DSP Report: operator add_ln127_24_fu_9198_p2 is absorbed into DSP add_ln127_24_fu_9198_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_24_fu_9198_p2.
DSP Report: Generating DSP add_ln127_26_fu_9319_p2, operation Mode is: C+(A2*(B:0x13))'.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_26_fu_9319_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_26_fu_9319_p2.
DSP Report: operator add_ln127_26_fu_9319_p2 is absorbed into DSP add_ln127_26_fu_9319_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_26_fu_9319_p2.
DSP Report: Generating DSP add_ln127_30_fu_9550_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_55_reg_15711_reg is absorbed into DSP add_ln127_30_fu_9550_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_30_fu_9550_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_30_fu_9550_p2.
DSP Report: operator add_ln127_30_fu_9550_p2 is absorbed into DSP add_ln127_30_fu_9550_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_30_fu_9550_p2.
DSP Report: Generating DSP add_ln127_34_fu_9770_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_59_reg_15735_reg is absorbed into DSP add_ln127_34_fu_9770_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_34_fu_9770_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_34_fu_9770_p2.
DSP Report: operator add_ln127_34_fu_9770_p2 is absorbed into DSP add_ln127_34_fu_9770_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_34_fu_9770_p2.
DSP Report: Generating DSP add_ln127_38_fu_10001_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_63_reg_15753_reg is absorbed into DSP add_ln127_38_fu_10001_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_38_fu_10001_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_38_fu_10001_p2.
DSP Report: operator add_ln127_38_fu_10001_p2 is absorbed into DSP add_ln127_38_fu_10001_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_38_fu_10001_p2.
DSP Report: Generating DSP add_ln127_42_fu_10221_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register tmp_67_reg_15777_reg is absorbed into DSP add_ln127_42_fu_10221_p2.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_42_fu_10221_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_42_fu_10221_p2.
DSP Report: operator add_ln127_42_fu_10221_p2 is absorbed into DSP add_ln127_42_fu_10221_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_42_fu_10221_p2.
DSP Report: Generating DSP add_ln127_46_fu_10441_p2, operation Mode is: C'+(A2*(B:0x13))'.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP add_ln127_46_fu_10441_p2.
DSP Report: register tmp_71_reg_15801_reg is absorbed into DSP add_ln127_46_fu_10441_p2.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP add_ln127_46_fu_10441_p2.
DSP Report: operator add_ln127_46_fu_10441_p2 is absorbed into DSP add_ln127_46_fu_10441_p2.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP add_ln127_46_fu_10441_p2.
DSP Report: Generating DSP mul_ln127_25_reg_15676_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register trunc_ln127_reg_15609_reg is absorbed into DSP mul_ln127_25_reg_15676_reg.
DSP Report: register mul_ln127_25_reg_15676_reg is absorbed into DSP mul_ln127_25_reg_15676_reg.
DSP Report: operator mul_10s_6ns_10_1_1_U271/tmp_product is absorbed into DSP mul_ln127_25_reg_15676_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_25_reg_20843_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_25_reg_20843_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_26_reg_20848_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_26_reg_20848_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U344/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U366/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_31_reg_20873_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_31_reg_20873_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_32_reg_20878_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_32_reg_20878_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U345/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U367/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_41_reg_20923_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_41_reg_20923_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_42_reg_20928_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_42_reg_20928_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U347/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_37_reg_20903_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_37_reg_20903_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_38_reg_20908_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_38_reg_20908_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U346/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U368/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_45_reg_20943_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_45_reg_20943_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_46_reg_20948_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_46_reg_20948_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U348/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_4_reg_20723_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_4_reg_20723_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_5_reg_20728_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_5_reg_20728_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U340/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U362/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_s_reg_20753_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_s_reg_20753_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_1_reg_20758_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_1_reg_20758_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U341/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U363/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_13_reg_20783_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_13_reg_20783_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_14_reg_20788_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_14_reg_20788_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U342/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U364/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_19_reg_20813_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_19_reg_20813_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_20_reg_20818_pp0_iter6_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_20_reg_20818_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U343/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U365/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_reg_980_reg, operation Mode is: ((A:0x25f)*B2)'.
DSP Report: register tmp_reg_980_reg is absorbed into DSP tmp_reg_980_reg.
DSP Report: register tmp_reg_980_reg is absorbed into DSP tmp_reg_980_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U455/tmp_product is absorbed into DSP tmp_reg_980_reg.
DSP Report: Generating DSP mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x13)')')'.
DSP Report: register mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p is absorbed into DSP mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/m is absorbed into DSP mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U495/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U495/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U495/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U495/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U495/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U495/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U495/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U495/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U495/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U495/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U495/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U495/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U494/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U494/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U494/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U494/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U494/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U494/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U494/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U494/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U494/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U494/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U494/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U494/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U494/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U494/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U494/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U494/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U494/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U494/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U494/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U494/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U494/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U494/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U494/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U494/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U493/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U493/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_467_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U493/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U493/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U493/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U493/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U493/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_467_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U493/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U493/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U493/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U493/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U493/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U493/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U493/buff0_reg.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U532/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/tmp_product.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U532/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U532/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U532/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U532/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U532/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/tmp_product.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U532/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U532/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U532/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U532/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U532/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U532/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U532/buff0_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U531/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U531/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U531/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U531/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: register IFMCH_curr_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U531/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U531/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U531/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register IFMCH_curr_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U531/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U531/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U531/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U531/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U531/buff0_reg.
DSP Report: Generating DSP tmp_74_reg_6901_reg, operation Mode is: ((A:0xf1)*B'')'.
DSP Report: register tmp_74_reg_6901_reg is absorbed into DSP tmp_74_reg_6901_reg.
DSP Report: register tmp_74_reg_6901_reg is absorbed into DSP tmp_74_reg_6901_reg.
DSP Report: register tmp_74_reg_6901_reg is absorbed into DSP tmp_74_reg_6901_reg.
DSP Report: operator mul_7ns_9ns_15_1_1_U560/tmp_product is absorbed into DSP tmp_74_reg_6901_reg.
DSP Report: Generating DSP mul_10ns_12ns_21_1_1_U568/tmp_product, operation Mode is: (A:0x788)*B2.
DSP Report: register mul_10ns_12ns_21_1_1_U568/tmp_product is absorbed into DSP mul_10ns_12ns_21_1_1_U568/tmp_product.
DSP Report: operator mul_10ns_12ns_21_1_1_U568/tmp_product is absorbed into DSP mul_10ns_12ns_21_1_1_U568/tmp_product.
DSP Report: Generating DSP mul_10ns_12ns_21_1_1_U567/tmp_product, operation Mode is: (A:0x788)*B2.
DSP Report: register mul_10ns_12ns_21_1_1_U567/tmp_product is absorbed into DSP mul_10ns_12ns_21_1_1_U567/tmp_product.
DSP Report: operator mul_10ns_12ns_21_1_1_U567/tmp_product is absorbed into DSP mul_10ns_12ns_21_1_1_U567/tmp_product.
DSP Report: Generating DSP mul_10ns_12ns_21_1_1_U566/tmp_product, operation Mode is: (A:0x788)*B2.
DSP Report: register mul_10ns_12ns_21_1_1_U566/tmp_product is absorbed into DSP mul_10ns_12ns_21_1_1_U566/tmp_product.
DSP Report: operator mul_10ns_12ns_21_1_1_U566/tmp_product is absorbed into DSP mul_10ns_12ns_21_1_1_U566/tmp_product.
DSP Report: Generating DSP mul_10ns_12ns_21_1_1_U565/tmp_product, operation Mode is: (A:0x788)*B2.
DSP Report: register mul_10ns_12ns_21_1_1_U565/tmp_product is absorbed into DSP mul_10ns_12ns_21_1_1_U565/tmp_product.
DSP Report: operator mul_10ns_12ns_21_1_1_U565/tmp_product is absorbed into DSP mul_10ns_12ns_21_1_1_U565/tmp_product.
DSP Report: Generating DSP am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (((D:0x1d2)+A'')*(B:0x788)')'.
DSP Report: register am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/ad_reg_reg is absorbed into DSP am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/m is absorbed into DSP am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/ad is absorbed into DSP am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U564/tmp_product, operation Mode is: (A:0x3c4)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U564/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U564/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U564/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U564/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U563/tmp_product, operation Mode is: (A:0x3c4)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U563/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U563/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U563/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U563/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U562/tmp_product, operation Mode is: (A:0x3c4)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U562/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U562/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U562/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U562/tmp_product.
DSP Report: Generating DSP am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (((D:0xc8)+A'')*(B:0x3c4)')'.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/m_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/ad_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/m is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/ad is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP tmp_79_reg_6942_reg, operation Mode is: ((A:0x1e2)*B)'.
DSP Report: register tmp_79_reg_6942_reg is absorbed into DSP tmp_79_reg_6942_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U561/tmp_product is absorbed into DSP tmp_79_reg_6942_reg.
DSP Report: Generating DSP am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg, operation Mode is: (((D:0x42)+A'')*(B:0x1e2)')'.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/b_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/m_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/ad_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/m is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/ad is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_49_reg_9092_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_49_reg_9092_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_50_reg_9097_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_50_reg_9097_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U593/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/m is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U604/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_55_reg_9122_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_55_reg_9122_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_56_reg_9127_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_56_reg_9127_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U594/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/m is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U605/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_61_reg_9152_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_61_reg_9152_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_62_reg_9157_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_62_reg_9157_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U595/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/m is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U606/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_67_reg_9182_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_67_reg_9182_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_68_reg_9187_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_68_reg_9187_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U596/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/m is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U607/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: Generating DSP tmp_reg_764_reg, operation Mode is: ((A:0x788)*B2)'.
DSP Report: register tmp_reg_764_reg is absorbed into DSP tmp_reg_764_reg.
DSP Report: register tmp_reg_764_reg is absorbed into DSP tmp_reg_764_reg.
DSP Report: operator mul_10ns_12ns_21_1_1_U665/tmp_product is absorbed into DSP tmp_reg_764_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U693/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U693/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U693/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U693/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U693/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U693/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U693/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U693/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U693/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U693/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U693/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U693/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U692/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U692/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U692/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U692/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U692/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U692/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U692/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U692/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U692/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U692/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U692/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U692/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U692/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U692/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U692/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U692/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U692/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U692/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U692/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U692/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U692/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U692/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U692/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U692/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U691/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U691/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_345_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U691/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U691/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U691/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U691/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U691/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_345_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U691/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U691/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U691/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U691/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U691/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U691/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U691/buff0_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_reg_2172_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_reg_2172_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_s_reg_2177_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_s_reg_2177_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U724/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_75_reg_2202_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_75_reg_2202_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_76_reg_2207_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register tmp_76_reg_2207_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U725/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/m is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U730/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_14_U/p_reg_reg.
DSP Report: Generating DSP tmp_97_reg_1793_reg, operation Mode is: ((A:0x24a)*B2)'.
DSP Report: register tmp_97_reg_1793_reg is absorbed into DSP tmp_97_reg_1793_reg.
DSP Report: register tmp_97_reg_1793_reg is absorbed into DSP tmp_97_reg_1793_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U713/tmp_product is absorbed into DSP tmp_97_reg_1793_reg.
DSP Report: Generating DSP tmp_96_reg_1787_reg, operation Mode is: ((A:0x24a)*B2)'.
DSP Report: register tmp_96_reg_1787_reg is absorbed into DSP tmp_96_reg_1787_reg.
DSP Report: register tmp_96_reg_1787_reg is absorbed into DSP tmp_96_reg_1787_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U712/tmp_product is absorbed into DSP tmp_96_reg_1787_reg.
DSP Report: Generating DSP am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (((D:0xc8)+A'')*(B:0x24a)')'.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/b_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/m_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/ad_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/m is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/ad is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg, operation Mode is: (((D:0x64)+A'')*(B:0x125)')'.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/b_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/m_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/ad_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/m is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/ad is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg.
DSP Report: Generating DSP tmp_93_reg_1781_reg, operation Mode is: ((A:0x93)*B'')'.
DSP Report: register tmp_93_reg_1781_reg is absorbed into DSP tmp_93_reg_1781_reg.
DSP Report: register tmp_93_reg_1781_reg is absorbed into DSP tmp_93_reg_1781_reg.
DSP Report: register tmp_93_reg_1781_reg is absorbed into DSP tmp_93_reg_1781_reg.
DSP Report: operator mul_7ns_9ns_15_1_1_U711/tmp_product is absorbed into DSP tmp_93_reg_1781_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U754/tmp_product, operation Mode is: (A:0x24a)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U754/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U754/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U754/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U754/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U773/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U773/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U773/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U773/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U773/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U773/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U773/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U773/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U773/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U773/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U773/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U773/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U772/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U772/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U772/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U772/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U772/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U772/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U772/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U772/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U772/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U772/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U772/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U772/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U772/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U772/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U772/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U772/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U772/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U772/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U772/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U772/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U772/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U772/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U772/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U772/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U770/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U770/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_224_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U770/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U770/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U770/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U770/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U770/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_224_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U770/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U770/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U770/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U770/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U770/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U770/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U770/buff0_reg.
INFO: [Synth 8-7082] The signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "inst/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:05:31 . Memory (MB): peak = 2070.551 ; gain = 1162.562
---------------------------------------------------------------------------------
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_ac : 0 0 : 1985 3229 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_ac : 0 1 : 549 3229 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_ac : 0 2 : 695 3229 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_ae : 0 0 : 1985 2534 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_ae : 0 1 : 549 2534 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_77 : 0 0 : 633 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_77 : 0 1 : 555 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_77 : 0 2 : 700 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_76 : 0 0 : 633 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_76 : 0 1 : 555 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_76 : 0 2 : 700 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_75 : 0 0 : 633 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_75 : 0 1 : 555 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_75 : 0 2 : 700 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_71 : 0 0 : 633 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_71 : 0 1 : 555 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_71 : 0 2 : 700 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7c : 0 0 : 633 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7c : 0 1 : 555 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7c : 0 2 : 700 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7b : 0 0 : 633 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7b : 0 1 : 555 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7b : 0 2 : 700 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_79 : 0 0 : 633 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_79 : 0 1 : 555 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_79 : 0 2 : 700 1888 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a3 : 0 0 : 614 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a3 : 0 1 : 549 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a3 : 0 2 : 695 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a2 : 0 0 : 614 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a2 : 0 1 : 549 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a2 : 0 2 : 695 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a1 : 0 0 : 614 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a1 : 0 1 : 549 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a1 : 0 2 : 695 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_9d : 0 0 : 614 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_9d : 0 1 : 549 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_9d : 0 2 : 695 1858 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_a : 0 0 : 624 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_a : 0 1 : 539 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_a : 0 2 : 691 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_9 : 0 0 : 624 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_9 : 0 1 : 539 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_9 : 0 2 : 691 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_6 : 0 0 : 624 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_6 : 0 1 : 539 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_6 : 0 2 : 691 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_4 : 0 0 : 624 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_4 : 0 1 : 539 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_4 : 0 2 : 691 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_5 : 0 0 : 624 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_5 : 0 1 : 539 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_5 : 0 2 : 691 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_0 : 0 0 : 624 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_0 : 0 1 : 539 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_0 : 0 2 : 691 1854 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7a : 0 0 : 633 1188 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7a : 0 1 : 555 1188 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_78 : 0 0 : 633 1188 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB1 mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_78 : 0 1 : 555 1188 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_8 : 0 0 : 624 1163 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_8 : 0 1 : 539 1163 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7 : 0 0 : 624 1163 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7 : 0 1 : 539 1163 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg_7f : 0 0 : 796 796 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg_f : 0 0 : 707 707 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg_d : 0 0 : 702 702 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg_b : 0 0 : 698 698 : Used 1 time 100
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_31ns_32ns_63_2_1_U213/tmp_product_27 : 0 0 : 3173 6051 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_31ns_32ns_63_2_1_U213/tmp_product_27 : 0 1 : 2878 6051 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_31ns_32ns_63_2_1_U531/tmp_product_89 : 0 0 : 3173 6051 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_31ns_32ns_63_2_1_U531/tmp_product_89 : 0 1 : 2878 6051 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32ns_32ns_64_2_1_U149/tmp_product_1c : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32ns_32ns_64_2_1_U149/tmp_product_1c : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32ns_32ns_64_2_1_U493/tmp_product_85 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32ns_32ns_64_2_1_U493/tmp_product_85 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32ns_32ns_64_2_1_U691/tmp_product_aa : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32ns_32ns_64_2_1_U691/tmp_product_aa : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32ns_32ns_64_2_1_U770/tmp_product_b9 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32ns_32ns_64_2_1_U770/tmp_product_b9 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_32ns_31ns_63_2_1_U214/tmp_product_21 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_32ns_31ns_63_2_1_U214/tmp_product_21 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_32ns_31ns_63_2_1_U532/tmp_product_87 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_32ns_31ns_63_2_1_U532/tmp_product_87 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U151/tmp_product_11 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U151/tmp_product_11 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U495/tmp_product_81 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U495/tmp_product_81 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U693/tmp_product_a6 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U693/tmp_product_a6 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U773/tmp_product_b5 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U773/tmp_product_b5 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32ns_32ns_64_2_1_U149/tmp_product_1e : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32ns_32ns_64_2_1_U149/tmp_product_1e : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32ns_32ns_64_2_1_U493/tmp_product_86 : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32ns_32ns_64_2_1_U493/tmp_product_86 : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32ns_32ns_64_2_1_U691/tmp_product_ab : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32ns_32ns_64_2_1_U691/tmp_product_ab : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32ns_32ns_64_2_1_U770/tmp_product_ba : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32ns_32ns_64_2_1_U770/tmp_product_ba : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_32ns_31ns_63_2_1_U214/tmp_product_24 : 0 0 : 2795 5416 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_32ns_31ns_63_2_1_U214/tmp_product_24 : 0 1 : 2621 5416 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_32ns_31ns_63_2_1_U532/tmp_product_88 : 0 0 : 2795 5416 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_32ns_31ns_63_2_1_U532/tmp_product_88 : 0 1 : 2621 5416 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_31ns_32ns_63_2_1_U213/tmp_product_2a : 0 0 : 2700 5337 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_31ns_32ns_63_2_1_U213/tmp_product_2a : 0 1 : 2637 5337 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_31ns_32ns_63_2_1_U531/tmp_product_8a : 0 0 : 2700 5337 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_31ns_32ns_63_2_1_U531/tmp_product_8a : 0 1 : 2637 5337 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U151/tmp_product_14 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U151/tmp_product_14 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U495/tmp_product_82 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U495/tmp_product_82 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U693/tmp_product_a7 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U693/tmp_product_a7 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U773/tmp_product_b6 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U773/tmp_product_b6 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U150/tmp_product_17 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U150/tmp_product_17 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U494/tmp_product_83 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U494/tmp_product_83 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U692/tmp_product_a8 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U692/tmp_product_a8 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U772/tmp_product_b7 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U772/tmp_product_b7 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U150/tmp_product_1a : 0 0 : 2158 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U150/tmp_product_1a : 0 1 : 2533 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U494/tmp_product_84 : 0 0 : 2158 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U494/tmp_product_84 : 0 1 : 2533 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U692/tmp_product_a9 : 0 0 : 2158 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U692/tmp_product_a9 : 0 1 : 2533 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U772/tmp_product_b8 : 0 0 : 2158 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U772/tmp_product_b8 : 0 1 : 2533 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg_96 : 0 0 : 1580 1580 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg_91 : 0 0 : 1457 1457 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg_b1 : 0 0 : 1457 1457 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/p_reg_reg_47 : 0 0 : 1436 1436 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg_8d : 0 0 : 1202 1202 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg_b0 : 0 0 : 1202 1202 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/p_reg_reg_33 : 0 0 : 1180 1180 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/p_reg_reg_2f : 0 0 : 968 968 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/p_reg_reg_4d : 0 0 : 742 742 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 tmp_reg_764_reg_a4 : 0 0 : 363 363 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 tmp_96_reg_1787_reg_b2 : 0 0 : 361 361 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 tmp_97_reg_1793_reg_b3 : 0 0 : 361 361 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 tmp_reg_980_reg_7d : 0 0 : 361 361 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_10ns_12ns_21_1_1_U565/tmp_product_98 : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_10ns_12ns_21_1_1_U566/tmp_product_9a : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_10ns_12ns_21_1_1_U567/tmp_product_9b : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_10ns_12ns_21_1_1_U568/tmp_product_9c : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U278/tmp_product_3a : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U279/tmp_product_3c : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U280/tmp_product_3d : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U282/tmp_product_3e : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U283/tmp_product_3f : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U284/tmp_product_40 : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U285/tmp_product_4b : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U286/tmp_product_41 : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U287/tmp_product_42 : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U288/tmp_product_43 : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_9ns_11ns_19_1_1_U562/tmp_product_93 : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_9ns_11ns_19_1_1_U563/tmp_product_94 : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_9ns_11ns_19_1_1_U564/tmp_product_95 : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_9ns_11ns_19_1_1_U754/tmp_product_b4 : 0 0 : 342 342 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U281/tmp_product_49 : 0 0 : 332 332 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_9ns_11ns_19_1_1_U289/tmp_product_4c : 0 0 : 332 332 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 tmp_74_reg_6901_reg_8b : 0 0 : 271 271 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 tmp_93_reg_1781_reg_af : 0 0 : 271 271 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_36_fu_9891_p2_5e : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_37_fu_9946_p2_60 : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_38_fu_10001_p2_6c : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_39_fu_10056_p2_61 : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_40_fu_10111_p2_62 : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_41_fu_10166_p2_63 : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_42_fu_10221_p2_6d : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_43_fu_10276_p2_64 : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_44_fu_10331_p2_65 : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_45_fu_10386_p2_66 : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_46_fu_10441_p2_6e : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_47_fu_10496_p2_67 : 0 0 : 206 206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_30_fu_9550_p2_6a : 0 0 : 205 205 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_31_fu_9605_p2_58 : 0 0 : 205 205 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_32_fu_9660_p2_5a : 0 0 : 205 205 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_33_fu_9715_p2_5b : 0 0 : 205 205 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_34_fu_9770_p2_6b : 0 0 : 205 205 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_27_fu_9374_p2_53 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_28_fu_9429_p2_55 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_25_fu_9253_p2_51 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_24_fu_9198_p2_4f : 0 0 : 201 201 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_26_fu_9319_p2_68 : 0 0 : 201 201 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_29_fu_9495_p2_56 : 0 0 : 201 201 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 add_ln127_35_fu_9836_p2_5c : 0 0 : 201 201 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 tmp_79_reg_6942_reg_8f : 0 0 : 198 198 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_ln127_25_reg_15676_reg_6f : 0 0 : 172 172 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 tmp_53_reg_15670_reg_31 : 0 0 : 161 161 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_8ns_10ns_17_1_1_U273/tmp_product_35 : 0 0 : 147 147 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_8ns_10ns_17_1_1_U274/tmp_product_46 : 0 0 : 147 147 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_8ns_10ns_17_1_1_U275/tmp_product_37 : 0 0 : 147 147 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_8ns_10ns_17_1_1_U276/tmp_product_38 : 0 0 : 147 147 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_8ns_10ns_17_1_1_U277/tmp_product_39 : 0 0 : 147 147 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 mul_7ns_9ns_15_1_1_U272/tmp_product_44 : 0 0 : 146 146 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3__GB0 tmp_50_reg_15664_reg_2d : 0 0 : 116 116 : Used 1 time 0
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 378, Available = 280. Will try to implement using LUT-RAM. 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_a 0 1854 624: Used 1 time : Accepted (39 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_a 1 1854 539: Used 1 time : Accepted (40 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U42/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_a 2 1854 691: Used 1 time : Accepted (41 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_17s_18_4_1_U45/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1_DSP48_2_U/p_reg_reg_b 0 698 698: Used 1 time : Accepted (68 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_9 0 1854 624: Used 1 time : Accepted (42 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_9 1 1854 539: Used 1 time : Accepted (43 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U44/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_9 2 1854 691: Used 1 time : Accepted (44 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_18s_19_4_1_U48/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1_DSP48_3_U/p_reg_reg_d 0 702 702: Used 1 time : Accepted (67 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_8 0 1163 624: Used 1 time : Accepted (61 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U49/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_8 1 1163 539: Used 1 time : Accepted (62 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7 0 1163 624: Used 1 time : Accepted (63 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U50/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7 1 1163 539: Used 1 time : Accepted (64 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_6 0 1854 624: Used 1 time : Accepted (45 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_6 1 1854 539: Used 1 time : Accepted (46 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U47/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_6 2 1854 691: Used 1 time : Accepted (47 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_19s_20_4_1_U57/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1_DSP48_4_U/p_reg_reg_f 0 707 707: Used 1 time : Accepted (66 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_5 0 1854 624: Used 1 time : Accepted (51 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_5 1 1854 539: Used 1 time : Accepted (52 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U53/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_5 2 1854 691: Used 1 time : Accepted (53 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_4 0 1854 624: Used 1 time : Accepted (48 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_4 1 1854 539: Used 1 time : Accepted (49 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U52/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_4 2 1854 691: Used 1 time : Accepted (50 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_0 0 1854 624: Used 1 time : Accepted (54 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_0 1 1854 539: Used 1 time : Accepted (55 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U54/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_0 2 1854 691: Used 1 time : Accepted (56 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U151/tmp_product_14 0 5185 2652: Used 1 time : Accepted (109 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U151/tmp_product_11 0 5856 3137: Used 1 time : Accepted (85 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U151/tmp_product_11 1 5856 2719: Used 1 time : Accepted (86 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U150/tmp_product_1a 0 4691 2158: Used 1 time : Accepted (125 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U150/tmp_product_17 0 4912 2701: Used 1 time : Accepted (117 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U150/tmp_product_17 1 4912 2211: Used 1 time : Accepted (118 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U149/tmp_product_1e 0 5500 2777: Used 1 time : Accepted (93 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U149/tmp_product_1e 1 5500 2723: Used 1 time : Accepted (94 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U149/tmp_product_1c 0 5997 3137: Used 1 time : Accepted (73 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U149/tmp_product_1c 1 5997 2860: Used 1 time : Accepted (74 < 220) uniquify 0 
 DSP resource Status: mul_32ns_31ns_63_2_1_U214/tmp_product_24 0 5416 2795: Used 1 time : Accepted (101 < 220) uniquify 0 
 DSP resource Status: mul_32ns_31ns_63_2_1_U214/tmp_product_24 1 5416 2621: Used 1 time : Accepted (102 < 220) uniquify 0 
 DSP resource Status: mul_32ns_31ns_63_2_1_U214/tmp_product_21 0 5904 3155: Used 1 time : Accepted (81 < 220) uniquify 0 
 DSP resource Status: mul_32ns_31ns_63_2_1_U214/tmp_product_21 1 5904 2749: Used 1 time : Accepted (82 < 220) uniquify 0 
 DSP resource Status: mul_31ns_32ns_63_2_1_U213/tmp_product_2a 0 5337 2700: Used 1 time : Accepted (105 < 220) uniquify 0 
 DSP resource Status: mul_31ns_32ns_63_2_1_U213/tmp_product_2a 1 5337 2637: Used 1 time : Accepted (106 < 220) uniquify 0 
 DSP resource Status: mul_31ns_32ns_63_2_1_U213/tmp_product_27 0 6051 3173: Used 1 time : Accepted (69 < 220) uniquify 0 
 DSP resource Status: mul_31ns_32ns_63_2_1_U213/tmp_product_27 1 6051 2878: Used 1 time : Accepted (70 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U288/tmp_product_43 0 342 342: Used 1 time : Accepted (159 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U287/tmp_product_42 0 342 342: Used 1 time : Accepted (158 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U286/tmp_product_41 0 342 342: Used 1 time : Accepted (157 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U284/tmp_product_40 0 342 342: Used 1 time : Accepted (155 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U283/tmp_product_3f 0 342 342: Used 1 time : Accepted (154 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U282/tmp_product_3e 0 342 342: Used 1 time : Accepted (153 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U280/tmp_product_3d 0 342 342: Used 1 time : Accepted (152 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U279/tmp_product_3c 0 342 342: Used 1 time : Accepted (151 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U278/tmp_product_3a 0 342 342: Used 1 time : Accepted (150 < 220) uniquify 0 
 DSP resource Status: mul_8ns_10ns_17_1_1_U277/tmp_product_39 0 147 147: Used 1 time : Accepted (199 < 220) uniquify 0 
 DSP resource Status: mul_8ns_10ns_17_1_1_U276/tmp_product_38 0 147 147: Used 1 time : Accepted (198 < 220) uniquify 0 
 DSP resource Status: mul_8ns_10ns_17_1_1_U275/tmp_product_37 0 147 147: Used 1 time : Accepted (197 < 220) uniquify 0 
 DSP resource Status: mul_8ns_10ns_17_1_1_U273/tmp_product_35 0 147 147: Used 1 time : Accepted (195 < 220) uniquify 0 
 DSP resource Status: am_addmul_5ns_7ns_9ns_17_4_1_U350/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6_U/p_reg_reg_33 0 1180 1180: Used 1 time : Accepted (139 < 220) uniquify 0 
 DSP resource Status: tmp_53_reg_15670_reg_31 0 161 161: Used 1 time : Accepted (194 < 220) uniquify 0 
 DSP resource Status: am_addmul_5ns_6ns_8ns_15_4_1_U351/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7_U/p_reg_reg_2f 0 968 968: Used 1 time : Accepted (140 < 220) uniquify 0 
 DSP resource Status: tmp_50_reg_15664_reg_2d 0 116 116: Used 1 time : Accepted (201 < 220) uniquify 0 
 DSP resource Status: mul_7ns_9ns_15_1_1_U272/tmp_product_44 0 146 146: Used 1 time : Accepted (200 < 220) uniquify 0 
 DSP resource Status: mul_8ns_10ns_17_1_1_U274/tmp_product_46 0 147 147: Used 1 time : Accepted (196 < 220) uniquify 0 
 DSP resource Status: am_addmul_5ns_8ns_10ns_19_4_1_U349/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5_U/p_reg_reg_47 0 1436 1436: Used 1 time : Accepted (136 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U281/tmp_product_49 0 332 332: Used 1 time : Accepted (164 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U285/tmp_product_4b 0 342 342: Used 1 time : Accepted (156 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U289/tmp_product_4c 0 332 332: Used 1 time : Accepted (165 < 220) uniquify 0 
 DSP resource Status: add_ln127_47_fu_10496_p2_67 0 206 206: Used 1 time : Accepted (179 < 220) uniquify 0 
 DSP resource Status: add_ln127_45_fu_10386_p2_66 0 206 206: Used 1 time : Accepted (177 < 220) uniquify 0 
 DSP resource Status: add_ln127_44_fu_10331_p2_65 0 206 206: Used 1 time : Accepted (176 < 220) uniquify 0 
 DSP resource Status: add_ln127_43_fu_10276_p2_64 0 206 206: Used 1 time : Accepted (175 < 220) uniquify 0 
 DSP resource Status: add_ln127_41_fu_10166_p2_63 0 206 206: Used 1 time : Accepted (173 < 220) uniquify 0 
 DSP resource Status: add_ln127_40_fu_10111_p2_62 0 206 206: Used 1 time : Accepted (172 < 220) uniquify 0 
 DSP resource Status: add_ln127_39_fu_10056_p2_61 0 206 206: Used 1 time : Accepted (171 < 220) uniquify 0 
 DSP resource Status: add_ln127_37_fu_9946_p2_60 0 206 206: Used 1 time : Accepted (169 < 220) uniquify 0 
 DSP resource Status: add_ln127_36_fu_9891_p2_5e 0 206 206: Used 1 time : Accepted (168 < 220) uniquify 0 
 DSP resource Status: add_ln127_35_fu_9836_p2_5c 0 201 201: Used 1 time : Accepted (191 < 220) uniquify 0 
 DSP resource Status: add_ln127_33_fu_9715_p2_5b 0 205 205: Used 1 time : Accepted (183 < 220) uniquify 0 
 DSP resource Status: add_ln127_32_fu_9660_p2_5a 0 205 205: Used 1 time : Accepted (182 < 220) uniquify 0 
 DSP resource Status: add_ln127_31_fu_9605_p2_58 0 205 205: Used 1 time : Accepted (181 < 220) uniquify 0 
 DSP resource Status: add_ln127_29_fu_9495_p2_56 0 201 201: Used 1 time : Accepted (190 < 220) uniquify 0 
 DSP resource Status: add_ln127_28_fu_9429_p2_55 0 204 204: Used 1 time : Accepted (186 < 220) uniquify 0 
 DSP resource Status: add_ln127_27_fu_9374_p2_53 0 204 204: Used 1 time : Accepted (185 < 220) uniquify 0 
 DSP resource Status: add_ln127_25_fu_9253_p2_51 0 203 203: Used 1 time : Accepted (187 < 220) uniquify 0 
 DSP resource Status: am_addmul_5ns_5ns_7ns_13_4_1_U352/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8_U/p_reg_reg_4d 0 742 742: Used 1 time : Accepted (141 < 220) uniquify 0 
 DSP resource Status: add_ln127_24_fu_9198_p2_4f 0 201 201: Used 1 time : Accepted (188 < 220) uniquify 0 
 DSP resource Status: add_ln127_26_fu_9319_p2_68 0 201 201: Used 1 time : Accepted (189 < 220) uniquify 0 
 DSP resource Status: add_ln127_30_fu_9550_p2_6a 0 205 205: Used 1 time : Accepted (180 < 220) uniquify 0 
 DSP resource Status: add_ln127_34_fu_9770_p2_6b 0 205 205: Used 1 time : Accepted (184 < 220) uniquify 0 
 DSP resource Status: add_ln127_38_fu_10001_p2_6c 0 206 206: Used 1 time : Accepted (170 < 220) uniquify 0 
 DSP resource Status: add_ln127_42_fu_10221_p2_6d 0 206 206: Used 1 time : Accepted (174 < 220) uniquify 0 
 DSP resource Status: add_ln127_46_fu_10441_p2_6e 0 206 206: Used 1 time : Accepted (178 < 220) uniquify 0 
 DSP resource Status: mul_ln127_25_reg_15676_reg_6f 0 172 172: Used 1 time : Accepted (193 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7c 0 1888 633: Used 1 time : Accepted (18 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7c 1 1888 555: Used 1 time : Accepted (19 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U357/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7c 2 1888 700: Used 1 time : Accepted (20 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7b 0 1888 633: Used 1 time : Accepted (21 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7b 1 1888 555: Used 1 time : Accepted (22 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U358/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7b 2 1888 700: Used 1 time : Accepted (23 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7a 0 1188 633: Used 1 time : Accepted (57 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U360/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_7a 1 1188 555: Used 1 time : Accepted (58 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_79 0 1888 633: Used 1 time : Accepted (24 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_79 1 1888 555: Used 1 time : Accepted (25 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U359/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_79 2 1888 700: Used 1 time : Accepted (26 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_78 0 1188 633: Used 1 time : Accepted (59 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U361/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_78 1 1188 555: Used 1 time : Accepted (60 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_77 0 1888 633: Used 1 time : Accepted (6 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_77 1 1888 555: Used 1 time : Accepted (7 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U353/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_77 2 1888 700: Used 1 time : Accepted (8 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_76 0 1888 633: Used 1 time : Accepted (9 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_76 1 1888 555: Used 1 time : Accepted (10 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U354/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_76 2 1888 700: Used 1 time : Accepted (11 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_75 0 1888 633: Used 1 time : Accepted (12 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_75 1 1888 555: Used 1 time : Accepted (13 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U355/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_75 2 1888 700: Used 1 time : Accepted (14 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_71 0 1888 633: Used 1 time : Accepted (15 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_71 1 1888 555: Used 1 time : Accepted (16 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_17_4_1_U356/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_71 2 1888 700: Used 1 time : Accepted (17 < 220) uniquify 0 
 DSP resource Status: tmp_reg_980_reg_7d 0 361 361: Used 1 time : Accepted (145 < 220) uniquify 0 
 DSP resource Status: mac_muladd_6ns_5ns_5ns_10_4_1_U456/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9_U/p_reg_reg_7f 0 796 796: Used 1 time : Accepted (65 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U495/tmp_product_82 0 5185 2652: Used 1 time : Accepted (111 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U495/tmp_product_81 0 5856 3137: Used 1 time : Accepted (87 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U495/tmp_product_81 1 5856 2719: Used 1 time : Accepted (88 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U494/tmp_product_84 0 4691 2158: Used 1 time : Accepted (127 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U494/tmp_product_83 0 4912 2701: Used 1 time : Accepted (119 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U494/tmp_product_83 1 4912 2211: Used 1 time : Accepted (120 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U493/tmp_product_86 0 5500 2777: Used 1 time : Accepted (95 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U493/tmp_product_86 1 5500 2723: Used 1 time : Accepted (96 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U493/tmp_product_85 0 5997 3137: Used 1 time : Accepted (75 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U493/tmp_product_85 1 5997 2860: Used 1 time : Accepted (76 < 220) uniquify 0 
 DSP resource Status: mul_32ns_31ns_63_2_1_U532/tmp_product_88 0 5416 2795: Used 1 time : Accepted (103 < 220) uniquify 0 
 DSP resource Status: mul_32ns_31ns_63_2_1_U532/tmp_product_88 1 5416 2621: Used 1 time : Accepted (104 < 220) uniquify 0 
 DSP resource Status: mul_32ns_31ns_63_2_1_U532/tmp_product_87 0 5904 3155: Used 1 time : Accepted (83 < 220) uniquify 0 
 DSP resource Status: mul_32ns_31ns_63_2_1_U532/tmp_product_87 1 5904 2749: Used 1 time : Accepted (84 < 220) uniquify 0 
 DSP resource Status: mul_31ns_32ns_63_2_1_U531/tmp_product_8a 0 5337 2700: Used 1 time : Accepted (107 < 220) uniquify 0 
 DSP resource Status: mul_31ns_32ns_63_2_1_U531/tmp_product_8a 1 5337 2637: Used 1 time : Accepted (108 < 220) uniquify 0 
 DSP resource Status: mul_31ns_32ns_63_2_1_U531/tmp_product_89 0 6051 3173: Used 1 time : Accepted (71 < 220) uniquify 0 
 DSP resource Status: mul_31ns_32ns_63_2_1_U531/tmp_product_89 1 6051 2878: Used 1 time : Accepted (72 < 220) uniquify 0 
 DSP resource Status: tmp_74_reg_6901_reg_8b 0 271 271: Used 1 time : Accepted (166 < 220) uniquify 0 
 DSP resource Status: mul_10ns_12ns_21_1_1_U568/tmp_product_9c 0 342 342: Used 1 time : Accepted (149 < 220) uniquify 0 
 DSP resource Status: mul_10ns_12ns_21_1_1_U567/tmp_product_9b 0 342 342: Used 1 time : Accepted (148 < 220) uniquify 0 
 DSP resource Status: mul_10ns_12ns_21_1_1_U566/tmp_product_9a 0 342 342: Used 1 time : Accepted (147 < 220) uniquify 0 
 DSP resource Status: mul_10ns_12ns_21_1_1_U565/tmp_product_98 0 342 342: Used 1 time : Accepted (146 < 220) uniquify 0 
 DSP resource Status: am_addmul_7ns_9ns_11ns_21_4_1_U597/LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10_U/p_reg_reg_96 0 1580 1580: Used 1 time : Accepted (133 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U564/tmp_product_95 0 342 342: Used 1 time : Accepted (162 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U563/tmp_product_94 0 342 342: Used 1 time : Accepted (161 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U562/tmp_product_93 0 342 342: Used 1 time : Accepted (160 < 220) uniquify 0 
 DSP resource Status: am_addmul_7ns_8ns_10ns_19_4_1_U598/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg_91 0 1457 1457: Used 1 time : Accepted (134 < 220) uniquify 0 
 DSP resource Status: tmp_79_reg_6942_reg_8f 0 198 198: Used 1 time : Accepted (192 < 220) uniquify 0 
 DSP resource Status: am_addmul_7ns_7ns_9ns_17_4_1_U599/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg_8d 0 1202 1202: Used 1 time : Accepted (137 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a3 0 1858 614: Used 1 time : Accepted (27 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a3 1 1858 549: Used 1 time : Accepted (28 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U600/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a3 2 1858 695: Used 1 time : Accepted (29 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a2 0 1858 614: Used 1 time : Accepted (30 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a2 1 1858 549: Used 1 time : Accepted (31 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U601/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a2 2 1858 695: Used 1 time : Accepted (32 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a1 0 1858 614: Used 1 time : Accepted (33 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a1 1 1858 549: Used 1 time : Accepted (34 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U602/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_a1 2 1858 695: Used 1 time : Accepted (35 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_9d 0 1858 614: Used 1 time : Accepted (36 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_9d 1 1858 549: Used 1 time : Accepted (37 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U603/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_9d 2 1858 695: Used 1 time : Accepted (38 < 220) uniquify 0 
 DSP resource Status: tmp_reg_764_reg_a4 0 363 363: Used 1 time : Accepted (142 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U693/tmp_product_a7 0 5185 2652: Used 1 time : Accepted (113 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U693/tmp_product_a6 0 5856 3137: Used 1 time : Accepted (89 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U693/tmp_product_a6 1 5856 2719: Used 1 time : Accepted (90 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U692/tmp_product_a9 0 4691 2158: Used 1 time : Accepted (129 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U692/tmp_product_a8 0 4912 2701: Used 1 time : Accepted (121 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U692/tmp_product_a8 1 4912 2211: Used 1 time : Accepted (122 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U691/tmp_product_ab 0 5500 2777: Used 1 time : Accepted (97 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U691/tmp_product_ab 1 5500 2723: Used 1 time : Accepted (98 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U691/tmp_product_aa 0 5997 3137: Used 1 time : Accepted (77 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U691/tmp_product_aa 1 5997 2860: Used 1 time : Accepted (78 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_ae 0 2534 1985: Used 1 time : Accepted (4 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U728/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_ae 1 2534 549: Used 1 time : Accepted (5 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_ac 0 3229 1985: Used 1 time : Accepted (1 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_ac 1 3229 549: Used 1 time : Accepted (2 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8s_16s_16_4_1_U729/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13_U/m_reg_reg_ac 2 3229 695: Used 1 time : Accepted (3 < 220) uniquify 0 
 DSP resource Status: tmp_97_reg_1793_reg_b3 0 361 361: Used 1 time : Accepted (144 < 220) uniquify 0 
 DSP resource Status: tmp_96_reg_1787_reg_b2 0 361 361: Used 1 time : Accepted (143 < 220) uniquify 0 
 DSP resource Status: am_addmul_7ns_8ns_10ns_19_4_1_U726/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11_U/p_reg_reg_b1 0 1457 1457: Used 1 time : Accepted (135 < 220) uniquify 0 
 DSP resource Status: am_addmul_7ns_7ns_9ns_17_4_1_U727/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12_U/p_reg_reg_b0 0 1202 1202: Used 1 time : Accepted (138 < 220) uniquify 0 
 DSP resource Status: tmp_93_reg_1781_reg_af 0 271 271: Used 1 time : Accepted (167 < 220) uniquify 0 
 DSP resource Status: mul_9ns_11ns_19_1_1_U754/tmp_product_b4 0 342 342: Used 1 time : Accepted (163 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U773/tmp_product_b6 0 5185 2652: Used 1 time : Accepted (115 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U773/tmp_product_b5 0 5856 3137: Used 1 time : Accepted (91 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U773/tmp_product_b5 1 5856 2719: Used 1 time : Accepted (92 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U772/tmp_product_b8 0 4691 2158: Used 1 time : Accepted (131 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U772/tmp_product_b7 0 4912 2701: Used 1 time : Accepted (123 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U772/tmp_product_b7 1 4912 2211: Used 1 time : Accepted (124 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U770/tmp_product_ba 0 5500 2777: Used 1 time : Accepted (99 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U770/tmp_product_ba 1 5500 2723: Used 1 time : Accepted (100 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U770/tmp_product_b9 0 5997 3137: Used 1 time : Accepted (79 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U770/tmp_product_b9 1 5997 2860: Used 1 time : Accepted (80 < 220) uniquify 0 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg   | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg        | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name | RTL Object                                                                         | Inference      | Size (Depth x Width) | Primitives                   | 
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|inst        | grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inputBuf_U/ram_reg   | Implied        | 16 K x 8             | RAM64M x 495                 | 
|inst        | A_U/ram_reg                                                                        | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | buf_U/ram_reg                                                                      | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_1_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_2_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_3_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_4_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_5_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_6_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_7_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_8_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_9_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_10_U/ram_reg                                                                   | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_11_U/ram_reg                                                                   | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | acc_U/ram_reg                                                                      | User Attribute | 32 x 32              | RAM16X1D x 64                | 
|inst        | inElem_U/ram_reg                                                                   | User Attribute | 256 x 8              | RAM64M x 12                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U/ram_reg       | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_24_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_25_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_26_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg       | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_25_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_26_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | buf_U/ram_reg                                                                      | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_1_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_2_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_3_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | acc_U/ram_reg                                                                      | User Attribute | 64 x 32              | RAM16X1D x 64 RAM32X1D x 32  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U/ram_reg        | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | connect_0_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_1_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_3_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_4_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_6_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_7_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_8_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                            | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A2*B'')'                     | 9      | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A2*B2)'                 | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A2*B'')')'             | 9      | 9      | -      | -      | 17     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (C+(A2*B'')')'                | 9      | 9      | 17     | -      | 18     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A2*B'')'                     | 9      | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A2*B2)'                 | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A2*B'')')'             | 9      | 9      | -      | -      | 17     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (C+(A2*B'')')'                | 9      | 9      | 18     | -      | 19     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A2*B'')'                     | 9      | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A2*B2)'                 | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A2*B'')'                     | 9      | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A2*B2)'                 | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A2*B'')'                     | 9      | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A2*B2)'                 | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A2*B'')')'             | 9      | 9      | -      | -      | 17     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (C+(A2*B'')')'                | 9      | 9      | 19     | -      | 20     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A2*B'')'                     | 9      | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A2*B2)'                 | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A2*B'')')'             | 9      | 9      | -      | -      | 17     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A2*B'')'                     | 9      | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A2*B2)'                 | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A2*B'')')'             | 9      | 9      | -      | -      | 17     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A2*B'')'                     | 9      | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A2*B2)'                 | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A2*B'')')'             | 9      | 9      | -      | -      | 17     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A2*B                          | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B                          | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B2               | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B2              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B                         | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B''              | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B''                        | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B''             | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''                       | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B''             | 16     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''                       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A''*B2             | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A:0x25f)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (A:0x25f)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (A:0x25f)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (A:0x25f)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (A:0x25f)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (A:0x25f)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (A:0x25f)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (A:0x25f)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (A:0x25f)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_8ns_10ns_17_1_1                                      | (A:0x130)*B                   | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_8ns_10ns_17_1_1                                      | (A:0x130)*B                   | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_8ns_10ns_17_1_1                                      | (A:0x130)*B                   | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_8ns_10ns_17_1_1                                      | (A:0x130)*B                   | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6                     | ((D+(A:0x78))*(B:0x130)')'    | 8      | 17     | -      | 6      | 27     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A:0x98)*B)'                 | 8      | 9      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7                     | ((D+(A:0x3c))*(B:0x98)')'     | 7      | 15     | -      | 6      | 24     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A:0x4c)*B)'                 | 7      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_mul_7ns_9ns_15_1_1                                       | (A:0x98)*B                    | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_8ns_10ns_17_1_1                                      | (A:0x130)*B                   | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5                    | ((D+(A:0xf0))*(B:0x25f)')'    | 9      | 18     | -      | 6      | 29     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_mul_9ns_11ns_19_1_1                                      | (A:0x25f)*B                   | 10     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (A:0x25f)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_9ns_11ns_19_1_1                                      | (A:0x25f)*B                   | 10     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C+(A2*(B:0x13))'              | 10     | 6      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 4      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 4      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 4      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C+(A2*(B:0x13))'              | 10     | 6      | 4      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 3      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 3      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 2      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8                     | ((D+(A:0x14))*(B:0x4c)')'     | 6      | 13     | -      | 6      | 21     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper                                                          | C+(A2*(B:0x13))'              | 10     | 6      | 2      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C+(A2*(B:0x13))'              | 10     | 6      | 3      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 4      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 4      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C'+(A2*(B:0x13))'             | 10     | 6      | 5      | -      | 10     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (A2*(B:0x13))'                | 10     | 6      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (A''*B'')'                    | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (A''*B'')'                    | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (A''*B'')'                    | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A''*B'')'                    | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (A''*B'')'                    | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A''*B'')'                    | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (A''*B'')'                    | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (A''*B'')'                    | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (A''*B'')'                    | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 | ((A:0x25f)*B2)'               | 10     | 11     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9                    | (C'+(A2*(B:0x13)')')'         | 10     | 10     | 6      | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A2*B                          | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B                          | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B2               | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B2              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B                         | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B''              | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B''                        | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B''             | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''                       | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B''             | 16     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''                       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A''*B2             | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | ((A:0xf1)*B'')'               | 8      | 9      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A:0x788)*B2                  | 11     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A:0x788)*B2                  | 11     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A:0x788)*B2                  | 11     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A:0x788)*B2                  | 11     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10                   | (((D:0x1d2)+A'')*(B:0x788)')' | 8      | 18     | -      | 10     | 30     | 2    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A:0x3c4)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A:0x3c4)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A:0x3c4)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11                   | (((D:0xc8)+A'')*(B:0x3c4)')'  | 8      | 18     | -      | 9      | 29     | 2    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | ((A:0x1e2)*B)'                | 9      | 10     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12                    | (((D:0x42)+A'')*(B:0x1e2)')'  | 8      | 17     | -      | 8      | 27     | 2    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13                     | (A2*B2)'                      | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13                     | (A2*B2)'                      | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13                     | (A2*B2)'                      | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13                     | (A2*B2)'                      | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 | ((A:0x788)*B2)'               | 11     | 12     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | A2*B                          | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B                          | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B2               | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B2              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | (A2*B2)'                      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | (A2*B2)'                      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | (PCIN+A''*B'')'               | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | (PCIN+(A''*B'')')'            | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | ((A:0x24a)*B2)'               | 10     | 11     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | ((A:0x24a)*B2)'               | 10     | 11     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11                   | (((D:0xc8)+A'')*(B:0x24a)')'  | 8      | 18     | -      | 9      | 29     | 2    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12                    | (((D:0x64)+A'')*(B:0x125)')'  | 8      | 17     | -      | 8      | 27     | 2    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | ((A:0x93)*B'')'               | 8      | 9      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2  | (A:0x24a)*B2                  | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A2*B                          | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B                          | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B2               | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B2              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:29 ; elapsed = 00:05:55 . Memory (MB): peak = 2070.551 ; gain = 1162.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:40 ; elapsed = 00:06:15 . Memory (MB): peak = 2070.551 ; gain = 1162.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg   | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg      | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg        | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_U/ram_reg | 23 K x 8(READ_FIRST)   | W |   | 23 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name | RTL Object                                                                         | Inference      | Size (Depth x Width) | Primitives                   | 
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|inst        | grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inputBuf_U/ram_reg   | Implied        | 16 K x 8             | RAM64M x 495                 | 
|inst        | A_U/ram_reg                                                                        | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U/ram_reg    | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_U/ram_reg  | Implied        | 32 x 8               | RAM32M x 2                   | 
|inst        | buf_U/ram_reg                                                                      | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_1_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_2_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_3_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_4_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_5_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_6_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_7_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_8_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_9_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_10_U/ram_reg                                                                   | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_11_U/ram_reg                                                                   | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | acc_U/ram_reg                                                                      | User Attribute | 32 x 32              | RAM16X1D x 64                | 
|inst        | inElem_U/ram_reg                                                                   | User Attribute | 256 x 8              | RAM64M x 12                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U/ram_reg     | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U/ram_reg       | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_24_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_25_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_26_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg       | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_25_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_26_U/ram_reg | Implied        | 1 K x 8              | RAM64M x 45                  | 
|inst        | buf_U/ram_reg                                                                      | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_1_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_2_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_3_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | acc_U/ram_reg                                                                      | User Attribute | 64 x 32              | RAM16X1D x 64 RAM32X1D x 32  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U/ram_reg      | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U/ram_reg        | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_U/ram_reg | Implied        | 64 x 8               | RAM64M x 3                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U/ram_reg     | Implied        | 1 K x 8              | RAM64M x 36                  | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U/ram_reg     | Implied        | 128 x 8              | RAM64M x 6                   | 
|inst        | connect_0_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_1_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_3_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_4_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_6_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_7_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
|inst        | connect_8_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | Implied        | 64 x 32              | RAM64M x 11                  | 
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:14 ; elapsed = 00:07:10 . Memory (MB): peak = 2109.785 ; gain = 1201.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:28 ; elapsed = 00:07:34 . Memory (MB): peak = 2114.094 ; gain = 1206.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:28 ; elapsed = 00:07:35 . Memory (MB): peak = 2114.094 ; gain = 1206.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:35 ; elapsed = 00:07:48 . Memory (MB): peak = 2114.094 ; gain = 1206.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:36 ; elapsed = 00:07:49 . Memory (MB): peak = 2114.094 ; gain = 1206.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:37 ; elapsed = 00:07:51 . Memory (MB): peak = 2114.094 ; gain = 1206.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:37 ; elapsed = 00:07:52 . Memory (MB): peak = 2114.094 ; gain = 1206.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LeNet_wrapper | SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/icmp_ln153_reg_639_pp0_iter3_reg_reg[0]                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_fu_229/ap_loop_exit_ready_pp0_iter10_reg_reg                                                                                                | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_267/icmp_ln124_1_reg_15605_pp0_iter12_reg_reg[0]                                                                                    | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_267/icmp_ln124_reg_15509_pp0_iter11_reg_reg[0]                                                                                      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_267/ap_loop_exit_ready_pp0_iter12_reg_reg                                                                                           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/urem_9ns_6ns_5_13_1_U454/LeNet_wrapper_urem_9ns_6ns_5_13_1_divider_u/loop[3].dividend_tmp_reg[4][8]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/urem_9ns_6ns_5_13_1_U454/LeNet_wrapper_urem_9ns_6ns_5_13_1_divider_u/loop[4].dividend_tmp_reg[5][8]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/urem_9ns_6ns_5_13_1_U454/LeNet_wrapper_urem_9ns_6ns_5_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/urem_9ns_6ns_5_13_1_U454/LeNet_wrapper_urem_9ns_6ns_5_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/urem_9ns_6ns_5_13_1_U454/LeNet_wrapper_urem_9ns_6ns_5_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/tmp_reg_980_pp0_iter10_reg_reg[4]                                                                     | 8      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/icmp_ln79_reg_964_pp0_iter9_reg_reg[0]                                                                | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/icmp_ln82_reg_975_pp0_iter9_reg_reg[0]                                                                | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/or_ln82_reg_990_pp0_iter12_reg_reg[0]                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/trunc_ln79_reg_999_reg[4]                                                                             | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_382/ap_loop_exit_ready_pp0_iter12_reg_reg                                                                 | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_205/urem_7ns_6ns_5_11_1_U559/LeNet_wrapper_urem_7ns_6ns_5_11_1_divider_u/loop[3].dividend_tmp_reg[4][6]                             | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_205/urem_7ns_6ns_5_11_1_U559/LeNet_wrapper_urem_7ns_6ns_5_11_1_divider_u/loop[4].dividend_tmp_reg[5][6]                             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_205/urem_7ns_6ns_5_11_1_U559/LeNet_wrapper_urem_7ns_6ns_5_11_1_divider_u/loop[5].dividend_tmp_reg[6][6]                             | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_205/trunc_ln118_reg_6966_reg[4]                                                                                                     | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_205/select_ln117_reg_6868_pp0_iter6_reg_reg[6]                                                                                      | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_205/zext_ln119_reg_6881_reg[6]                                                                                                      | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_205/icmp_ln119_reg_6862_pp0_iter10_reg_reg[0]                                                                                       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_205/icmp_ln119_reg_6862_pp0_iter17_reg_reg[0]                                                                                       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_205/icmp_ln119_1_reg_6877_pp0_iter18_reg_reg[0]                                                                                     | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_205/ap_loop_exit_ready_pp0_iter18_reg_reg                                                                                           | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/urem_10ns_6ns_5_14_1_U664/LeNet_wrapper_urem_10ns_6ns_5_14_1_divider_u/loop[3].dividend_tmp_reg[4][9] | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/urem_10ns_6ns_5_14_1_U664/LeNet_wrapper_urem_10ns_6ns_5_14_1_divider_u/loop[4].dividend_tmp_reg[5][9] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/urem_10ns_6ns_5_14_1_U664/LeNet_wrapper_urem_10ns_6ns_5_14_1_divider_u/loop[5].dividend_tmp_reg[6][9] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/urem_10ns_6ns_5_14_1_U664/LeNet_wrapper_urem_10ns_6ns_5_14_1_divider_u/loop[6].dividend_tmp_reg[7][9] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/urem_10ns_6ns_5_14_1_U664/LeNet_wrapper_urem_10ns_6ns_5_14_1_divider_u/loop[7].dividend_tmp_reg[8][9] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/urem_10ns_6ns_5_14_1_U664/LeNet_wrapper_urem_10ns_6ns_5_14_1_divider_u/loop[8].dividend_tmp_reg[9][9] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/icmp_ln81_reg_748_pp0_iter12_reg_reg[0]                                                               | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/icmp_ln83_reg_759_pp0_iter12_reg_reg[0]                                                               | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/tmp_reg_764_pp0_iter13_reg_reg[5]                                                                     | 11     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/trunc_ln81_reg_775_reg[4]                                                                             | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_280/ap_loop_exit_ready_pp0_iter13_reg_reg                                                                 | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_L3_fu_139/trunc_ln118_reg_1808_reg[2]                                                                                                       | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_L3_fu_139/icmp_ln119_2_reg_1767_pp0_iter18_reg_reg[0]                                                                                       | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_L3_fu_139/icmp_ln119_reg_1753_pp0_iter10_reg_reg[0]                                                                                         | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_L3_fu_139/icmp_ln119_reg_1753_pp0_iter17_reg_reg[0]                                                                                         | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_L3_fu_139/ap_loop_exit_ready_pp0_iter18_reg_reg                                                                                             | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_L3_fu_139/select_ln117_reg_1759_pp0_iter4_reg_reg[4]                                                                                        | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_L3_fu_139/select_ln117_reg_1759_pp0_iter5_reg_reg[3]                                                                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_L3_fu_139/select_ln117_reg_1759_pp0_iter6_reg_reg[0]                                                                                        | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/urem_9ns_4ns_3_13_1_U753/LeNet_wrapper_urem_9ns_4ns_3_13_1_divider_u/loop[1].dividend_tmp_reg[2][8]     | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/urem_9ns_4ns_3_13_1_U753/LeNet_wrapper_urem_9ns_4ns_3_13_1_divider_u/loop[2].dividend_tmp_reg[3][8]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/urem_9ns_4ns_3_13_1_U753/LeNet_wrapper_urem_9ns_4ns_3_13_1_divider_u/loop[3].dividend_tmp_reg[4][8]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/urem_9ns_4ns_3_13_1_U753/LeNet_wrapper_urem_9ns_4ns_3_13_1_divider_u/loop[4].dividend_tmp_reg[5][8]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/urem_9ns_4ns_3_13_1_U753/LeNet_wrapper_urem_9ns_4ns_3_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/urem_9ns_4ns_3_13_1_U753/LeNet_wrapper_urem_9ns_4ns_3_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/urem_9ns_4ns_3_13_1_U753/LeNet_wrapper_urem_9ns_4ns_3_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/or_ln83_reg_515_pp0_iter12_reg_reg[0]                                                                   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/add_ln85_1_reg_524_pp0_iter12_reg_reg[9]                                                                | 11     | 8     | NO           | YES                | YES               | 8      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/add_ln85_1_reg_524_pp0_iter12_reg_reg[1]                                                                | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/trunc_ln81_reg_529_reg[2]                                                                               | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_174/ap_loop_exit_ready_pp0_iter12_reg_reg                                                                   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_L3_fu_139/ap_enable_reg_pp0_iter11_reg                                                                                                      | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_L3_fu_139/ap_enable_reg_pp0_iter16_reg                                                                                                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name     | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_reg[14] | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | fifo_reg[20] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                            | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | ((A'*B)')'          | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | ((A'*B)')'          | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | ((A''*B)')'         | 7      | 8      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12                    | (((D+A'')'*B)')'    | 7      | 9      | -      | 7      | 17     | 2    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11                   | (((D+A'')'*B)')'    | 7      | 10     | -      | 8      | 19     | 2    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | (A'*B')'            | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | (A'*B')'            | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3                            | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2  | (A'*B)'             | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A*B)'              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                 | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A*B)'     | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A'*B')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | ((A''*B)')'         | 7      | 8      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | ((A*B)')'           | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_12                    | (((D+A'')'*B)')'    | 7      | 9      | -      | 7      | 17     | 2    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_11                   | (((D+A'')'*B)')'    | 7      | 10     | -      | 8      | 19     | 2    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_am_addmul_7ns_9ns_11ns_21_4_1_DSP48_10                   | (((D+A'')'*B)')'    | 7      | 11     | -      | 9      | 21     | 2    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13                     | (A'*B')'            | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13                     | (A'*B')'            | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13                     | (A'*B')'            | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1_DSP48_13                     | (A'*B')'            | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A'*B)'             | 10     | 11     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A'*B)'             | 10     | 11     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A'*B)'             | 10     | 11     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A'*B)'             | 10     | 11     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A'*B)'             | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A'*B)'             | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3                           | (A'*B)'             | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 | ((A'*B)')'          | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A*B)'              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                 | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A*B)'     | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A'*B')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A''*B'')'          | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A''*B'')'     | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A''*B'')'          | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A''*B'')'     | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A''*B'')'          | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A''*B'')'     | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A''*B'')'          | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A''*B'')'     | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A''*B'')'          | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A''*B'')'     | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A''*B'')'          | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A''*B'')'     | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A''*B'')'          | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A''*B'')'     | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (A''*B'')'          | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+A''*B'')'     | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (C+(A''*B'')')'     | 30     | 18     | 48     | -      | 18     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (C+(A''*B'')')'     | 30     | 18     | 48     | -      | 19     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2                               | (C+(A''*B'')')'     | 30     | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A*B)'              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                 | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A*B)'     | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A'*B')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A*B)'              | 7      | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A*B)'              | 6      | 7      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | C+(A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 4      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 4      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 4      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | C+(A'*B)'           | 30     | 5      | 4      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 3      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 3      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 2      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | C+(A'*B)'           | 30     | 5      | 2      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | C+(A'*B)'           | 30     | 5      | 3      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 4      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 4      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (C+A'*B)'           | 30     | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A'*B)'             | 30     | 5      | -      | -      | 10     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1_DSP48_8                     | (((D+A)'*B)')'      | 5      | 7      | -      | 5      | 13     | 0    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1_DSP48_7                     | (((D+A)'*B)')'      | 6      | 8      | -      | 5      | 15     | 0    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1_DSP48_6                     | (((D+A)'*B)')'      | 7      | 9      | -      | 5      | 17     | 0    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1_DSP48_5                    | (((D+A)'*B)')'      | 8      | 10     | -      | 5      | 19     | 0    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A'*B')')'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A'*B')')'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A'*B')')'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A'*B')')'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A'*B')')'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A'*B')')'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A'*B')')'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A'*B')')'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | ((A'*B')')'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mul_7ns_9ns_15_1_1                                       | A*B                 | 7      | 8      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_8ns_10ns_17_1_1                                      | A*B                 | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_8ns_10ns_17_1_1                                      | A*B                 | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_8ns_10ns_17_1_1                                      | A*B                 | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_8ns_10ns_17_1_1                                      | A*B                 | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_8ns_10ns_17_1_1                                      | A*B                 | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_9ns_11ns_19_1_1                                      | A*B                 | 9      | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_mul_9ns_11ns_19_1_1                                      | A*B                 | 9      | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 | ((A'*B)')'          | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1_DSP48_9                    | (C'+(A'*B)')'       | 6      | 5      | 5      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A*B)'              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                 | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A*B)'     | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A'*B')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''             | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A''*B'')' | 15     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A''*B'')' | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B'              | 17     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B'')'  | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B''              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B'')'  | 17     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''             | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A''*B'')' | 15     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A''*B'')' | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B'              | 17     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B'')'  | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B''              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B'')'  | 17     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  3950|
|2     |DSP48E1  |   193|
|28    |LUT1     |   389|
|29    |LUT2     |  8224|
|30    |LUT3     |  4376|
|31    |LUT4     |  2550|
|32    |LUT5     |  3486|
|33    |LUT6     | 23302|
|34    |MUXF7    |  1871|
|35    |MUXF8    |   296|
|36    |RAM16X1D |   128|
|37    |RAM32M   |   113|
|38    |RAM32X1D |   162|
|39    |RAM64M   |  2179|
|40    |RAMB36E1 |   140|
|42    |SRL16E   |   154|
|43    |SRLC32E  |    36|
|44    |FDRE     | 12319|
|45    |FDSE     |   130|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:38 ; elapsed = 00:07:52 . Memory (MB): peak = 2114.094 ; gain = 1206.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 273 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:04 ; elapsed = 00:07:36 . Memory (MB): peak = 2114.094 ; gain = 1083.988
Synthesis Optimization Complete : Time (s): cpu = 00:04:38 ; elapsed = 00:07:53 . Memory (MB): peak = 2114.094 ; gain = 1206.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9032 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2146.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2582 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 113 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 162 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2179 instances

The system cannot find the path specified.
Synth Design complete | Checksum: fda923b0
INFO: [Common 17-83] Releasing license: Synthesis
406 Infos, 277 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:02 ; elapsed = 00:08:40 . Memory (MB): peak = 2146.762 ; gain = 1658.391
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.365 . Memory (MB): peak = 2146.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1/accelerator_structure_LeNet_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2146.762 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.762 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.762 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP accelerator_structure_LeNet_wrapper_0_0, cache-ID = b18ef030a97efc89
INFO: [Coretcl 2-1174] Renamed 534 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.335 . Memory (MB): peak = 2146.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1/accelerator_structure_LeNet_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2146.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file accelerator_structure_LeNet_wrapper_0_0_utilization_synth.rpt -pb accelerator_structure_LeNet_wrapper_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.762 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 21:01:33 2024...
[Wed Oct 30 21:01:42 2024] accelerator_structure_LeNet_wrapper_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:06:59 . Memory (MB): peak = 4288.496 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_LeNet_wrapper_0_0/accelerator_structure_LeNet_wrapper_0_0.dcp' for cell 'accelerator_structure_i/LeNet_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.dcp' for cell 'accelerator_structure_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.dcp' for cell 'accelerator_structure_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axis_switch_0_0/accelerator_structure_axis_switch_0_0.dcp' for cell 'accelerator_structure_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/accelerator_structure_mult_constant_0_0.dcp' for cell 'accelerator_structure_i/mult_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.dcp' for cell 'accelerator_structure_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.dcp' for cell 'accelerator_structure_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_simple_sum_0_0/accelerator_structure_simple_sum_0_0.dcp' for cell 'accelerator_structure_i/simple_sum_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_stream_mult_0_0/accelerator_structure_stream_mult_0_0.dcp' for cell 'accelerator_structure_i/stream_mult_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_3/accelerator_structure_xbar_3.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_4/accelerator_structure_xbar_4.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 4288.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: accelerator_structure_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 30 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:47 ; elapsed = 00:02:32 . Memory (MB): peak = 4288.496 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4288.496 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/utils_1/imports/synth_1/CNN_BD.dcp with file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/accelerator_structure_wrapper.dcp
launch_runs synth_1 -jobs 4
[Wed Oct 30 21:06:34 2024] Launched synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_LeNet_wrapper_0_0/accelerator_structure_LeNet_wrapper_0_0.dcp' for cell 'accelerator_structure_i/LeNet_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.dcp' for cell 'accelerator_structure_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.dcp' for cell 'accelerator_structure_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axis_switch_0_0/accelerator_structure_axis_switch_0_0.dcp' for cell 'accelerator_structure_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/accelerator_structure_mult_constant_0_0.dcp' for cell 'accelerator_structure_i/mult_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.dcp' for cell 'accelerator_structure_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.dcp' for cell 'accelerator_structure_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_simple_sum_0_0/accelerator_structure_simple_sum_0_0.dcp' for cell 'accelerator_structure_i/simple_sum_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_stream_mult_0_0/accelerator_structure_stream_mult_0_0.dcp' for cell 'accelerator_structure_i/stream_mult_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_3/accelerator_structure_xbar_3.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_4/accelerator_structure_xbar_4.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4288.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: accelerator_structure_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 30 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 4288.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2589 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 119 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 163 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2179 instances

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 4288.496 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4288.496 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/ip/component.xml. It will be created.
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1'.
update_ip_catalog: Time (s): cpu = 00:00:15 ; elapsed = 00:04:13 . Memory (MB): peak = 4288.496 ; gain = 0.000
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:LeNet_wrapper:1.0 [get_ips  accelerator_structure_LeNet_wrapper_0_0] -log ip_upgrade.log
Upgrading 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd'
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4288.496 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4288.496 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded accelerator_structure_LeNet_wrapper_0_0 (Lenet_wrapper 1.0) from revision 2113801108 to revision 2113801166
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
Wrote  : <D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/ui/bd_466214ff.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 4288.496 ; gain = 0.000
export_ip_user_files -of_objects [get_ips accelerator_structure_LeNet_wrapper_0_0] -no_script -sync -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/utils_1/imports/synth_1/CNN_BD.dcp with file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/accelerator_structure_wrapper.dcp
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S01_AXIS(8) and /simple_sum_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S03_AXIS(8) and /stream_mult_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S05_AXIS(8) and /mult_constant_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /simple_sum_0/in_data(4) and /axis_switch_0/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_a(4) and /axis_switch_0/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_b(4) and /axis_switch_0/M04_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mult_constant_0/in_data(4) and /axis_switch_0/M06_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S00_AXIS(8) and /axi_dma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S04_AXIS(8) and /axi_dma_1/M_AXIS_MM2S(4)
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/sim/accelerator_structure.v
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hdl/accelerator_structure_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block LeNet_wrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_pc .
Exporting to file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hw_handoff/accelerator_structure.hwh
Generated Hardware Definition File d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_LeNet_wrapper_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_LeNet_wrapper_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1c096fa6508171e6 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_0, cache-ID = 1c096fa6508171e6; cache size = 342.242 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d63519c291d4112a to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_1, cache-ID = d63519c291d4112a; cache size = 342.242 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_0, cache-ID = 19b4355426c0a9b2; cache size = 342.242 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_1, cache-ID = 19b4355426c0a9b2; cache size = 342.242 MB.
config_ip_cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4288.496 ; gain = 0.000
[Wed Oct 30 22:04:32 2024] Launched accelerator_structure_LeNet_wrapper_0_0_synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1/runme.log
[Wed Oct 30 22:04:32 2024] Launched synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:48 ; elapsed = 00:02:03 . Memory (MB): peak = 4288.496 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 4288.496 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_LeNet_wrapper_0_0/accelerator_structure_LeNet_wrapper_0_0.dcp' for cell 'accelerator_structure_i/LeNet_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.dcp' for cell 'accelerator_structure_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.dcp' for cell 'accelerator_structure_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axis_switch_0_0/accelerator_structure_axis_switch_0_0.dcp' for cell 'accelerator_structure_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/accelerator_structure_mult_constant_0_0.dcp' for cell 'accelerator_structure_i/mult_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.dcp' for cell 'accelerator_structure_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.dcp' for cell 'accelerator_structure_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_simple_sum_0_0/accelerator_structure_simple_sum_0_0.dcp' for cell 'accelerator_structure_i/simple_sum_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_stream_mult_0_0/accelerator_structure_stream_mult_0_0.dcp' for cell 'accelerator_structure_i/stream_mult_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_3/accelerator_structure_xbar_3.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_4/accelerator_structure_xbar_4.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4288.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 23 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: accelerator_structure_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 30 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 4392.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19852 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 94 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 113 instances
  RAM64M => RAM64M (RAMD64E(x4)): 19517 instances

open_run: Time (s): cpu = 00:01:43 ; elapsed = 00:02:32 . Memory (MB): peak = 4392.676 ; gain = 104.180
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 4768.223 ; gain = 375.547
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4768.223 ; gain = 0.000
set_property  ip_repo_paths  {d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 4768.223 ; gain = 0.000
set_property  ip_repo_paths  {d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1 D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4768.223 ; gain = 0.000
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
upgrade_ip -vlnv xilinx.com:hls:LeNet_wrapper:1.0 [get_ips  accelerator_structure_LeNet_wrapper_0_0] -log ip_upgrade.log
Upgrading 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd'
INFO: [IP_Flow 19-3422] Upgraded accelerator_structure_LeNet_wrapper_0_0 (Lenet_wrapper 1.0) from revision 2113801166 to revision 2113801812
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
Wrote  : <D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/ui/bd_466214ff.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4768.223 ; gain = 0.000
export_ip_user_files -of_objects [get_ips accelerator_structure_LeNet_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S01_AXIS(8) and /simple_sum_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S03_AXIS(8) and /stream_mult_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S05_AXIS(8) and /mult_constant_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /simple_sum_0/in_data(4) and /axis_switch_0/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_a(4) and /axis_switch_0/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_b(4) and /axis_switch_0/M04_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mult_constant_0/in_data(4) and /axis_switch_0/M06_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S00_AXIS(8) and /axi_dma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S04_AXIS(8) and /axi_dma_1/M_AXIS_MM2S(4)
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/sim/accelerator_structure.v
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hdl/accelerator_structure_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block LeNet_wrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_pc .
Exporting to file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hw_handoff/accelerator_structure.hwh
Generated Hardware Definition File d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.hwdef
generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 4768.223 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all accelerator_structure_LeNet_wrapper_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_LeNet_wrapper_0_0
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_us_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_0, cache-ID = 19b4355426c0a9b2; cache size = 526.620 MB.
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_us_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_1, cache-ID = 19b4355426c0a9b2; cache size = 526.620 MB.
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1c096fa6508171e6 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_0, cache-ID = 1c096fa6508171e6; cache size = 526.620 MB.
config_ip_cache: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4768.223 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d63519c291d4112a to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_1, cache-ID = d63519c291d4112a; cache size = 526.620 MB.
export_ip_user_files -of_objects [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
launch_runs accelerator_structure_LeNet_wrapper_0_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_LeNet_wrapper_0_0
[Thu Oct 31 08:36:10 2024] Launched accelerator_structure_LeNet_wrapper_0_0_synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd] -directory D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files/sim_scripts -ip_user_files_dir D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files -ipstatic_source_dir D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/modelsim} {questa=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/questa} {riviera=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/riviera} {activehdl=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 4768.223 ; gain = 0.000
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:LeNet_wrapper:1.0 [get_ips  accelerator_structure_LeNet_wrapper_0_0] -log ip_upgrade.log
Upgrading 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated accelerator_structure_LeNet_wrapper_0_0 to use current project options
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips accelerator_structure_LeNet_wrapper_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/utils_1/imports/synth_1/CNN_BD.dcp with file D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/accelerator_structure_wrapper.dcp
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S01_AXIS(8) and /simple_sum_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S03_AXIS(8) and /stream_mult_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S05_AXIS(8) and /mult_constant_0/out_data(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /simple_sum_0/in_data(4) and /axis_switch_0/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_a(4) and /axis_switch_0/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream_mult_0/in_b(4) and /axis_switch_0/M04_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mult_constant_0/in_data(4) and /axis_switch_0/M06_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S00_AXIS(8) and /axi_dma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_0/S04_AXIS(8) and /axi_dma_1/M_AXIS_MM2S(4)
Wrote  : <D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.srcs\sources_1\bd\accelerator_structure\accelerator_structure.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/axi_dma_1/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/axi_dma_1/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/simple_sum_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_a_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/stream_mult_0/in_b_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TDATA'(32) to pin: '/axis_switch_0/m_axis_tdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TSTRB'(4) to pin: '/axis_switch_0/m_axis_tstrb'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/mult_constant_0/in_data_TKEEP'(4) to pin: '/axis_switch_0/m_axis_tkeep'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/mult_constant_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/mult_constant_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/mult_constant_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/simple_sum_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/simple_sum_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/simple_sum_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tdata'(64) to pin: '/stream_mult_0/out_data_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tkeep'(8) to pin: '/stream_mult_0/out_data_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axis_switch_0/s_axis_tstrb'(8) to pin: '/stream_mult_0/out_data_TSTRB'(4) - Only lower order bits will be connected.
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/sim/accelerator_structure.v
Verilog Output written to : d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hdl/accelerator_structure_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block LeNet_wrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_pc .
Exporting to file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/hw_handoff/accelerator_structure.hwh
Generated Hardware Definition File d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/synth/accelerator_structure.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_LeNet_wrapper_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP accelerator_structure_auto_us_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_LeNet_wrapper_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1c096fa6508171e6 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/c/1c096fa6508171e6/accelerator_structure_auto_pc_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_0, cache-ID = 1c096fa6508171e6; cache size = 526.620 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d63519c291d4112a to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/d/6/d63519c291d4112a/accelerator_structure_auto_pc_1_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_pc_1, cache-ID = d63519c291d4112a; cache size = 526.620 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_0, cache-ID = 19b4355426c0a9b2; cache size = 526.620 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 19b4355426c0a9b2 to dir: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0.dcp to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_sim_netlist.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.v to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/ip/2023.2/1/9/19b4355426c0a9b2/accelerator_structure_auto_us_0_stub.vhdl to d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP accelerator_structure_auto_us_1, cache-ID = 19b4355426c0a9b2; cache size = 526.620 MB.
[Thu Oct 31 08:39:12 2024] Launched accelerator_structure_LeNet_wrapper_0_0_synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_LeNet_wrapper_0_0_synth_1/runme.log
[Thu Oct 31 08:39:12 2024] Launched synth_1...
Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:01:12 . Memory (MB): peak = 4768.223 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:02:27 . Memory (MB): peak = 4768.223 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_LeNet_wrapper_0_0/accelerator_structure_LeNet_wrapper_0_0.dcp' for cell 'accelerator_structure_i/LeNet_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.dcp' for cell 'accelerator_structure_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.dcp' for cell 'accelerator_structure_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axis_switch_0_0/accelerator_structure_axis_switch_0_0.dcp' for cell 'accelerator_structure_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/accelerator_structure_mult_constant_0_0.dcp' for cell 'accelerator_structure_i/mult_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.dcp' for cell 'accelerator_structure_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.dcp' for cell 'accelerator_structure_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_simple_sum_0_0/accelerator_structure_simple_sum_0_0.dcp' for cell 'accelerator_structure_i/simple_sum_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_stream_mult_0_0/accelerator_structure_stream_mult_0_0.dcp' for cell 'accelerator_structure_i/stream_mult_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_3/accelerator_structure_xbar_3.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/accelerator_structure_auto_pc_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_xbar_4/accelerator_structure_xbar_4.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/accelerator_structure_auto_pc_1.dcp' for cell 'accelerator_structure_i/axi_interconnect_2/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 4768.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8882 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/accelerator_structure_processing_system7_0_0.xdc] for cell 'accelerator_structure_i/processing_system7_0/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0_board.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/accelerator_structure_proc_sys_reset_0_0.xdc] for cell 'accelerator_structure_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/accelerator_structure_axi_dma_0_1_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/accelerator_structure_axi_dma_0_2_clocks.xdc] for cell 'accelerator_structure_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_0/accelerator_structure_auto_us_0_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_auto_us_1/accelerator_structure_auto_us_1_clocks.xdc] for cell 'accelerator_structure_i/axi_interconnect_1/s01_couplers/auto_us/inst'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: accelerator_structure_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 30 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 4768.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2580 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 119 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 163 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2170 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:01:21 . Memory (MB): peak = 4768.223 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 5018.625 ; gain = 250.402
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 12:43:26 2024...
