[{"DBLP title": "Slew Merging Region Propagation for Bounded Slew and Skew Clock Tree Synthesis.", "DBLP authors": ["Scott Lerner", "Baris Taskin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-\u00b5m CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration.", "DBLP authors": ["Ryuichi Enomoto", "Tetsuya Iizuka", "Takehisa Koga", "Toru Nakura", "Kunihiro Asada"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Fault-Tolerant Inverters for Reliable Photovoltaic Systems.", "DBLP authors": ["Martin Oma\u00f1a", "Alessandro Fiore", "Marco Mongitore", "Cecilia Metra"], "year": 2019, "MAG papers": [{"PaperTitle": "fault tolerant inverters for reliable photovoltaic systems", "PaperId": 2898841017, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2056275652, 2898909425, 2899396781, 63662583]}], "source": "MAG"}, {"DBLP title": "An All-Digital Time-Domain Smart Temperature Sensor With a Cost-Efficient Curvature Correction.", "DBLP authors": ["Chun-Chi Chen", "Chao-Lieh Chen", "Yi Lin", "Song-Quan You"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Comparative Analysis of Simultaneous Switching Noise Effects in MWCNT Bundle and Cu Power Interconnects in CNTFET-Based Ternary Circuits.", "DBLP authors": ["Maryam Rezaei Khezeli", "Mohammad Hossein Moaiyeri", "Ali Jalali"], "year": 2019, "MAG papers": [{"PaperTitle": "comparative analysis of simultaneous switching noise effects in mwcnt bundle and cu power interconnects in cntfet based ternary circuits", "PaperId": 2892868997, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2598478875, 650233661, 2478620662]}], "source": "MAG"}, {"DBLP title": "A 2-D Predistortion Based on Profile Inversion for Fully Digital Cartesian Transmitter.", "DBLP authors": ["Pan Xue", "Yilei Shen", "Dan Fang", "Chenyang Wang", "Haijun Shao", "Ting Yi", "Xiaoyang Zeng", "Zhiliang Hong"], "year": 2019, "MAG papers": [{"PaperTitle": "a 2 d predistortion based on profile inversion for fully digital cartesian transmitter", "PaperId": 2890250854, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null], "Authors": [2339743227, 2907866774, 2744201079, 2784285107, 2783374254, 2709837357, 2115695263, 2131756271]}], "source": "MAG"}, {"DBLP title": "Regularity-Aware Routability-Driven Macro Placement Methodology for Mixed-Size Circuits With Obstacles.", "DBLP authors": ["Jai-Ming Lin", "You-Lun Deng", "Szu-Ting Li", "Bo-Heng Yu", "Li-Yen Chang", "Te-Wei Peng"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Many-Objective Sizing Optimization of a Class-C/D VCO for Ultralow-Power IoT and Ultralow-Phase-Noise Cellular Applications.", "DBLP authors": ["Ricardo Martins", "Nuno Louren\u00e7o", "Nuno Horta", "Jun Yin", "Pui-In Mak", "Rui P. Martins"], "year": 2019, "MAG papers": [{"PaperTitle": "many objective sizing optimization of a class c d vco for ultralow power iot and ultralow phase noise cellular applications", "PaperId": 2897852927, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2141514486, 2234929279, 1967831993, 2681937571, 2090383248, 2101423524]}], "source": "MAG"}, {"DBLP title": "QDI Constant-Time Counters.", "DBLP authors": ["Ned Bingham", "Rajit Manohar"], "year": 2019, "MAG papers": [{"PaperTitle": "qdi constant time counters", "PaperId": 2892595928, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2893017131, 2122757547]}], "source": "MAG"}, {"DBLP title": "A High-Throughput Hardware Accelerator for Lossless Compression of a DDR4 Command Trace.", "DBLP authors": ["Jiwoong Choi", "Boyeal Kim", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Multistage Linear Feedback Shift Register Counters With Reduced Decoding Logic in 130-nm CMOS for Large-Scale Array Applications.", "DBLP authors": ["Daniel Morrison", "Dennis Delic", "Mehmet Rasit Yuce", "Jean-Michel Redoute"], "year": 2019, "MAG papers": [{"PaperTitle": "multistage linear feedback shift register counters with reduced decoding logic in 130 nm cmos for large scale array applications", "PaperId": 2895956485, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2907629377, 2896269979, 1939238211, 1589437886]}], "source": "MAG"}, {"DBLP title": "Dynamic Partial Reconfiguration of Customized Single-Row Accelerators.", "DBLP authors": ["Nuno Miguel Cardanha Paulino", "Jo\u00e3o Canas Ferreira", "Jo\u00e3o M. P. Cardoso"], "year": 2019, "MAG papers": [{"PaperTitle": "dynamic partial reconfiguration of customized single row accelerators", "PaperId": 2898308151, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2039799070, 2311095028, 2144139264]}], "source": "MAG"}, {"DBLP title": "An Area-Efficient 128-Channel Spike Sorting Processor for Real-Time Neural Recording With 0.175\u00b5W/Channel in 65-nm CMOS.", "DBLP authors": ["Anh-Tuan Do", "Seyed Mohammad Ali Zeinolabedin", "Dongsuk Jeon", "Dennis Sylvester", "Tony Tae-Hyoung Kim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Feedforward-Cutset-Free Pipelined Multiply-Accumulate Unit for the Machine Learning Accelerator.", "DBLP authors": ["Sungju Ryu", "Naebeom Park", "Jae-Joon Kim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Contiguity Representation in Page Table for Memory Management Units.", "DBLP authors": ["Jae Young Hur"], "year": 2019, "MAG papers": [{"PaperTitle": "contiguity representation in page table for memory management units", "PaperId": 2897379304, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null], "Authors": [2100194706]}], "source": "MAG"}, {"DBLP title": "Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits.", "DBLP authors": ["Xunzhao Yin", "Xiaoming Chen", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Method to Reduce the Effect on Image Quality Caused by Resistance of Column Bus.", "DBLP authors": ["Jiangtao Xu", "Wei Li", "Kaiming Nie", "Liqiang Han", "Xiyang Zhao"], "year": 2019, "MAG papers": [{"PaperTitle": "a method to reduce the effect on image quality caused by resistance of column bus", "PaperId": 2895562335, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2224143562, 2895180006, 2134823140, 2895597006, 2895191730]}], "source": "MAG"}, {"DBLP title": "An Analog LO Harmonic Suppression Technique for SDR Receivers.", "DBLP authors": ["Amir Bazrafshan", "Mohammad Taherzadeh-Sani", "Frederic Nabki"], "year": 2019, "MAG papers": [{"PaperTitle": "an analog lo harmonic suppression technique for sdr receivers", "PaperId": 2895516369, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2105444723, 2309019534, 1713140983]}], "source": "MAG"}, {"DBLP title": "An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification.", "DBLP authors": ["ByongChan Lim", "Mark Horowitz"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "TSV Prebond Test Method Based on Switched Capacitors.", "DBLP authors": ["Xu Fang", "Yang Yu", "Xiyuan Peng"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Multiloop Control for Fast Transient DC-DC Converter.", "DBLP authors": ["Mi Zhou", "Zhuochao Sun", "Qiong Wei Low", "Liter Siek"], "year": 2019, "MAG papers": [{"PaperTitle": "multiloop control for fast transient dc dc converter", "PaperId": 2890730297, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2549218585, 2475395184, 2230259194, 2280459372]}], "source": "MAG"}, {"DBLP title": "Exploiting Algorithmic Noise Tolerance for Scalable On-Chip Voltage Regulation.", "DBLP authors": ["Longfei Wang", "S. Karen Khatamifard", "Ulya R. Karpuzcu", "Sel\u00e7uk K\u00f6se"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Transient-Enhanced Output-Capacitor-Free Low-Dropout Regulator With Dynamic Miller Compensation.", "DBLP authors": ["Chenchang Zhan", "Guigang Cai", "Wing-Hung Ki"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC.", "DBLP authors": ["Amandeep Kaur", "Deepak Mishra", "Mukul Sarkar"], "year": 2019, "MAG papers": [{"PaperTitle": "a 12 bit 2 5 bit phase column parallel cyclic adc", "PaperId": 2894852357, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2507334275, 2304844124, 2194341334]}], "source": "MAG"}, {"DBLP title": "Fully Differential 4-V Output Range 14.5-ENOB Stepwise Ramp Stimulus Generator for On-Chip Static Linearity Test of ADCs.", "DBLP authors": ["Guillaume Renaud", "Mamadou Diallo", "Manuel J. Barragan", "Salvador Mir"], "year": 2019, "MAG papers": [{"PaperTitle": "fully differential 4 v output range 14 5 enob stepwise ramp stimulus generator for on chip static linearity test of adcs", "PaperId": 2900411301, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2159575561, 2900089780, 2154004419, 2291851928]}], "source": "MAG"}, {"DBLP title": "CMOS First-Order All-Pass Filter With 2-Hz Pole Frequency.", "DBLP authors": ["Anindita Paul", "Jaime Ram\u00edrez-Angulo", "Antonio J. L\u00f3pez-Mart\u00edn", "Ram\u00f3n Gonz\u00e1lez Carvajal"], "year": 2019, "MAG papers": [{"PaperTitle": "cmos first order all pass filter with 2 hz pole frequency", "PaperId": 2899847719, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2761176024, 1894023771, 342826196, 2161211768]}], "source": "MAG"}, {"DBLP title": "A Defect-Tolerant Reusable Network of DACs for Wafer-Scale Integration.", "DBLP authors": ["Nicolas Laflamme-Mayer", "Gilbert Kowarzyk", "Yves Blaqui\u00e8re", "Yvon Savaria", "Mohamad Sawan"], "year": 2019, "MAG papers": [{"PaperTitle": "a defect tolerant reusable network of dacs for wafer scale integration", "PaperId": 2900026400, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [1649222214, 2052713634, 798156884, 2160523507, 2194109915]}], "source": "MAG"}, {"DBLP title": "A 0.3-V 37-nW 53-dB SNDR Asynchronous Delta-Sigma Modulator in 0.18-\u00b5m CMOS.", "DBLP authors": ["Tomasz Kulej", "Fabian Khateb", "Luis H. C. Ferreira"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 10-bit Two-Stage R-DAC With Isolating Source Followers for TFT-LCD and AMOLED Column-Driver ICs.", "DBLP authors": ["Chih-Wen Lu", "Ping-Yeh Yin", "Mu-Yong Lin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Power-Efficient Gm-C DSMs With High Immunity to Aliasing, Clock Jitter, and ISI.", "DBLP authors": ["Yang Zhang", "Debajit Basak", "Kong-Pang Pun"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Continuous-Time Replication Strategy for Efficient Multicast in Asynchronous NoCs.", "DBLP authors": ["Kshitij Bhardwaj", "Steven M. Nowick"], "year": 2019, "MAG papers": [{"PaperTitle": "a continuous time replication strategy for efficient multicast in asynchronous nocs", "PaperId": 2901580237, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2413717906, 1995746902]}], "source": "MAG"}, {"DBLP title": "Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration.", "DBLP authors": ["Mohammad A. Usmani", "Shahrzad Keshavarz", "Eric Matthews", "Lesley Shannon", "Russell Tessier", "Daniel E. Holcomb"], "year": 2019, "MAG papers": [{"PaperTitle": "efficient puf based key generation in fpgas using per device configuration", "PaperId": 2900500071, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2790307520, 2571255553, 2340307915, 2120211283, 2161549466, 2421479948]}], "source": "MAG"}, {"DBLP title": "A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits.", "DBLP authors": ["Shivani Bathla", "Rahul M. Rao", "Nitin Chandrachoodan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories.", "DBLP authors": ["Sara Choi", "Hong Keun Ahn", "Byungkyu Song", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2019, "MAG papers": [{"PaperTitle": "a decoder for short bch codes with high decoding efficiency and low power for emerging memories", "PaperId": 2903561722, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2514453391, 2795823930, 2120819948, 2919311119, 2485726782, 2169959010]}], "source": "MAG"}, {"DBLP title": "Timing Jitter Distribution and Power Spectral Density of a Second-Order Bang-Bang Digital PLL With Transport Delay Using Fokker-Planck Equations.", "DBLP authors": ["Pratheep Bondalapati", "Won Namgoong"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application.", "DBLP authors": ["Chunyu Peng", "Jiati Huang", "Changyong Liu", "Qiang Zhao", "Songsong Xiao", "Xiulong Wu", "Zhiting Lin", "Junning Chen", "Xuan Zeng"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Secure Integrity Checking System for Nanoelectronic Resistive RAM.", "DBLP authors": ["Md. Badruddoja Majumder", "Md Sakib Hasan", "Mesbah Uddin", "Garrett S. Rose"], "year": 2019, "MAG papers": [{"PaperTitle": "a secure integrity checking system for nanoelectronic resistive ram", "PaperId": 2900423252, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2896535189, 2469260782, 2543061785, 2915928375]}], "source": "MAG"}, {"DBLP title": "A 100-mV-2.5-V Burst Mode Constant on-Time- Controlled Battery Charger With 92% Peak Efficiency and Integrated FOCV Technique.", "DBLP authors": ["Murali K. Rajendran", "V. Priya", "Shourya Kansal", "Gajendranath Chowdary", "Ashudeb Dutta"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Power Scheduling With Active RC Power Grids.", "DBLP authors": ["Zahi Moudallal", "Farid N. Najm"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A New Cellular-Based Redundant TSV Structure for Clustered Faults.", "DBLP authors": ["Qin Wang", "Zechen Liu", "Jian-Fei Jiang", "Naifeng Jing", "Weiguang Sheng"], "year": 2019, "MAG papers": [{"PaperTitle": "a new cellular based redundant tsv structure for clustered faults", "PaperId": 2900334641, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2670930872, 2900126444, 2719599185, 1984264396, 2120693056]}], "source": "MAG"}, {"DBLP title": "Inductors in a Monolithic 3-D Process: Performance Analysis and Design Guidelines.", "DBLP authors": ["Panagiotis Chaourani", "Saul Rodriguez", "Per-Erik Hellstrom", "Ana Rusu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Accuracy-Enhanced Variance-Based Time-Skew Calibration Using SAR as Window Detector.", "DBLP authors": ["Jianwei Liu", "Chi-Hang Chan", "Sai-Weng Sin", "Seng-Pan U", "Rui Paulo Martins"], "year": 2019, "MAG papers": [{"PaperTitle": "accuracy enhanced variance based time skew calibration using sar as window detector", "PaperId": 2898373540, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2306643849, 2169183540, 2154514703, 397682042, 2101423524]}], "source": "MAG"}, {"DBLP title": "Error Detection and Correction in SRAM Emulated TCAMs.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Anees Ullah"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "High-Entropy STT-MTJ-Based TRNG.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale"], "year": 2019, "MAG papers": [{"PaperTitle": "high entropy stt mtj based trng", "PaperId": 2900865731, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2758566403, 2946853906]}], "source": "MAG"}, {"DBLP title": "Test Compaction by Test Removal Under Transparent Scan.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 2.4-GHz Frequency-Drift-Compensated Phase-Locked Loop With 2.43 ppm/\u00b0C Temperature Coefficient.", "DBLP authors": ["Cheng-En Hsieh", "Shen-Iuan Liu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A High-Flexible Low-Latency Memory-Based FFT Processor for 4G, WLAN, and Future 5G.", "DBLP authors": ["Shaohan Liu", "Dake Liu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Full Digital Fractional-N TAF-FLL for Digital Applications: Demonstration of the Principle of a Frequency-Locked Loop Built on Time-Average-Frequency.", "DBLP authors": ["Liming Xiu", "Xiangye Wei", "Yuhai Ma"], "year": 2019, "MAG papers": [{"PaperTitle": "a full digital fractional n taf fll for digital applications demonstration of the principle of a frequency locked loop built on time average frequency", "PaperId": 2907370351, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2906933736, 2907366127, 2908177315]}], "source": "MAG"}, {"DBLP title": "A Generic Power Management Circuit for Energy Harvesters With Shared Components Between the MPPT and Regulator.", "DBLP authors": ["Gaurav Saini", "Maryam Shojaei Baghini"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Runtime Power Management of Battery Electric Vehicles for Extended Range With Consideration of Driving Time.", "DBLP authors": ["Donkyu Baek", "Naehyuck Chang"], "year": 2019, "MAG papers": [{"PaperTitle": "runtime power management of battery electric vehicles for extended range with consideration of driving time", "PaperId": 2904429579, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2115128825, 2115359679]}], "source": "MAG"}, {"DBLP title": "Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors.", "DBLP authors": ["Shubham Rai", "Jens Trommer", "Michael Raitza", "Thomas Mikolajick", "Walter M. Weber", "Akash Kumar"], "year": 2019, "MAG papers": [{"PaperTitle": "designing efficient circuits based on runtime reconfigurable field effect transistors", "PaperId": 2906629987, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2798450610, 2306897036, 2048958977, 2158706484, 2104756931, 2164213896]}], "source": "MAG"}, {"DBLP title": "Logical Effort Framework for CNFET-Based VLSI Circuits for Delay and Area Optimization.", "DBLP authors": ["Muhammad Ali", "Mohammad A. Ahmed", "Malgorzata Chrzanowska-Jeske"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "What Is the Maximum Achievable Oscillation Frequency in a Specified CMOS Process?", "DBLP authors": ["Amard Afzalian", "Hossein Miar Naimi", "Massoud Dousti"], "year": 2019, "MAG papers": [{"PaperTitle": "what is the maximum achievable oscillation frequency in a specified cmos process", "PaperId": 2905140186, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2346540315, 1867108386, 2109541439]}], "source": "MAG"}, {"DBLP title": "Understanding the Impact of Time-Dependent Random Variability on Analog ICs: From Single Transistor Measurements to Circuit Simulations.", "DBLP authors": ["Marco Simicic", "Pieter Weckx", "Bertrand Parvais", "Philippe Roussel", "Ben Kaczer", "Georges G. E. Gielen"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "An Efficient FPGA Implementation of Orthogonal Matching Pursuit With Square-Root-Free QR Decomposition.", "DBLP authors": ["Xiang Ge", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"], "year": 2019, "MAG papers": [{"PaperTitle": "an efficient fpga implementation of orthogonal matching pursuit with square root free qr decomposition", "PaperId": 2903465684, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2782748124, 2429319309, 2125153406, 2102122897, 2165022595]}], "source": "MAG"}, {"DBLP title": "Harmonic-Summing Module of SKA on FPGA - Optimizing the Irregular Memory Accesses.", "DBLP authors": ["Haomiao Wang", "Prabu Thiagaraj", "Oliver Sinnen"], "year": 2019, "MAG papers": [{"PaperTitle": "harmonic summing module of ska on fpga optimizing the irregular memory accesses", "PaperId": 2806446836, "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null], "Authors": [2505232022, 2615223464, 341849319]}], "source": "MAG"}, {"DBLP title": "FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs.", "DBLP authors": ["Xifan Tang", "Edouard Giacomin", "Giovanni De Micheli", "Pierre-Emmanuel Gaillardon"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Estimating and Mitigating Aging Effects in Routing Network of FPGAs.", "DBLP authors": ["Behnam Khaleghi", "Behzad Omidi", "Hussam Amrouch", "J\u00f6rg Henkel", "Hossein Asadi"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Thwarting Security Threats From Malicious FPGA Tools With Novel FPGA-Oriented Moving Target Defense.", "DBLP authors": ["Zhiming Zhang", "Laurent Njilla", "Charles A. Kamhoua", "Qiaoyan Yu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Analysis and Optimization of Multisection Capacitive DACs for Mixed-Signal Processing.", "DBLP authors": ["Shinwoong Park", "Sanjay Raman"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Mixed-Signal Overclocked I/O Buffers Model Abstraction for Signal Integrity Assessment.", "DBLP authors": ["Wael Dghais", "Malek Souilem", "Muhammad Alam"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Custard: ASIC Workload-Aware Reliable Design for Multicore IoT Processors.", "DBLP authors": ["Scott Lerner", "Isikcan Yilmaz", "Baris Taskin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Design and Optimization of Inductive-Coupling Links for 3-D-ICs.", "DBLP authors": ["Benjamin J. Fletcher", "Shidhartha Das", "Terrence S. T. Mak"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 0.9-V 12-Gb/s Two-FIR Tap Direct DFE With Feedback-Signal Common-Mode Control.", "DBLP authors": ["Daewoong Lee", "Dongil Lee", "Yong-Hun Kim", "Lee-Sup Kim"], "year": 2019, "MAG papers": [{"PaperTitle": "a 0 9 v 12 gb s two fir tap direct dfe with feedback signal common mode control", "PaperId": 2904019587, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2500374426, 2476306315, 2920061160, 2102695712]}], "source": "MAG"}, {"DBLP title": "Techniques for Improved Continuous and Discrete Tuning Range in Millimeter-Wave VCOs.", "DBLP authors": ["Arpan Thakkar", "Srinivas Theertham", "Peeyoosh Mirajkar", "Sankaran Aniruddhan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Dynamic Timing Error Avoidance Technique Using Prediction Logic in High-Performance Designs.", "DBLP authors": ["Mehrnaz Ahmadi", "Sahand Salamat", "Bijan Alizadeh"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Hardware Constructions for Error Detection of Number-Theoretic Transform Utilized in Secure Cryptographic Architectures.", "DBLP authors": ["Ausmita Sarker", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Thermal-Aware Design Method for Laser Group Control in Nanophotonic Interconnects.", "DBLP authors": ["Yuqi Wang", "Amira Aouina", "Hui Li", "Ian O'Connor", "Gabriela Nicolescu", "S\u00e9bastien Le Beux"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "High-Throughput and Area-Optimized Architecture for rBRIEF Feature Extraction.", "DBLP authors": ["Thinh Hung Pham", "Phong Tran", "Siew Kei Lam"], "year": 2019, "MAG papers": [{"PaperTitle": "high throughput and area optimized architecture for rbrief feature extraction", "PaperId": 2905525049, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2200582816, 2488917749, 2161832349]}], "source": "MAG"}, {"DBLP title": "Recursive Synaptic Bit Reuse: An Efficient Way to Increase Memory Capacity in Associative Memory.", "DBLP authors": ["Tianchan Guan", "Xiaoyang Zeng", "Mingoo Seok"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Two-Speed, Radix-4, Serial-Parallel Multiplier.", "DBLP authors": ["Duncan J. M. Moss", "David Boland", "Philip H. W. Leong"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Toward Self-Tunable Approximate Computing.", "DBLP authors": ["Siyuan Xu", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "MAG papers": [{"PaperTitle": "toward self tunable approximate computing", "PaperId": 2905996924, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2748096888, 2278029355]}], "source": "MAG"}, {"DBLP title": "Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics.", "DBLP authors": ["Dina M. Ellaithy", "Magdy A. El-Moursy", "Amal Zaki", "Abdelhalim Zekry"], "year": 2019, "MAG papers": [{"PaperTitle": "dual channel multiplier for piecewise polynomial function evaluation for low power 3 d graphics", "PaperId": 2908551866, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [313511226, 130980485, 2125549078, 2070935748]}], "source": "MAG"}, {"DBLP title": "Operation-Dependent Frequency Scaling Using Desynchronization.", "DBLP authors": ["Nitish Kumar Srivastava", "Rajit Manohar"], "year": 2019, "MAG papers": [{"PaperTitle": "operation dependent frequency scaling using desynchronization", "PaperId": 2906441735, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2610444762, 2122757547]}], "source": "MAG"}, {"DBLP title": "Drafting in Self-Timed Circuits.", "DBLP authors": ["Christopher Cowan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "High-Volume Testing and DC Offset Trimming Technique of On-Die Bandgap Voltage Reference for SOCs and Microprocessors.", "DBLP authors": ["Takao Oshita", "Jonathan Douglas", "Arun Krishnamoorthy"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "\u00b10.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers.", "DBLP authors": ["Shirin Pourashraf", "Jaime Ram\u00edrez-Angulo", "Jose Maria Hinojo Montero", "Ram\u00f3n Gonz\u00e1lez Carvajal", "Antonio J. L\u00f3pez-Mart\u00edn"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 13-bit 8-kS/s \u0394-\u03a3 Readout IC Using ZCB Integrators With an Embedded Resistive Sensor Achieving 1.05-pJ/Conversion Step and a 65-dB PSRR.", "DBLP authors": ["Bing Li", "Ji-Ping Na", "Wei Wang", "Jia Liu", "Qian Yang", "Pui-In Mak"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "EA-Based LDE-Aware Fast Analog Layout Retargeting With Device Abstraction.", "DBLP authors": ["Xuan Dong", "Lihong Zhang"], "year": 2019, "MAG papers": [{"PaperTitle": "ea based lde aware fast analog layout retargeting with device abstraction", "PaperId": 2905247075, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2678554588, 2301549263]}], "source": "MAG"}, {"DBLP title": "SLECTS: Slew-Driven Clock Tree Synthesis.", "DBLP authors": ["Weicheng Liu", "Can Sitik", "Emre Salman", "Baris Taskin", "Savithri Sundareswaran", "Benjamin Huang"], "year": 2019, "MAG papers": [{"PaperTitle": "slects slew driven clock tree synthesis", "PaperId": 2908707593, "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null, null, null], "Authors": [2225710112, 144990319, 2227842739, 2046214580, 2909432342, 2910699347]}], "source": "MAG"}, {"DBLP title": "Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits.", "DBLP authors": ["Sebastian Huhn", "Stefan Frehse", "Robert Wille", "Rolf Drechsler"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "System-Level Power Delivery Network Analysis and Optimization for Monolithic 3-D ICs.", "DBLP authors": ["Kyungwook Chang", "Shidhartha Das", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Three-Dimensional Monolithic FinFET-Based 8T SRAM Cell Design for Enhanced Read Time and Low Leakage.", "DBLP authors": ["Abdullah Guler", "Niraj K. Jha"], "year": 2019, "MAG papers": [{"PaperTitle": "three dimensional monolithic finfet based 8t sram cell design for enhanced read time and low leakage", "PaperId": 2906872651, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2397290675, 2219120753]}], "source": "MAG"}, {"DBLP title": "Black-Hat High-Level Synthesis: Myth or Reality?", "DBLP authors": ["Christian Pilato", "Kanad Basu", "Francesco Regazzoni", "Ramesh Karri"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "CC-SPRA: Correlation Coefficients Approach for Signal Probability-Based Reliability Analysis.", "DBLP authors": ["Hadi Jahanirad"], "year": 2019, "MAG papers": [{"PaperTitle": "cc spra correlation coefficients approach for signal probability based reliability analysis", "PaperId": 2908226073, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null], "Authors": [2592504426]}], "source": "MAG"}, {"DBLP title": "EM-Aware and Lifetime-Constrained Optimization for Multisegment Power Grid Networks.", "DBLP authors": ["Han Zhou", "Zeyu Sun", "Sheriff Sadiqbatcha", "Naehyuck Chang", "Sheldon X.-D. Tan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "TAONoC: A Regular Passive Optical Network-on-Chip Architecture Based on Comb Switches.", "DBLP authors": ["Yintang Yang", "Ke Chen", "Huaxi Gu", "Bowen Zhang", "Lijing Zhu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation.", "DBLP authors": ["Fabio Frustaci", "Stefania Perri", "Pasquale Corsonello", "Massimo Alioto"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "An On-Chip Relaxation Oscillator With Comparator Delay Compensation.", "DBLP authors": ["Yi-An Chang", "Trio Adiono", "Amy Hamidah", "Shen-Iuan Liu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Low-Complexity I/Q Imbalance Calibration Method for Quadrature Modulator.", "DBLP authors": ["Jusung Kim", "Han-Shin Jo", "Kyoung-Jae Lee", "Dong-Ho Lee", "Dae-Hyun Choi", "Sangkil Kim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator.", "DBLP authors": ["Joo-Hyung Chae", "Hyeongjun Ko", "Jihwan Park", "Suhwan Kim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Design and Implementation of an Ultralow-Energy FFT ASIC for Processing ECG in Cardiac Pacemakers.", "DBLP authors": ["Safwat Mostafa Noor", "Eugene John", "Manoj Panday"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Three-Dimensional nand Flash for Vector-Matrix Multiplication.", "DBLP authors": ["Panni Wang", "Feng Xu", "Bo Wang", "Bin Gao", "Huaqiang Wu", "He Qian", "Shimeng Yu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Wideband Blocker-Tolerant Receiver With Frequency-Translational Resistive Feedback.", "DBLP authors": ["Manas Kumar Lenka", "Gaurab Banerjee"], "year": 2019, "MAG papers": [{"PaperTitle": "a wideband blocker tolerant receiver with frequency translational resistive feedback", "PaperId": 2918126316, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2228887950, 2107055717]}], "source": "MAG"}, {"DBLP title": "Highly Linear Low-Power Wireless RF Receiver for WSN.", "DBLP authors": ["Omar Elsayed", "Jorge Zarate-Roldan", "Amr Abuellil", "Faisal Abdel-Latif Hussien", "Ahmed Eladawy", "Edgar S\u00e1nchez-Sinencio"], "year": 2019, "MAG papers": [{"PaperTitle": "highly linear low power wireless rf receiver for wsn", "PaperId": 2910095157, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2330778534, 1265455657, 2625421288, 2067631538, 2318066184, 1616150208]}], "source": "MAG"}, {"DBLP title": "AC Computing Methodology for RF-Powered IoT Devices.", "DBLP authors": ["Tutu Wan", "Yasha Karimi", "Milutin Stanacevic", "Emre Salman"], "year": 2019, "MAG papers": [{"PaperTitle": "ac computing methodology for rf powered iot devices", "PaperId": 2919062775, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2517350832, 2515345459, 147863044, 2227842739]}], "source": "MAG"}, {"DBLP title": "LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor.", "DBLP authors": ["Heikki Kultala", "Timo Viitanen", "Heikki Berg", "Pekka J\u00e4\u00e4skel\u00e4inen", "Joonas Multanen", "Mikko Kokkonen", "Kalle Raiskila", "Tommi Zetterman", "Jarmo Takala"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 0.1-pJ/b and ACF <0.04 Multiple-Valued PUF for Chip Identification Using Bit-Line Sharing Strategy in 65-nm CMOS.", "DBLP authors": ["Yuejun Zhang", "Zhao Pan", "Pengjun Wang", "Dailu Ding", "Qiaoyan Yu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Architecture Optimization and Performance Comparison of Nonce-Misuse-Resistant Authenticated Encryption Algorithms.", "DBLP authors": ["Sandhya Koteshwara", "Amitabh Das", "Keshab K. Parhi"], "year": 2019, "MAG papers": [{"PaperTitle": "architecture optimization and performance comparison of nonce misuse resistant authenticated encryption algorithms", "PaperId": 2915681742, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2343674774, 2122945566, 741769158]}], "source": "MAG"}, {"DBLP title": "A Calibratable Detector for Invasive Attacks.", "DBLP authors": ["Michael Weiner", "Wolfgang Wieser", "Emili Lupon", "Georg Sigl", "Salvador Manich"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Path-Balanced Logic Design to Realize Block Ciphers Resistant to Power and Timing Attacks.", "DBLP authors": ["Partha De", "Chittaranjan Mandal", "Udaya Parampalli"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Quiescent 407-nA Output-Capacitorless Low-Dropout Regulator With 0-100-mA Load Current Range.", "DBLP authors": ["Yushan Jiang", "Dong Wang", "Pak Kwong Chan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Monolithic Voltage-Scalable Fibonacci Switched-Capacitor DC-DC Converter With Intrinsic Parasitic Charge Recycling.", "DBLP authors": ["Yaqub Mahnashi", "Fang Z. Peng"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Gain-Controlled, Low-Leakage Dickson Charge Pump for Energy-Harvesting Applications.", "DBLP authors": ["Abdulqader Mahmoud", "Mohammad Alhawari", "Baker Mohammad", "Hani H. Saleh", "Mohammed Ismail"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Simplex FastICA: An Accelerated and Low Complex Architecture Design Methodology for $n$ D FastICA.", "DBLP authors": ["Swati Bhardwaj", "Shashank Raghuraman", "Amit Acharyya"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures.", "DBLP authors": ["Hareesh-Reddy Basireddy", "Karthikeya Challa", "Tooraj Nikoubin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Optimum Circuits for Bit-Dimension Permutations.", "DBLP authors": ["Mario Garrido", "Jes\u00fas Grajal", "Oscar Gustafsson"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "TOSAM: An Energy-Efficient Truncation- and Rounding-Based Scalable Approximate Multiplier.", "DBLP authors": ["Shaghayegh Vahdat", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Novel Nonlinear Function Shift Method for Generating Multiscroll Attractors Using Memristor-Based Control Circuit.", "DBLP authors": ["Qinghui Hong", "Qiujie Wu", "Xiaoping Wang", "Zhigang Zeng"], "year": 2019, "MAG papers": [{"PaperTitle": "novel nonlinear function shift method for generating multiscroll attractors using memristor based control circuit", "PaperId": 2911631027, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2836616851, 2912238761, 2902490931, 2147475943]}], "source": "MAG"}, {"DBLP title": "A Simple Floating MOS-Memristor for High-Frequency Applications.", "DBLP authors": ["John Vista", "Ashish Ranjan"], "year": 2019, "MAG papers": [{"PaperTitle": "a simple floating mos memristor for high frequency applications", "PaperId": 2909310989, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2557265989, 2791586914]}], "source": "MAG"}, {"DBLP title": "On the Sensitization Probability of a Critical Path Considering Process Variations and Path Correlations.", "DBLP authors": ["Pavan Kumar Javvaji", "Spyros Tragoudas"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Timing Speculation With Optimal In Situ Monitoring Placement and Within-Cycle Error Prevention.", "DBLP authors": ["Hadi Ahmadi Balef", "Hamed Fatemi", "Kees Goossens", "Jos\u00e9 Pineda de Gyvez"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Enhancing Utilization of SIMD-Like Accelerator for Sparse Convolutional Neural Networks.", "DBLP authors": ["Bo-Cheng Lai", "Jyun-Wei Pan", "Chien-Yu Lin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Robust Proportionate Adaptive Filter Architectures Under Impulsive Noise.", "DBLP authors": ["Subrahmanyam Mula", "Vinay Chakravarthi Gogineni", "Anindya Sundar Dhar"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Four-Level Forms for Memristive Material Implication Logic.", "DBLP authors": ["Felipe S. Marranghello", "Vinicius Callegaro", "Andr\u00e9 In\u00e1cio Reis", "Renato P. Ribas"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 10-Gb/s 20-ps Delay-Range Digitally Controlled Differential Delay Element in 45-nm SOI CMOS.", "DBLP authors": ["Sami Ur Rehman", "Mohammad Mahdi Khafaji", "Corrado Carta", "Frank Ellinger"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Probing Assessment Framework and Evaluation of Antiprobing Solutions.", "DBLP authors": ["Huanyu Wang", "Qihang Shi", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "An Intrinsic and Database-Free Authentication by Exploiting Process Variation in Back-End Capacitors.", "DBLP authors": ["Ahish Shylendra", "Swarup Bhunia", "Amit Ranjan Trivedi"], "year": 2019, "MAG papers": [{"PaperTitle": "an intrinsic and database free authentication by exploiting process variation in back end capacitors", "PaperId": 2934500825, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2808808327, 2093524222, 2147946689]}], "source": "MAG"}, {"DBLP title": "Exploiting Hardware Unobservability for Low-Power Design and Safety Analysis in Formal Verification-Driven Design Flows.", "DBLP authors": ["Shrinidhi Udupi", "Joakim Urdahl", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Design and Characterization of SEU Hardened Circuits for SRAM-Based FPGA.", "DBLP authors": ["Tianwen Li", "Hongjin Liu", "Haigang Yang"], "year": 2019, "MAG papers": [{"PaperTitle": "design and characterization of seu hardened circuits for sram based fpga", "PaperId": 2911564443, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2913479057, 2912739963, 2911812047]}], "source": "MAG"}, {"DBLP title": "RingNet: A Memory-Oriented Network-On-Chip Designed for FPGA.", "DBLP authors": ["Jakub Siast", "Adam Luczak", "Marek Domanski"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates.", "DBLP authors": ["Inayat Ullah", "Zahid Ullah", "Umar Afzaal", "Jeong-A Lee"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Parametric and Functional Degradation Analysis of Complete 14-nm FinFET SRAM.", "DBLP authors": ["Daniel Kraak", "Mottaqiallah Taouil", "Innocent Agbo", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"], "year": 2019, "MAG papers": [{"PaperTitle": "parametric and functional degradation analysis of complete 14 nm finfet sram", "PaperId": 2935281756, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null], "Authors": [2624980932, 393450583, 2278556571, 1989337358, 1999310879, 2930279072, 2113649690]}], "source": "MAG"}, {"DBLP title": "Design and Investigation of 7T2M-NVSRAM With Enhanced Stability and Temperature Impact on Store/Restore Energy.", "DBLP authors": ["Jeetendra Singh", "Balwinder Raj"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Fast and Reliable STT-MRAM Using Nonuniform and Adaptive Error Detecting and Correcting Scheme.", "DBLP authors": ["Nour Sayed", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2019, "MAG papers": [{"PaperTitle": "fast and reliable stt mram using nonuniform and adaptive error detecting and correcting scheme", "PaperId": 2927353703, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2582726350, 2226123400, 2246826143]}], "source": "MAG"}, {"DBLP title": "Charge-Recycling-Based Redundant Write Prevention Technique for Low-Power SOT-MRAM.", "DBLP authors": ["Gyuseong Kang", "Jongsun Park"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Analysis, Comparison, and Experimental Validation of a Class AB Voltage Follower With Enhanced Bandwidth and Slew Rate.", "DBLP authors": ["Anindita Paul", "Jaime Ram\u00edrez-Angulo", "Antonio Torralba"], "year": 2019, "MAG papers": [{"PaperTitle": "analysis comparison and experimental validation of a class ab voltage follower with enhanced bandwidth and slew rate", "PaperId": 2947975033, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2761176024, 1894023771, 2306275306]}], "source": "MAG"}, {"DBLP title": "Exploiting Inherent Error Resiliency of Deep Neural Networks to Achieve Extreme Energy Efficiency Through Mixed-Signal Neurons.", "DBLP authors": ["Baibhab Chatterjee", "Priyadarshini Panda", "Shovan Maity", "Ayan Biswas", "Kaushik Roy", "Shreyas Sen"], "year": 2019, "MAG papers": [{"PaperTitle": "exploiting inherent error resiliency of deep neural networks to achieve extreme energy efficiency through mixed signal neurons", "PaperId": 2919129235, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2766885374, 2225812279, 2604338598, 2745173042, 2109882579, 2152352685]}], "source": "MAG"}, {"DBLP title": "A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscillator and Rotated Phase Selection for Fractional- $N$ Frequency Synthesis.", "DBLP authors": ["Xu Meng", "Lianhong Zhou", "Fujiang Lin", "Chun-Huat Heng"], "year": 2019, "MAG papers": [{"PaperTitle": "a low noise digital to frequency converter based on injection locked ring oscillator and rotated phase selection for fractional n frequency synthesis", "PaperId": 2918842581, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2152163471, 2139728904, 2231953522, 2141256107]}], "source": "MAG"}, {"DBLP title": "Energy-Efficient and Calibration-Aware Fourier-Domain OCT Imaging Processor.", "DBLP authors": ["Song-Nien Tang", "Fu-Chiang Jan"], "year": 2019, "MAG papers": [{"PaperTitle": "energy efficient and calibration aware fourier domain oct imaging processor", "PaperId": 2917101360, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2915310127, 2915783128]}], "source": "MAG"}, {"DBLP title": "Predictive Thermal Management for Energy-Efficient Execution of Concurrent Applications on Heterogeneous Multicores.", "DBLP authors": ["Eduardo Weber W\u00e4chter", "Cedric de Bellefroid", "Basireddy Karunakar Reddy", "Amit Kumar Singh", "Bashir M. Al-Hashimi", "Geoff V. Merrett"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Self-Optimizing and Self-Programming Computing Systems: A Combined Compiler, Complex Networks, and Machine Learning Approach.", "DBLP authors": ["Yao Xiao", "Shahin Nazarian", "Paul Bogdan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Extracting a Close-to-Minimum Multicycle Functional Broadside Test Set From a Functional Test Sequence.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperTitle": "extracting a close to minimum multicycle functional broadside test set from a functional test sequence", "PaperId": 2914448942, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null], "Authors": [1578068263]}], "source": "MAG"}, {"DBLP title": "Potential Critical Path Selection Based on a Time-Varying Statistical Timing Analysis Framework.", "DBLP authors": ["P. R. Chithira", "Vinita Vasudevan"], "year": 2019, "MAG papers": [{"PaperTitle": "potential critical path selection based on a time varying statistical timing analysis framework", "PaperId": 2912654854, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2753713493, 2132206416]}], "source": "MAG"}, {"DBLP title": "Bundle-Updatable SRAM-Based TCAM Design for OpenFlow-Compliant Packet Processor.", "DBLP authors": ["Ding-Yuan Lee", "Ching-Che Wang", "An-Yeu Wu"], "year": 2019, "MAG papers": [{"PaperTitle": "bundle updatable sram based tcam design for openflow compliant packet processor", "PaperId": 2914935471, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2230582708, 2913517300, 2149874420]}], "source": "MAG"}, {"DBLP title": "Enhancing Reliability of Analog Neural Network Processors.", "DBLP authors": ["Suhong Moon", "Kwanghyun Shin", "Dongsuk Jeon"], "year": 2019, "MAG papers": [{"PaperTitle": "enhancing reliability of analog neural network processors", "PaperId": 2912910336, "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null], "Authors": [2911833980, 2912163134, 2101087219]}], "source": "MAG"}, {"DBLP title": "VADER: Voltage-Driven Netlist Pruning for Cross-Layer Approximate Arithmetic Circuits.", "DBLP authors": ["Georgios Zervakis", "Konstantina Koliogeorgi", "Dimitrios Anagnostos", "Nikolaos Zompakis", "Kostas Siozios"], "year": 2019, "MAG papers": [{"PaperTitle": "vader voltage driven netlist pruning for cross layer approximate arithmetic circuits", "PaperId": 2921026389, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2439910848, 2933023061, 2900744321, 288700897, 132046190]}], "source": "MAG"}, {"DBLP title": "A Restore-Free Mode for MLC STT-RAM Caches.", "DBLP authors": ["Muhammad Avais Qureshi", "Hyeonggyu Kim", "Soontae Kim"], "year": 2019, "MAG papers": [{"PaperTitle": "a restore free mode for mlc stt ram caches", "PaperId": 2921551682, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2921780572, 2486023401, 2153062325]}], "source": "MAG"}, {"DBLP title": "Column-Selection-Enabled 10T SRAM Utilizing Shared Diff-VDD Write and Dropped-VDD Read for Power Reduction.", "DBLP authors": ["Liang Wen", "Yuejun Zhang", "Xiaoyang Zeng"], "year": 2019, "MAG papers": [{"PaperTitle": "column selection enabled 10t sram utilizing shared diff vdd write and dropped vdd read for power reduction", "PaperId": 2916970286, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2312296617, 2679714129, 2115695263]}], "source": "MAG"}, {"DBLP title": "Design of FSM-Based Function With Reduced Number of States in Integral Stochastic Computing.", "DBLP authors": ["Shao-I Chu", "Chen-En Hsieh", "Yu-Jung Huang"], "year": 2019, "MAG papers": [{"PaperTitle": "design of fsm based function with reduced number of states in integral stochastic computing", "PaperId": 2912746132, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2111604214, 2912910837, 2914701206]}], "source": "MAG"}, {"DBLP title": "Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures.", "DBLP authors": ["Tejinder Singh Sandhu", "Kamal El-Sankary"], "year": 2019, "MAG papers": [], "source": null}]