#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x560e94c84ae0 .scope module, "Testbench" "Testbench" 2 1;
 .timescale 0 0;
v0x560e94ca85d0_0 .var "A", 7 0;
v0x560e94ca86b0_0 .var "B", 7 0;
v0x560e94ca87c0_0 .var "clk", 0 0;
v0x560e94ca88b0_0 .var "opcode", 1 0;
v0x560e94ca89a0_0 .var "read_addr", 2 0;
v0x560e94ca8b00_0 .net "read_data", 7 0, v0x560e94ca7740_0;  1 drivers
v0x560e94ca8c10_0 .var "write_addr", 2 0;
v0x560e94ca8d20_0 .var "write_enable", 0 0;
S_0x560e94c84c70 .scope module, "uut" "Processor" 2 3, 3 39 0, S_0x560e94c84ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /INPUT 2 "opcode";
    .port_info 4 /INPUT 3 "write_addr";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /INPUT 3 "read_addr";
    .port_info 7 /OUTPUT 8 "read_data";
v0x560e94ca7d60_0 .net "A", 7 0, v0x560e94ca85d0_0;  1 drivers
v0x560e94ca7e70_0 .net "B", 7 0, v0x560e94ca86b0_0;  1 drivers
v0x560e94ca7f40_0 .net "alu_result", 7 0, v0x560e94ca70e0_0;  1 drivers
v0x560e94ca8060_0 .net "clk", 0 0, v0x560e94ca87c0_0;  1 drivers
v0x560e94ca8100_0 .net "opcode", 1 0, v0x560e94ca88b0_0;  1 drivers
v0x560e94ca81f0_0 .net "read_addr", 2 0, v0x560e94ca89a0_0;  1 drivers
v0x560e94ca82c0_0 .net "read_data", 7 0, v0x560e94ca7740_0;  alias, 1 drivers
v0x560e94ca8390_0 .net "write_addr", 2 0, v0x560e94ca8c10_0;  1 drivers
v0x560e94ca8460_0 .net "write_enable", 0 0, v0x560e94ca8d20_0;  1 drivers
S_0x560e94c81790 .scope module, "alu" "ALU" 3 51, 3 1 0, S_0x560e94c84c70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "opcode";
    .port_info 3 /OUTPUT 8 "result";
v0x560e94c819e0_0 .net "A", 7 0, v0x560e94ca85d0_0;  alias, 1 drivers
v0x560e94ca6f10_0 .net "B", 7 0, v0x560e94ca86b0_0;  alias, 1 drivers
v0x560e94ca6ff0_0 .net "opcode", 1 0, v0x560e94ca88b0_0;  alias, 1 drivers
v0x560e94ca70e0_0 .var "result", 7 0;
E_0x560e94c7fda0 .event edge, v0x560e94ca6ff0_0, v0x560e94c819e0_0, v0x560e94ca6f10_0;
S_0x560e94ca7270 .scope module, "reg_file" "RegisterFile" 3 58, 3 18 0, S_0x560e94c84c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "write_addr";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 3 "read_addr";
    .port_info 5 /OUTPUT 8 "read_data";
v0x560e94ca7580_0 .net "clk", 0 0, v0x560e94ca87c0_0;  alias, 1 drivers
v0x560e94ca7660_0 .net "read_addr", 2 0, v0x560e94ca89a0_0;  alias, 1 drivers
v0x560e94ca7740_0 .var "read_data", 7 0;
v0x560e94ca7800 .array "registers", 7 0, 7 0;
v0x560e94ca7a10_0 .net "write_addr", 2 0, v0x560e94ca8c10_0;  alias, 1 drivers
v0x560e94ca7b40_0 .net "write_data", 7 0, v0x560e94ca70e0_0;  alias, 1 drivers
v0x560e94ca7c00_0 .net "write_enable", 0 0, v0x560e94ca8d20_0;  alias, 1 drivers
v0x560e94ca7800_0 .array/port v0x560e94ca7800, 0;
v0x560e94ca7800_1 .array/port v0x560e94ca7800, 1;
v0x560e94ca7800_2 .array/port v0x560e94ca7800, 2;
E_0x560e94c6aa30/0 .event edge, v0x560e94ca7660_0, v0x560e94ca7800_0, v0x560e94ca7800_1, v0x560e94ca7800_2;
v0x560e94ca7800_3 .array/port v0x560e94ca7800, 3;
v0x560e94ca7800_4 .array/port v0x560e94ca7800, 4;
v0x560e94ca7800_5 .array/port v0x560e94ca7800, 5;
v0x560e94ca7800_6 .array/port v0x560e94ca7800, 6;
E_0x560e94c6aa30/1 .event edge, v0x560e94ca7800_3, v0x560e94ca7800_4, v0x560e94ca7800_5, v0x560e94ca7800_6;
v0x560e94ca7800_7 .array/port v0x560e94ca7800, 7;
E_0x560e94c6aa30/2 .event edge, v0x560e94ca7800_7;
E_0x560e94c6aa30 .event/or E_0x560e94c6aa30/0, E_0x560e94c6aa30/1, E_0x560e94c6aa30/2;
E_0x560e94c757d0 .event posedge, v0x560e94ca7580_0;
    .scope S_0x560e94c81790;
T_0 ;
    %wait E_0x560e94c7fda0;
    %load/vec4 v0x560e94ca6ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560e94ca70e0_0, 0, 8;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x560e94c819e0_0;
    %load/vec4 v0x560e94ca6f10_0;
    %and;
    %store/vec4 v0x560e94ca70e0_0, 0, 8;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x560e94c819e0_0;
    %load/vec4 v0x560e94ca6f10_0;
    %or;
    %store/vec4 v0x560e94ca70e0_0, 0, 8;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x560e94c819e0_0;
    %load/vec4 v0x560e94ca6f10_0;
    %and;
    %inv;
    %store/vec4 v0x560e94ca70e0_0, 0, 8;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x560e94c819e0_0;
    %load/vec4 v0x560e94ca6f10_0;
    %or;
    %inv;
    %store/vec4 v0x560e94ca70e0_0, 0, 8;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560e94ca7270;
T_1 ;
    %wait E_0x560e94c757d0;
    %load/vec4 v0x560e94ca7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x560e94ca7b40_0;
    %load/vec4 v0x560e94ca7a10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e94ca7800, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560e94ca7270;
T_2 ;
    %wait E_0x560e94c6aa30;
    %load/vec4 v0x560e94ca7660_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x560e94ca7800, 4;
    %store/vec4 v0x560e94ca7740_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560e94c84ae0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e94ca87c0_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x560e94ca87c0_0;
    %inv;
    %store/vec4 v0x560e94ca87c0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x560e94c84ae0;
T_4 ;
    %vpi_call 2 12 "$dumpfile", "processor_tb.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560e94c84ae0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x560e94c84ae0;
T_5 ;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x560e94ca85d0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x560e94ca86b0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560e94ca88b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560e94ca8c10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e94ca8d20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560e94ca89a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e94ca8d20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 22 "$display", "Inputs: A = %b, B = %b, Opcode = %b", v0x560e94ca85d0_0, v0x560e94ca86b0_0, v0x560e94ca88b0_0 {0 0 0};
    %vpi_call 2 23 "$display", "AND Result: %b", v0x560e94ca8b00_0 {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x560e94ca85d0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x560e94ca86b0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560e94ca88b0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560e94ca8c10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e94ca8d20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560e94ca89a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e94ca8d20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "Inputs: A = %b, B = %b, Opcode = %b", v0x560e94ca85d0_0, v0x560e94ca86b0_0, v0x560e94ca88b0_0 {0 0 0};
    %vpi_call 2 31 "$display", "OR Result: %b", v0x560e94ca8b00_0 {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x560e94ca85d0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x560e94ca86b0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560e94ca88b0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560e94ca8c10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e94ca8d20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560e94ca89a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e94ca8d20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "Inputs: A = %b, B = %b, Opcode = %b", v0x560e94ca85d0_0, v0x560e94ca86b0_0, v0x560e94ca88b0_0 {0 0 0};
    %vpi_call 2 39 "$display", "NAND Result: %b", v0x560e94ca8b00_0 {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x560e94ca85d0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x560e94ca86b0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560e94ca88b0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560e94ca8c10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e94ca8d20_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560e94ca89a0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e94ca8d20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 46 "$display", "Inputs: A = %b, B = %b, Opcode = %b", v0x560e94ca85d0_0, v0x560e94ca86b0_0, v0x560e94ca88b0_0 {0 0 0};
    %vpi_call 2 47 "$display", "NOR Result: %b", v0x560e94ca8b00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
