// Seed: 723681874
module module_0;
  wire id_1;
  module_4 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri id_0
);
  assign id_0 = 1;
  supply0 id_2;
  assign id_0.id_2 = !-1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    output tri1 id_1
);
  assign id_1 = id_0;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = id_0;
  module_0 modCall_1 ();
endmodule
module module_3;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_4 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  assign id_3 = id_2;
  assign id_3 = id_1;
  assign id_3 = 1;
endmodule
