$date
	Sat Oct 22 20:51:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1005858
b1100 &
b1100 %
1$
b1100 !
1"
#1005859
0"
#1005862
b110 &
b110 %
#1005866
b11 &
b11 %
#1005870
b1010 &
b1010 %
#1005874
b101 &
b101 %
#1005878
b10000 &
b10000 %
#1005882
b1000 &
b1000 %
#1005886
b100 &
b100 %
#1005890
b10 &
b10 %
#1005894
b1 &
1#
b1 %
#1005898
b0 &
b0 %
0#
0$
#1993997
b1010 !
1"
#1993998
b1010 &
b1010 %
1$
#1993999
0"
#1994002
b101 &
b101 %
#1994006
b10000 &
b10000 %
#1994010
b1000 &
b1000 %
#1994014
b100 &
b100 %
#1994018
b10 &
b10 %
#1994022
b1 &
1#
b1 %
#1994026
b0 &
b0 %
0#
0$
#3031349
b1011 !
1"
#3031350
b1011 &
b1011 %
1$
#3031351
0"
#3031354
b100010 &
b100010 %
#3031358
b10001 &
b10001 %
#3031362
b110100 &
b110100 %
#3031366
b11010 &
b11010 %
#3031370
b1101 &
b1101 %
#3031374
b101000 &
b101000 %
#3031378
b10100 &
b10100 %
#3031382
b1010 &
b1010 %
#3031386
b101 &
b101 %
#3031390
b10000 &
b10000 %
#3031394
b1000 &
b1000 %
#3031398
b100 &
b100 %
#3031402
b10 &
b10 %
#3031406
b1 &
1#
b1 %
#3031410
b0 &
b0 %
0#
0$
#4500012
