// Seed: 3089185316
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri1 id_4
    , id_21,
    output tri id_5,
    output wand id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    input wand id_14,
    input tri id_15,
    input uwire id_16,
    input uwire id_17,
    output wand id_18,
    output wire id_19
    , id_22
);
  wire id_23, id_24;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    output tri id_8,
    output tri1 id_9,
    output supply1 id_10
);
  xnor (id_10, id_3, id_0, id_6, id_4, id_12, id_5, id_2, id_1, id_7);
  assign id_9 = 1;
  id_12(
      .id_0(id_5), .id_1(1 !=? 1'b0)
  ); module_0(
      id_5,
      id_4,
      id_8,
      id_8,
      id_6,
      id_9,
      id_8,
      id_7,
      id_1,
      id_0,
      id_0,
      id_1,
      id_5,
      id_10,
      id_3,
      id_0,
      id_5,
      id_5,
      id_8,
      id_10
  );
endmodule
