<?xml version="1.0" encoding="UTF-8"?>
<project name="binary_container_1">
  <platform vendor="xilinx" boardid="u200" name="xdma" featureRomTime="1535712995">
    <version major="201820" minor="1"/>
    <description/>
    <board name="xilinx.com:u200:1.1" vendor="xilinx.com" fpga="xcu200-fsgd2104-2-e">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="ddr4" size="16GB"/>
        <memory name="mem1" type="ddr4" size="16GB"/>
        <memory name="mem2" type="ddr4" size="16GB"/>
        <memory name="mem3" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="u200_image.png" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor>0x10EE</vendor>
        <device>0x5001</device>
        <subsystem>0x000E</subsystem>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcu200:fsgd2104:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="add_point" language="clc" vlnv="xilinx.com:hls:add_point:1.0" hash="eHueE/gP96NVeuiars1Oh1" preferredWorkGroupSizeMultiple="0" workGroupSize="1024" debug="true" interrupt="true">
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="group_id" addressQualifier="0" id="" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="uint" origUse="function"/>
          <arg name="group_id" addressQualifier="0" id="" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x4" hostSize="0x4" type="uint" origUse="function"/>
          <arg name="group_id" addressQualifier="0" id="" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x8" hostSize="0x4" type="uint" origUse="function"/>
          <arg name="inside" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="bool*"/>
          <arg name="prng_state" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="uint*"/>
          <arg name="wg_size" addressQualifier="1" id="2" port="M_AXI_GMEM" size="0x8" offset="0x40" hostOffset="0x0" hostSize="0x8" type="uint*"/>
          <compileWorkGroupSize x="1024" y="1" z="1"/>
          <maxWorkGroupSize x="0" y="0" z="0"/>
          <string_table/>
          <instance name="add_point_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
      </core>
    </device>
  </platform>
</project>
