#! 
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\v2009.vpi";
S_00000194a94dbbf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000194a94dbd80 .scope module, "tb_regfile" "tb_regfile" 3 3;
 .timescale -9 -12;
v00000194a958c0d0_0 .var "clk", 0 0;
v00000194a958c7b0_0 .net "data1", 31 0, v00000194a94d76b0_0;  1 drivers
v00000194a958c490_0 .net "data2", 31 0, v00000194a9526ef0_0;  1 drivers
v00000194a958b8b0_0 .var "rd", 4 0;
v00000194a958bf90_0 .var "rd_data", 31 0;
v00000194a958c5d0_0 .var "reset", 0 0;
v00000194a958c2b0_0 .var "rs1", 4 0;
v00000194a958c350_0 .var "rs2", 4 0;
v00000194a958bd10_0 .var "write_enable", 0 0;
S_00000194a952bbb0 .scope module, "rf" "regfile" 3 16, 4 1 0, S_00000194a94dbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /OUTPUT 32 "data1";
    .port_info 7 /OUTPUT 32 "data2";
    .port_info 8 /INPUT 32 "rd_data";
v00000194a94dbf10_0 .net "clk", 0 0, v00000194a958c0d0_0;  1 drivers
v00000194a94d76b0_0 .var "data1", 31 0;
v00000194a9526ef0_0 .var "data2", 31 0;
v00000194a9526f90_0 .net "rd", 4 0, v00000194a958b8b0_0;  1 drivers
v00000194a9527030_0 .net "rd_data", 31 0, v00000194a958bf90_0;  1 drivers
v00000194a958bbd0 .array "registers", 0 31, 31 0;
v00000194a958c530_0 .net "reset", 0 0, v00000194a958c5d0_0;  1 drivers
v00000194a958b9f0_0 .net "rs1", 4 0, v00000194a958c2b0_0;  1 drivers
v00000194a958bef0_0 .net "rs2", 4 0, v00000194a958c350_0;  1 drivers
v00000194a958ba90_0 .net "write_enable", 0 0, v00000194a958bd10_0;  1 drivers
E_00000194a951b820 .event posedge, v00000194a958c530_0, v00000194a94dbf10_0;
v00000194a958bbd0_0 .array/port v00000194a958bbd0, 0;
v00000194a958bbd0_1 .array/port v00000194a958bbd0, 1;
v00000194a958bbd0_2 .array/port v00000194a958bbd0, 2;
E_00000194a951aaa0/0 .event anyedge, v00000194a958b9f0_0, v00000194a958bbd0_0, v00000194a958bbd0_1, v00000194a958bbd0_2;
v00000194a958bbd0_3 .array/port v00000194a958bbd0, 3;
v00000194a958bbd0_4 .array/port v00000194a958bbd0, 4;
v00000194a958bbd0_5 .array/port v00000194a958bbd0, 5;
v00000194a958bbd0_6 .array/port v00000194a958bbd0, 6;
E_00000194a951aaa0/1 .event anyedge, v00000194a958bbd0_3, v00000194a958bbd0_4, v00000194a958bbd0_5, v00000194a958bbd0_6;
v00000194a958bbd0_7 .array/port v00000194a958bbd0, 7;
v00000194a958bbd0_8 .array/port v00000194a958bbd0, 8;
v00000194a958bbd0_9 .array/port v00000194a958bbd0, 9;
v00000194a958bbd0_10 .array/port v00000194a958bbd0, 10;
E_00000194a951aaa0/2 .event anyedge, v00000194a958bbd0_7, v00000194a958bbd0_8, v00000194a958bbd0_9, v00000194a958bbd0_10;
v00000194a958bbd0_11 .array/port v00000194a958bbd0, 11;
v00000194a958bbd0_12 .array/port v00000194a958bbd0, 12;
v00000194a958bbd0_13 .array/port v00000194a958bbd0, 13;
v00000194a958bbd0_14 .array/port v00000194a958bbd0, 14;
E_00000194a951aaa0/3 .event anyedge, v00000194a958bbd0_11, v00000194a958bbd0_12, v00000194a958bbd0_13, v00000194a958bbd0_14;
v00000194a958bbd0_15 .array/port v00000194a958bbd0, 15;
v00000194a958bbd0_16 .array/port v00000194a958bbd0, 16;
v00000194a958bbd0_17 .array/port v00000194a958bbd0, 17;
v00000194a958bbd0_18 .array/port v00000194a958bbd0, 18;
E_00000194a951aaa0/4 .event anyedge, v00000194a958bbd0_15, v00000194a958bbd0_16, v00000194a958bbd0_17, v00000194a958bbd0_18;
v00000194a958bbd0_19 .array/port v00000194a958bbd0, 19;
v00000194a958bbd0_20 .array/port v00000194a958bbd0, 20;
v00000194a958bbd0_21 .array/port v00000194a958bbd0, 21;
v00000194a958bbd0_22 .array/port v00000194a958bbd0, 22;
E_00000194a951aaa0/5 .event anyedge, v00000194a958bbd0_19, v00000194a958bbd0_20, v00000194a958bbd0_21, v00000194a958bbd0_22;
v00000194a958bbd0_23 .array/port v00000194a958bbd0, 23;
v00000194a958bbd0_24 .array/port v00000194a958bbd0, 24;
v00000194a958bbd0_25 .array/port v00000194a958bbd0, 25;
v00000194a958bbd0_26 .array/port v00000194a958bbd0, 26;
E_00000194a951aaa0/6 .event anyedge, v00000194a958bbd0_23, v00000194a958bbd0_24, v00000194a958bbd0_25, v00000194a958bbd0_26;
v00000194a958bbd0_27 .array/port v00000194a958bbd0, 27;
v00000194a958bbd0_28 .array/port v00000194a958bbd0, 28;
v00000194a958bbd0_29 .array/port v00000194a958bbd0, 29;
v00000194a958bbd0_30 .array/port v00000194a958bbd0, 30;
E_00000194a951aaa0/7 .event anyedge, v00000194a958bbd0_27, v00000194a958bbd0_28, v00000194a958bbd0_29, v00000194a958bbd0_30;
v00000194a958bbd0_31 .array/port v00000194a958bbd0, 31;
E_00000194a951aaa0/8 .event anyedge, v00000194a958bbd0_31, v00000194a958bef0_0;
E_00000194a951aaa0 .event/or E_00000194a951aaa0/0, E_00000194a951aaa0/1, E_00000194a951aaa0/2, E_00000194a951aaa0/3, E_00000194a951aaa0/4, E_00000194a951aaa0/5, E_00000194a951aaa0/6, E_00000194a951aaa0/7, E_00000194a951aaa0/8;
S_00000194a952be60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 27, 4 27 0, S_00000194a952bbb0;
 .timescale 0 0;
v00000194a94d79d0_0 .var/2s "i", 31 0;
    .scope S_00000194a952bbb0;
T_0 ;
Ewait_0 .event/or E_00000194a951aaa0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000194a958b9f0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000194a958b9f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000194a958bbd0, 4;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v00000194a94d76b0_0, 0, 32;
    %load/vec4 v00000194a958bef0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v00000194a958bef0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000194a958bbd0, 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v00000194a9526ef0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000194a952bbb0;
T_1 ;
    %wait E_00000194a951b820;
    %load/vec4 v00000194a958c530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_00000194a952be60;
    %jmp t_0;
    .scope S_00000194a952be60;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000194a94d79d0_0, 0, 32;
T_1.2 ; Top of for-loop
    %load/vec4 v00000194a94d79d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000194a94d79d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000194a958bbd0, 0, 4;
T_1.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000194a94d79d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000194a94d79d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ; for-loop exit label
    %end;
    .scope S_00000194a952bbb0;
t_0 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000194a958ba90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v00000194a9526f90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v00000194a9527030_0;
    %load/vec4 v00000194a9526f90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000194a958bbd0, 0, 4;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000194a94dbd80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194a958c0d0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v00000194a958c0d0_0;
    %inv;
    %store/vec4 v00000194a958c0d0_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000194a94dbd80;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194a958c5d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000194a958c2b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000194a958c350_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000194a958b8b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194a958bd10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000194a958bf90_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194a958c5d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000194a958b8b0_0, 0, 5;
    %pushi/vec4 123, 0, 32;
    %store/vec4 v00000194a958bf90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194a958bd10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194a958bd10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000194a958c2b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000194a958c350_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000194a958c7b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_3.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000194a958c490_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
T_3.2;
    %jmp/0xz  T_3.0, 4;
    %vpi_call/w 3 58 "$display", "Test Failed: x0 did not output 0 as expected. data1=%d, data2=%d", v00000194a958c7b0_0, v00000194a958c490_0 {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call/w 3 60 "$display", "Test Passed: x0 outputs 0 as expected." {0 0 0};
T_3.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000194a958b8b0_0, 0, 5;
    %pushi/vec4 456, 0, 32;
    %store/vec4 v00000194a958bf90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194a958bd10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194a958bd10_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000194a958c2b0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000194a958c350_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000194a958c7b0_0;
    %cmpi/ne 456, 0, 32;
    %jmp/1 T_3.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000194a958c490_0;
    %cmpi/ne 456, 0, 32;
    %flag_or 4, 8;
T_3.5;
    %jmp/0xz  T_3.3, 4;
    %vpi_call/w 3 73 "$display", "Test Failed: Incorrect data in x1. data1=%d, data2=%d", v00000194a958c7b0_0, v00000194a958c490_0 {0 0 0};
    %jmp T_3.4;
T_3.3 ;
    %vpi_call/w 3 75 "$display", "Test Passed: Correct data in x1." {0 0 0};
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194a958c5d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194a958c5d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000194a958c2b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000194a958c7b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %vpi_call/w 3 86 "$display", "Test Failed: x1 not cleared after reset. data1=%d", v00000194a958c7b0_0 {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call/w 3 88 "$display", "Test Passed: x1 cleared after reset." {0 0 0};
T_3.7 ;
    %vpi_call/w 3 92 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000194a94dbd80;
T_4 ;
    %vpi_call/w 3 97 "$monitor", "At time %t, rs1=%d, data1=%d, rs2=%d, data2=%d", $time, v00000194a958c2b0_0, v00000194a958c7b0_0, v00000194a958c350_0, v00000194a958c490_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "regfile_test.sv";
    "regfile.sv";
