
---------- Begin Simulation Statistics ----------
final_tick                               2541933420500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215326                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   215324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.48                       # Real time elapsed on the host
host_tick_rate                              612152105                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194108                       # Number of instructions simulated
sim_ops                                       4194108                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011924                       # Number of seconds simulated
sim_ticks                                 11923575500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.846637                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  399895                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               872245                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85841                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            810009                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53379                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278157                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224778                       # Number of indirect misses.
system.cpu.branchPred.lookups                  985745                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65293                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26934                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194108                       # Number of instructions committed
system.cpu.committedOps                       4194108                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.682747                       # CPI: cycles per instruction
system.cpu.discardedOps                        196473                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607941                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1454017                       # DTB hits
system.cpu.dtb.data_misses                       7440                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406716                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       851633                       # DTB read hits
system.cpu.dtb.read_misses                       6614                       # DTB read misses
system.cpu.dtb.write_accesses                  201225                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602384                       # DTB write hits
system.cpu.dtb.write_misses                       826                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18034                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3409150                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042176                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664032                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16780700                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175971                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  991683                       # ITB accesses
system.cpu.itb.fetch_acv                         1007                       # ITB acv
system.cpu.itb.fetch_hits                      984388                       # ITB hits
system.cpu.itb.fetch_misses                      7295                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11005936000     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9223500      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17709500      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               894767000      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11927636000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8036703500     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3890932500     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23834054                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85388      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540410     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838853     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592286     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194108                       # Class of committed instruction
system.cpu.quiesceCycles                        13097                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7053354                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313737                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22821455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22821455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22821455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22821455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117033.102564                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117033.102564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117033.102564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117033.102564                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13058489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13058489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13058489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13058489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66966.610256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66966.610256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66966.610256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66966.610256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22471958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22471958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117041.447917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117041.447917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12858992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12858992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66973.916667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66973.916667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.258142                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539504299000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.258142                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203634                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203634                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128660                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34862                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87023                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34160                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28931                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28931                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40940                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11172992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11172992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691825                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17876081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157899                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002768                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052535                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157462     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157899                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823828537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375862500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464634750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5603520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10075008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5603520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5603520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34862                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34862                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469952994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375012344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             844965338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469952994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469952994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187122395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187122395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187122395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469952994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375012344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032087732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200560750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7355                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7355                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112214                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157422                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121671                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121671                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10348                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2179                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5741                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2025906000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4783543500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13774.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32524.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104051                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80339                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157422                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121671                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.641432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.672972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.664709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34937     42.53%     42.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24441     29.75%     72.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10043     12.23%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4612      5.61%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2374      2.89%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1439      1.75%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          862      1.05%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          612      0.74%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2829      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82149                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.996193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.386146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.557325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1317     17.91%     17.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5567     75.69%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           273      3.71%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.28%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.24%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7355                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6580     89.46%     89.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.26%     90.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              432      5.87%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.38%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               70      0.95%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7355                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9412736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7646208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10075008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7786944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    844.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11923570500                       # Total gap between requests
system.mem_ctrls.avgGap                      42722.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4974912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7646208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417233236.792101502419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372189030.043882369995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641268049.168640732765                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121671                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2542665250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240878250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293193278250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29040.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32073.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2409721.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315188160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167507505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560689920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309446820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5202830040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197322720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7693999005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.276159                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    461044250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11064471250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271405680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144247950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489418440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314197020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5159802450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233556480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7553641860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.504762                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    554637000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10970878500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11916375500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1686879                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1686879                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1686879                       # number of overall hits
system.cpu.icache.overall_hits::total         1686879                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87614                       # number of overall misses
system.cpu.icache.overall_misses::total         87614                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5408662000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5408662000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5408662000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5408662000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1774493                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1774493                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1774493                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1774493                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049374                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049374                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61732.850914                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61732.850914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61732.850914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61732.850914                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87023                       # number of writebacks
system.cpu.icache.writebacks::total             87023                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87614                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5321049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5321049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5321049000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5321049000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049374                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049374                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049374                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049374                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60732.862328                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60732.862328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60732.862328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60732.862328                       # average overall mshr miss latency
system.cpu.icache.replacements                  87023                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1686879                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1686879                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87614                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5408662000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5408662000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1774493                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1774493                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61732.850914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61732.850914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5321049000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5321049000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60732.862328                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60732.862328                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.824328                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1711676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.651623                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.824328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3636599                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3636599                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314647                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314647                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314647                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314647                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105672                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105672                       # number of overall misses
system.cpu.dcache.overall_misses::total        105672                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6769582500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6769582500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6769582500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6769582500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1420319                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1420319                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1420319                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1420319                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074400                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074400                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074400                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074400                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64062.216103                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64062.216103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64062.216103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64062.216103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34686                       # number of writebacks
system.cpu.dcache.writebacks::total             34686                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36696                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388807500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388807500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388807500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388807500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048564                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048564                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048564                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048564                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63628.037288                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63628.037288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63628.037288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63628.037288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104405.797101                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104405.797101                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68843                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       783995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          783995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3298860500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3298860500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66960.185523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66960.185523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66757.512927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66757.512927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470722000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470722000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096082                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096082                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61531.078254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61531.078254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28945                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28945                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1716437500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1716437500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59299.965452                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59299.965452                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63355000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63355000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081202                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081202                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69774.229075                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69774.229075                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62447000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62447000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68774.229075                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68774.229075                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541933420500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.582605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1376246                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68843                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.991081                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.582605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2955101                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2955101                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739851500500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 296408                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   296408                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   301.62                       # Real time elapsed on the host
host_tick_rate                              648648108                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89403530                       # Number of instructions simulated
sim_ops                                      89403530                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195648                       # Number of seconds simulated
sim_ticks                                195647623000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.292394                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6099908                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9342448                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3808                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            245646                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9022273                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             382359                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2239295                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1856936                       # Number of indirect misses.
system.cpu.branchPred.lookups                10060873                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  433501                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        85705                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84468130                       # Number of instructions committed
system.cpu.committedOps                      84468130                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.626030                       # CPI: cycles per instruction
system.cpu.discardedOps                        705643                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049230                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32069796                       # DTB hits
system.cpu.dtb.data_misses                      34932                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632614                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8652194                       # DTB read hits
system.cpu.dtb.read_misses                       8788                       # DTB read misses
system.cpu.dtb.write_accesses                13416616                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417602                       # DTB write hits
system.cpu.dtb.write_misses                     26144                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                3962                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47825403                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9050221                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23844990                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286796805                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216168                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12128197                       # ITB accesses
system.cpu.itb.fetch_acv                           90                       # ITB acv
system.cpu.itb.fetch_hits                    12127042                       # ITB hits
system.cpu.itb.fetch_misses                      1155                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54461     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1042      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8041     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63800                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88753                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29528     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     200      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32974     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62827                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28235     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      200      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28235     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56795                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179736804500     91.87%     91.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               229497500      0.12%     91.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               220407000      0.11%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15463662000      7.90%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195650371000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956211                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856281                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903990                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6509                      
system.cpu.kern.mode_good::user                  6509                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8170                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6509                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796695                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886845                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       117016318000     59.81%     59.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78634053000     40.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        390752063                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026397      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44675274     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61181      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708247     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428317     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564062      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84468130                       # Class of committed instruction
system.cpu.quiesceCycles                       543183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103955258                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          821                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2877850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5755015                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20968133401                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20968133401                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20968133401                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20968133401                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117944.276077                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117944.276077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117944.276077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117944.276077                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           976                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   34                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.705882                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12069158957                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12069158957                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12069158957                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12069158957                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67888.170531                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67888.170531                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67888.170531                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67888.170531                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43933630                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43933630                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118101.155914                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118101.155914                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25333630                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25333630                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68101.155914                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68101.155914                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20924199771                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20924199771                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117943.947122                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117943.947122                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12043825327                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12043825327                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67887.723930                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67887.723930                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1018801                       # Transaction distribution
system.membus.trans_dist::WriteReq               2376                       # Transaction distribution
system.membus.trans_dist::WriteResp              2376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893667                       # Transaction distribution
system.membus.trans_dist::WritebackClean       414808                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568685                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682467                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682467                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         414809                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602479                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1244426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1244426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6853730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6861516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8461510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     53095488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     53095488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256052160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256060825                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320510937                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2881084                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000284                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016837                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2880267     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     817      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2881084                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7362500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15498995922                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982131                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12072770750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2183782250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26547776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146211584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172759872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26547776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26547776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121194688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121194688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          414809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2699373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893667                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893667                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135691789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         747321034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             883015440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135691789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135691789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      619453925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            619453925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      619453925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135691789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        747321034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1502469366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2305284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    325997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000176902500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142718                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142717                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7238086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2169612                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2699373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2308284                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2699373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2308284                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95933                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3000                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           181066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            191178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           144773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150990                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25542798500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13017200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74357298500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9811.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28561.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       662                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2274041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2004494                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2699373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2308284                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2552706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       630189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.514471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.995073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.367881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       148501     23.56%     23.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116250     18.45%     42.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57077      9.06%     51.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38663      6.14%     57.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22558      3.58%     60.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18170      2.88%     63.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14811      2.35%     66.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12687      2.01%     68.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201472     31.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       630189                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.241905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.236933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129179     90.51%     90.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11067      7.75%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1209      0.85%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          631      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          549      0.38%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           44      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142717                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.152742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.712314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136109     95.37%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5576      3.91%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           915      0.64%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            57      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            32      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142718                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166620160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6139712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147537984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172759872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147730176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       851.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       754.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    883.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195647623000                       # Total gap between requests
system.mem_ctrls.avgGap                      39069.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20863808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145755840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147537984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106639721.352505266666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 744991622.004014849663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2616.949759721845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 754100569.880166649818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       414809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2308284                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11161720750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63194634250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       943500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4858317242000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26908.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27661.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    117937.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2104731.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2265079320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1203891645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9258866400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5913262980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15444673920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76931874570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10346720160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121364368995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.321204                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25724915000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6533280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 163396639250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2234948520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1187884335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9330437760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6120836280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15444673920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77598901680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9784965600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121702648095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.050226                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24189379250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6533280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164932051250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179784                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179784                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8665                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5406000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926589401                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5535500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              552500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197632480000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24430862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24430862                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24430862                       # number of overall hits
system.cpu.icache.overall_hits::total        24430862                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       414809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         414809                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       414809                       # number of overall misses
system.cpu.icache.overall_misses::total        414809                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24341259000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24341259000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24341259000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24341259000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24845671                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24845671                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24845671                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24845671                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016695                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58680.643380                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58680.643380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58680.643380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58680.643380                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       414808                       # number of writebacks
system.cpu.icache.writebacks::total            414808                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       414809                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       414809                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       414809                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       414809                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23926450000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23926450000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23926450000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23926450000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016695                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016695                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016695                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016695                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57680.643380                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57680.643380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57680.643380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57680.643380                       # average overall mshr miss latency
system.cpu.icache.replacements                 414808                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24430862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24430862                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       414809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        414809                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24341259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24341259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24845671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24845671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58680.643380                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58680.643380                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       414809                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       414809                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23926450000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23926450000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57680.643380                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57680.643380                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24686878                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            414808                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.513987                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50106151                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50106151                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27605453                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27605453                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27605453                       # number of overall hits
system.cpu.dcache.overall_hits::total        27605453                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4145037                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4145037                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4145037                       # number of overall misses
system.cpu.dcache.overall_misses::total       4145037                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254743195000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254743195000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254743195000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254743195000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31750490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31750490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31750490                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31750490                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130550                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130550                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130550                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130550                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61457.399536                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61457.399536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61457.399536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61457.399536                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716259                       # number of writebacks
system.cpu.dcache.writebacks::total           1716259                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865667                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865667                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3891                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3891                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134750383500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134750383500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134750383500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134750383500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254566500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254566500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071790                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59117.380460                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59117.380460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59117.380460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59117.380460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65424.441018                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65424.441018                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284572                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7670777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7670777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48630515000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48630515000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8469432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8469432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60890.515930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60890.515930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596875                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596875                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35624756500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35624756500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254566500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254566500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59685.455916                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59685.455916                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168030.693069                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168030.693069                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206112680000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206112680000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61592.693243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61592.693243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2376                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2376                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99125627000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99125627000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58915.852350                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58915.852350                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103253                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103253                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5245                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5245                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    400032500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    400032500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048342                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048342                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76269.304099                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76269.304099                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5234                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5234                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    394094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    394094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048241                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048241                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75294.994268                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75294.994268                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108402                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108402                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108402                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108402                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197918080000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29707677                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284572                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.003607                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          712                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66219352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66219352                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3103371773500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 544146                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   544146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1473.26                       # Real time elapsed on the host
host_tick_rate                              246745075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   801670571                       # Number of instructions simulated
sim_ops                                     801670571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.363520                       # Number of seconds simulated
sim_ticks                                363520273000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.188617                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20701244                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             25815689                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              21951                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2995685                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          40150917                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             222497                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1200202                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           977705                       # Number of indirect misses.
system.cpu.branchPred.lookups                43257955                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  750308                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60406                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   712267041                       # Number of instructions committed
system.cpu.committedOps                     712267041                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.020742                       # CPI: cycles per instruction
system.cpu.discardedOps                       7288127                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                125799849                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    128649769                       # DTB hits
system.cpu.dtb.data_misses                      32940                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 99620455                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    100491157                       # DTB read hits
system.cpu.dtb.read_misses                      26278                       # DTB read misses
system.cpu.dtb.write_accesses                26179394                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    28158612                       # DTB write hits
system.cpu.dtb.write_misses                      6662                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              185944                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          581213647                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         105744084                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         29464166                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       194837331                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.979680                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               102678021                       # ITB accesses
system.cpu.itb.fetch_acv                         3907                       # ITB acv
system.cpu.itb.fetch_hits                   102669631                       # ITB hits
system.cpu.itb.fetch_misses                      8390                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   524      1.11%      1.11% # number of callpals executed
system.cpu.kern.callpal::tbi                        3      0.01%      1.12% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16976     36.10%     37.22% # number of callpals executed
system.cpu.kern.callpal::rdps                    1026      2.18%     39.40% # number of callpals executed
system.cpu.kern.callpal::rti                     2482      5.28%     44.68% # number of callpals executed
system.cpu.kern.callpal::callsys                  695      1.48%     46.15% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     46.16% # number of callpals executed
system.cpu.kern.callpal::rdunique               25320     53.84%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  47029                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      76780                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7889     39.78%     39.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     372      1.88%     41.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11569     58.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                19830                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7889     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      372      2.30%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7889     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16150                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             354696443000     97.79%     97.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               529704000      0.15%     97.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7473117000      2.06%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         362699264000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.681909                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.814423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2455                      
system.cpu.kern.mode_good::user                  2455                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3006                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2455                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.816700                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.899103                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        28591578000      7.88%      7.88% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         334107686000     92.12%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      524                       # number of times the context was actually changed
system.cpu.numCycles                        727040546                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25543729      3.59%      3.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               559012794     78.48%     82.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                  87443      0.01%     82.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 84841      0.01%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22461      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7487      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::MemRead               98944379     13.89%     95.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28092800      3.94%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             30514      0.00%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            30293      0.00%     99.94% # Class of committed instruction
system.cpu.op_class_0::IprAccess               410300      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                712267041                       # Class of committed instruction
system.cpu.tickCycles                       532203215                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1804910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3609821                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1332074                       # Transaction distribution
system.membus.trans_dist::WriteReq                372                       # Transaction distribution
system.membus.trans_dist::WriteResp               372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       814124                       # Transaction distribution
system.membus.trans_dist::WritebackClean       524980                       # Transaction distribution
system.membus.trans_dist::CleanEvict           465806                       # Transaction distribution
system.membus.trans_dist::ReadExReq            472836                       # Transaction distribution
system.membus.trans_dist::ReadExResp           472836                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         524980                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        807095                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1574940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1574940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3839790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3840536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5415476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     67197440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     67197440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    134019456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    134022432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               201219872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1805283                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000029                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005418                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1805230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      53      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1805283                       # Request fanout histogram
system.membus.reqLayer0.occupancy              930000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9355827000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6822505000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2776638999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33598720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       81915520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115514240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33598720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33598720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     52103936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        52103936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          524980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1279930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1804910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       814124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             814124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          92425987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         225339620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             317765606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     92425987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92425987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      143331583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143331583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      143331583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         92425987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        225339620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            461097189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1324123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    457317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1245879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000434117250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        79434                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        79434                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4747667                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1245902                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1804910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1339079                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1804910                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1339079                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 101714                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14956                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             98454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             91950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             81235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             89982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             78892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           171982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           102463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            84691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            74051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            95718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             95738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             76322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             84410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            104899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             62860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           127337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            84971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            61149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            51486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73871                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19870715500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8515980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51805640500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11666.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30416.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1269496                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1028141                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1804910                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1339079                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1611148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   88985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  80115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  79912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  79693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  79458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  79446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  79436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       729695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.521743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.676222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.655656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       264153     36.20%     36.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       201749     27.65%     63.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91896     12.59%     76.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46426      6.36%     82.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29426      4.03%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20345      2.79%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20632      2.83%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13464      1.85%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41604      5.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       729695                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        79434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.441650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.653537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.808081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           9821     12.36%     12.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         62358     78.50%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4223      5.32%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1525      1.92%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           702      0.88%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           332      0.42%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          189      0.24%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          113      0.14%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           94      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           33      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           23      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         79434                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        79434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.669537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.641128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.991976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53022     66.75%     66.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2408      3.03%     69.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21891     27.56%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1551      1.95%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              475      0.60%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               81      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         79434                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              109004544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6509696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                84744192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115514240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             85701056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       299.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    317.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  363520049000                       # Total gap between requests
system.mem_ctrls.avgGap                     115623.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29268288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     79736256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     84744192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 80513495.873172387481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 219344729.640429168940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 233120951.688986003399                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       524980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1279930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1339079                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14651474500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  37154166000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8709832138750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27908.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29028.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6504345.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2646883680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1406871015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5769491280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3128977620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28695697680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     125391515550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33998929440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       201038366265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.032062                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87152821000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12138620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 264228832000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2563081500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1362321510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6391328160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3782970540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28695697680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     126385858320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33161588160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       202342845870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.620527                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  85039528750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12138620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 266342124250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 372                       # Transaction distribution
system.iobus.trans_dist::WriteResp                372                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          744                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          744                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     744                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               930000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              372000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    363520273000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    103969781                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        103969781                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    103969781                       # number of overall hits
system.cpu.icache.overall_hits::total       103969781                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       524979                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         524979                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       524979                       # number of overall misses
system.cpu.icache.overall_misses::total        524979                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31743381500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31743381500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31743381500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31743381500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    104494760                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    104494760                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    104494760                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    104494760                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005024                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60466.002450                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60466.002450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60466.002450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60466.002450                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       524980                       # number of writebacks
system.cpu.icache.writebacks::total            524980                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       524979                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       524979                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       524979                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       524979                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  31218401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  31218401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  31218401500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  31218401500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59466.000545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59466.000545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59466.000545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59466.000545                       # average overall mshr miss latency
system.cpu.icache.replacements                 524980                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    103969781                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       103969781                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       524979                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        524979                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31743381500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31743381500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    104494760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    104494760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60466.002450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60466.002450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       524979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       524979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  31218401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  31218401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59466.000545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59466.000545                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           104691704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            525492                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            199.226066                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         209514500                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        209514500                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    125652360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        125652360                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    125652360                       # number of overall hits
system.cpu.dcache.overall_hits::total       125652360                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1841114                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1841114                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1841114                       # number of overall misses
system.cpu.dcache.overall_misses::total       1841114                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 113105193500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 113105193500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 113105193500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 113105193500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    127493474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    127493474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    127493474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    127493474                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014441                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61433.020171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61433.020171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61433.020171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61433.020171                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       814124                       # number of writebacks
system.cpu.dcache.writebacks::total            814124                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       566270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       566270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       566270                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       566270                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1274844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1274844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1274844                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1274844                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          372                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          372                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  76968660500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76968660500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  76968660500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76968660500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60374.963917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60374.963917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60374.963917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60374.963917                       # average overall mshr miss latency
system.cpu.dcache.replacements                1279930                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     98550944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        98550944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       911084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        911084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  56933813500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56933813500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     99462028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     99462028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62490.191354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62490.191354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       109059                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       109059                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       802025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       802025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  49453722000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49453722000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61661.072909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61661.072909                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27101416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27101416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       930030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       930030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56171380000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56171380000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28031446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28031446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60397.385031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60397.385031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       457211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       457211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       472819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       472819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          372                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          372                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27514938500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27514938500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016867                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016867                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58193.385841                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58193.385841                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        76277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        76277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5087                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5087                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    362758000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    362758000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        81364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        81364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062522                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062522                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71310.792215                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71310.792215                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5087                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5087                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    357671000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    357671000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062522                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062522                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70310.792215                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70310.792215                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        81293                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        81293                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        81293                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        81293                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 363520273000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           127511845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1280954                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.544437                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          638                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         256592192                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        256592192                       # Number of data accesses

---------- End Simulation Statistics   ----------
