{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 20:57:38 2021 " "Info: Processing started: Tue Dec 07 20:57:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off problem3_17201066 -c problem3_17201066 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem3_17201066 -c problem3_17201066 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } } { "d:/software/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register y.A y.B 500.0 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 500.0 MHz between source register \"y.A\" and destination register \"y.B\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.535 ns + Longest register register " "Info: + Longest register to register delay is 0.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.A 1 REG LCFF_X1_Y26_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N23; Fanout = 2; REG Node = 'y.A'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.A } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.154 ns) 0.380 ns Selector1~23 2 COMB LCCOMB_X1_Y26_N2 1 " "Info: 2: + IC(0.226 ns) + CELL(0.154 ns) = 0.380 ns; Loc. = LCCOMB_X1_Y26_N2; Fanout = 1; COMB Node = 'Selector1~23'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.380 ns" { y.A Selector1~23 } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.535 ns y.B 3 REG LCFF_X1_Y26_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.535 ns; Loc. = LCFF_X1_Y26_N3; Fanout = 2; REG Node = 'y.B'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector1~23 y.B } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 57.76 % ) " "Info: Total cell delay = 0.309 ns ( 57.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.226 ns ( 42.24 % ) " "Info: Total interconnect delay = 0.226 ns ( 42.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { y.A Selector1~23 y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "0.535 ns" { y.A {} Selector1~23 {} y.B {} } { 0.000ns 0.226ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.B 3 REG LCFF_X1_Y26_N3 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N3; Fanout = 2; REG Node = 'y.B'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clk~clkctrl y.B } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.483 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.A 3 REG LCFF_X1_Y26_N23 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N23; Fanout = 2; REG Node = 'y.A'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clk~clkctrl y.A } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.A {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.A {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { y.A Selector1~23 y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "0.535 ns" { y.A {} Selector1~23 {} y.B {} } { 0.000ns 0.226ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.A {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "" { y.B {} } {  } {  } "" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "y.B w Clk 2.469 ns register " "Info: tsu for register \"y.B\" (data pin = \"w\", clock pin = \"Clk\") is 2.469 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.862 ns + Longest pin register " "Info: + Longest pin to register delay is 4.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns w 1 PIN PIN_E20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E20; Fanout = 6; PIN Node = 'w'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.530 ns) + CELL(0.357 ns) 4.707 ns Selector1~23 2 COMB LCCOMB_X1_Y26_N2 1 " "Info: 2: + IC(3.530 ns) + CELL(0.357 ns) = 4.707 ns; Loc. = LCCOMB_X1_Y26_N2; Fanout = 1; COMB Node = 'Selector1~23'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "3.887 ns" { w Selector1~23 } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.862 ns y.B 3 REG LCFF_X1_Y26_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.862 ns; Loc. = LCFF_X1_Y26_N3; Fanout = 2; REG Node = 'y.B'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector1~23 y.B } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 27.40 % ) " "Info: Total cell delay = 1.332 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.530 ns ( 72.60 % ) " "Info: Total interconnect delay = 3.530 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { w Selector1~23 y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.862 ns" { w {} w~combout {} Selector1~23 {} y.B {} } { 0.000ns 0.000ns 3.530ns 0.000ns } { 0.000ns 0.820ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.483 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.B 3 REG LCFF_X1_Y26_N3 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N3; Fanout = 2; REG Node = 'y.B'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clk~clkctrl y.B } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { w Selector1~23 y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.862 ns" { w {} w~combout {} Selector1~23 {} y.B {} } { 0.000ns 0.000ns 3.530ns 0.000ns } { 0.000ns 0.820ns 0.357ns 0.155ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk z y.D 5.029 ns register " "Info: tco from clock \"Clk\" to destination pin \"z\" through register \"y.D\" is 5.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.483 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.D 3 REG LCFF_X1_Y26_N17 3 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N17; Fanout = 3; REG Node = 'y.D'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clk~clkctrl y.D } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.D {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.452 ns + Longest register pin " "Info: + Longest register to pin delay is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.D 1 REG LCFF_X1_Y26_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N17; Fanout = 3; REG Node = 'y.D'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.D } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(1.962 ns) 2.452 ns z 2 PIN PIN_D18 0 " "Info: 2: + IC(0.490 ns) + CELL(1.962 ns) = 2.452 ns; Loc. = PIN_D18; Fanout = 0; PIN Node = 'z'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { y.D z } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 80.02 % ) " "Info: Total cell delay = 1.962 ns ( 80.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.490 ns ( 19.98 % ) " "Info: Total interconnect delay = 0.490 ns ( 19.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { y.D z } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { y.D {} z {} } { 0.000ns 0.490ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.D {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { y.D z } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { y.D {} z {} } { 0.000ns 0.490ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "y.A w Clk -2.125 ns register " "Info: th for register \"y.A\" (data pin = \"w\", clock pin = \"Clk\") is -2.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.483 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.A 3 REG LCFF_X1_Y26_N23 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N23; Fanout = 2; REG Node = 'y.A'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clk~clkctrl y.A } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.A {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.757 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns w 1 PIN PIN_E20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E20; Fanout = 6; PIN Node = 'w'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.510 ns) + CELL(0.272 ns) 4.602 ns Selector0~14 2 COMB LCCOMB_X1_Y26_N22 1 " "Info: 2: + IC(3.510 ns) + CELL(0.272 ns) = 4.602 ns; Loc. = LCCOMB_X1_Y26_N22; Fanout = 1; COMB Node = 'Selector0~14'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { w Selector0~14 } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.757 ns y.A 3 REG LCFF_X1_Y26_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.757 ns; Loc. = LCFF_X1_Y26_N23; Fanout = 2; REG Node = 'y.A'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~14 y.A } "NODE_NAME" } } { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem3/problem3_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 26.21 % ) " "Info: Total cell delay = 1.247 ns ( 26.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.510 ns ( 73.79 % ) " "Info: Total interconnect delay = 3.510 ns ( 73.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { w Selector0~14 y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.757 ns" { w {} w~combout {} Selector0~14 {} y.A {} } { 0.000ns 0.000ns 3.510ns 0.000ns } { 0.000ns 0.820ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.A {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { w Selector0~14 y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.757 ns" { w {} w~combout {} Selector0~14 {} y.A {} } { 0.000ns 0.000ns 3.510ns 0.000ns } { 0.000ns 0.820ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 20:57:38 2021 " "Info: Processing ended: Tue Dec 07 20:57:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
