#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000087f0b0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 6 "addr_a";
    .port_info 3 /INPUT 6 "addr_b";
    .port_info 4 /INPUT 8 "din_a";
    .port_info 5 /OUTPUT 8 "dout_a";
    .port_info 6 /OUTPUT 8 "dout_b";
P_00000000008ec0a0 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_00000000008ec0d8 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_00000000014297d0 .functor BUFZ 8, L_0000000001498b50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000001429bc0 .functor BUFZ 8, L_0000000001498bf0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000014230f0_0 .net *"_s0", 7 0, L_0000000001498b50;  1 drivers
v0000000001423910_0 .net *"_s10", 7 0, L_0000000001498fb0;  1 drivers
L_000000000149a0d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001422290_0 .net *"_s13", 1 0, L_000000000149a0d0;  1 drivers
v0000000001423cd0_0 .net *"_s2", 7 0, L_0000000001498f10;  1 drivers
L_000000000149a088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001422830_0 .net *"_s5", 1 0, L_000000000149a088;  1 drivers
v0000000001423d70_0 .net *"_s8", 7 0, L_0000000001498bf0;  1 drivers
o000000000142a308 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000000001424090_0 .net "addr_a", 5 0, o000000000142a308;  0 drivers
o000000000142a338 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000000001423230_0 .net "addr_b", 5 0, o000000000142a338;  0 drivers
o000000000142a368 .functor BUFZ 1, C4<z>; HiZ drive
v00000000014228d0_0 .net "clk", 0 0, o000000000142a368;  0 drivers
o000000000142a398 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000001422dd0_0 .net "din_a", 7 0, o000000000142a398;  0 drivers
v00000000014239b0_0 .net "dout_a", 7 0, L_00000000014297d0;  1 drivers
v0000000001422970_0 .net "dout_b", 7 0, L_0000000001429bc0;  1 drivers
v0000000001422a10_0 .var "q_addr_a", 5 0;
v0000000001422330_0 .var "q_addr_b", 5 0;
v0000000001423370 .array "ram", 0 63, 7 0;
o000000000142a488 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001423190_0 .net "we", 0 0, o000000000142a488;  0 drivers
E_00000000014097c0 .event posedge, v00000000014228d0_0;
L_0000000001498b50 .array/port v0000000001423370, L_0000000001498f10;
L_0000000001498f10 .concat [ 6 2 0 0], v0000000001422a10_0, L_000000000149a088;
L_0000000001498bf0 .array/port v0000000001423370, L_0000000001498fb0;
L_0000000001498fb0 .concat [ 6 2 0 0], v0000000001422330_0, L_000000000149a0d0;
S_0000000000896ee0 .scope module, "riscv_top" "riscv_top" 3 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK";
    .port_info 1 /INPUT 1 "btnC";
    .port_info 2 /OUTPUT 1 "Tx";
    .port_info 3 /INPUT 1 "Rx";
    .port_info 4 /OUTPUT 1 "led";
P_0000000000897070 .param/l "RAM_ADDR_WIDTH" 1 3 22, +C4<00000000000000000000000000010001>;
P_00000000008970a8 .param/l "SIM" 0 3 10, +C4<00000000000000000000000000000000>;
P_00000000008970e0 .param/l "SYS_CLK_FREQ" 1 3 20, +C4<00000101111101011110000100000000>;
P_0000000000897118 .param/l "UART_BAUD_RATE" 1 3 21, +C4<00000000000000011100001000000000>;
o000000000142e268 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001429a70 .functor BUFZ 1, o000000000142e268, C4<0>, C4<0>, C4<0>;
L_0000000001429c30 .functor NOT 1, L_00000000014f2b00, C4<0>, C4<0>, C4<0>;
L_0000000001429d10 .functor OR 1, v0000000001498dd0_0, v0000000001492c70_0, C4<0>, C4<0>;
L_00000000008ab7b0 .functor BUFZ 1, L_00000000014f2b00, C4<0>, C4<0>, C4<0>;
L_00000000008ab820 .functor BUFZ 8, L_00000000014f3e60, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000149aaf0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_00000000008abba0 .functor AND 32, L_00000000014f3460, L_000000000149aaf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000000008ab970 .functor BUFZ 1, L_00000000014f3960, C4<0>, C4<0>, C4<0>;
L_00000000008ab9e0 .functor BUFZ 8, L_0000000001499550, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000001496a30_0 .net "EXCLK", 0 0, o000000000142e268;  0 drivers
o000000000142b8c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001496670_0 .net "Rx", 0 0, o000000000142b8c8;  0 drivers
v0000000001497d90_0 .net "Tx", 0 0, L_0000000001429300;  1 drivers
L_000000000149a238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001496c10_0 .net/2u *"_s10", 0 0, L_000000000149a238;  1 drivers
L_000000000149a280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000014967b0_0 .net/2u *"_s12", 0 0, L_000000000149a280;  1 drivers
v0000000001498010_0 .net *"_s23", 1 0, L_00000000014f3b40;  1 drivers
L_000000000149a9d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000000014980b0_0 .net/2u *"_s24", 1 0, L_000000000149a9d0;  1 drivers
v00000000014965d0_0 .net *"_s26", 0 0, L_00000000014f3dc0;  1 drivers
L_000000000149aa18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001496710_0 .net/2u *"_s28", 0 0, L_000000000149aa18;  1 drivers
L_000000000149aa60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001496850_0 .net/2u *"_s30", 0 0, L_000000000149aa60;  1 drivers
v0000000001498830_0 .net *"_s38", 31 0, L_00000000014f3460;  1 drivers
L_000000000149aaa8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001497cf0_0 .net *"_s41", 30 0, L_000000000149aaa8;  1 drivers
v0000000001496ad0_0 .net/2u *"_s42", 31 0, L_000000000149aaf0;  1 drivers
v0000000001498470_0 .net *"_s44", 31 0, L_00000000008abba0;  1 drivers
v0000000001496490_0 .net *"_s5", 1 0, L_00000000014990f0;  1 drivers
L_000000000149ab38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001497570_0 .net/2u *"_s50", 0 0, L_000000000149ab38;  1 drivers
L_000000000149ab80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001496cb0_0 .net/2u *"_s52", 0 0, L_000000000149ab80;  1 drivers
v0000000001497f70_0 .net *"_s56", 31 0, L_00000000014f3280;  1 drivers
L_000000000149abc8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014972f0_0 .net *"_s59", 14 0, L_000000000149abc8;  1 drivers
L_000000000149a1f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000000001497430_0 .net/2u *"_s6", 1 0, L_000000000149a1f0;  1 drivers
v00000000014985b0_0 .net *"_s8", 0 0, L_00000000014994b0;  1 drivers
o000000000142e5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001498150_0 .net "btnC", 0 0, o000000000142e5f8;  0 drivers
v0000000001496d50_0 .net "clk", 0 0, L_0000000001429a70;  1 drivers
o000000000142a638 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000001497e30_0 .net "cpu_dbgreg_dout", 31 0, o000000000142a638;  0 drivers
o000000000142a698 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000001496f30_0 .net "cpu_ram_a", 31 0, o000000000142a698;  0 drivers
v0000000001497610_0 .net "cpu_ram_din", 7 0, L_00000000014f2240;  1 drivers
o000000000142a6f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000001496fd0_0 .net "cpu_ram_dout", 7 0, o000000000142a6f8;  0 drivers
o000000000142a728 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001497070_0 .net "cpu_ram_wr", 0 0, o000000000142a728;  0 drivers
v00000000014986f0_0 .net "cpu_rdy", 0 0, L_00000000014f2c40;  1 drivers
v00000000014981f0_0 .net "cpumc_a", 31 0, L_00000000014f40e0;  1 drivers
v0000000001496350_0 .net "cpumc_din", 7 0, L_00000000014f3e60;  1 drivers
v00000000014960d0_0 .net "cpumc_wr", 0 0, L_00000000014f2b00;  1 drivers
v0000000001496170_0 .net "hci_active", 0 0, L_00000000014f3960;  1 drivers
v0000000001497110_0 .net "hci_active_out", 0 0, L_00000000014f4180;  1 drivers
v00000000014979d0_0 .net "hci_io_din", 7 0, L_00000000008ab820;  1 drivers
v00000000014963f0_0 .net "hci_io_dout", 7 0, v0000000001493530_0;  1 drivers
v0000000001496210_0 .net "hci_io_en", 0 0, L_00000000014f31e0;  1 drivers
v0000000001497a70_0 .net "hci_io_full", 0 0, L_0000000001429920;  1 drivers
v0000000001497b10_0 .net "hci_io_sel", 2 0, L_00000000014f2740;  1 drivers
v00000000014962b0_0 .net "hci_io_wr", 0 0, L_00000000008ab7b0;  1 drivers
v0000000001497ed0_0 .net "hci_ram_a", 16 0, v0000000001493df0_0;  1 drivers
v0000000001496530_0 .net "hci_ram_din", 7 0, L_00000000008ab9e0;  1 drivers
v0000000001497250_0 .net "hci_ram_dout", 7 0, L_00000000008ab660;  1 drivers
v00000000014976b0_0 .net "hci_ram_wr", 0 0, v0000000001492db0_0;  1 drivers
v0000000001497750_0 .net "led", 0 0, L_00000000008ab970;  1 drivers
v0000000001497390_0 .net "program_finish", 0 0, v0000000001492c70_0;  1 drivers
v00000000014974d0_0 .var "q_hci_io_en", 0 0;
v00000000014977f0_0 .net "ram_a", 16 0, L_0000000001499050;  1 drivers
v0000000001497890_0 .net "ram_dout", 7 0, L_0000000001499550;  1 drivers
v0000000001499410_0 .net "ram_en", 0 0, L_0000000001498e70;  1 drivers
v0000000001498dd0_0 .var "rst", 0 0;
v0000000001499370_0 .var "rst_delay", 0 0;
E_0000000001409cc0 .event posedge, v0000000001498150_0, v0000000001422ab0_0;
L_00000000014990f0 .part L_00000000014f40e0, 16, 2;
L_00000000014994b0 .cmp/eq 2, L_00000000014990f0, L_000000000149a1f0;
L_0000000001498e70 .functor MUXZ 1, L_000000000149a280, L_000000000149a238, L_00000000014994b0, C4<>;
L_0000000001499050 .part L_00000000014f40e0, 0, 17;
L_00000000014f2740 .part L_00000000014f40e0, 0, 3;
L_00000000014f3b40 .part L_00000000014f40e0, 16, 2;
L_00000000014f3dc0 .cmp/eq 2, L_00000000014f3b40, L_000000000149a9d0;
L_00000000014f31e0 .functor MUXZ 1, L_000000000149aa60, L_000000000149aa18, L_00000000014f3dc0, C4<>;
L_00000000014f3460 .concat [ 1 31 0 0], L_00000000014f4180, L_000000000149aaa8;
L_00000000014f3960 .part L_00000000008abba0, 0, 1;
L_00000000014f2c40 .functor MUXZ 1, L_000000000149ab80, L_000000000149ab38, L_00000000014f3960, C4<>;
L_00000000014f3280 .concat [ 17 15 0 0], v0000000001493df0_0, L_000000000149abc8;
L_00000000014f40e0 .functor MUXZ 32, o000000000142a698, L_00000000014f3280, L_00000000014f3960, C4<>;
L_00000000014f2b00 .functor MUXZ 1, o000000000142a728, v0000000001492db0_0, L_00000000014f3960, C4<>;
L_00000000014f3e60 .functor MUXZ 8, o000000000142a6f8, L_00000000008ab660, L_00000000014f3960, C4<>;
L_00000000014f2240 .functor MUXZ 8, L_0000000001499550, v0000000001493530_0, v00000000014974d0_0, C4<>;
S_0000000000897160 .scope module, "cpu0" "cpu" 3 104, 4 4 0, S_0000000000896ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "io_buffer_full";
    .port_info 8 /OUTPUT 32 "dbgreg_dout";
v0000000001422ab0_0 .net "clk_in", 0 0, L_0000000001429a70;  alias, 1 drivers
v0000000001423410_0 .net "dbgreg_dout", 31 0, o000000000142a638;  alias, 0 drivers
v0000000001422b50_0 .net "io_buffer_full", 0 0, L_0000000001429920;  alias, 1 drivers
v0000000001423f50_0 .net "mem_a", 31 0, o000000000142a698;  alias, 0 drivers
v0000000001423690_0 .net "mem_din", 7 0, L_00000000014f2240;  alias, 1 drivers
v0000000001423730_0 .net "mem_dout", 7 0, o000000000142a6f8;  alias, 0 drivers
v0000000001422bf0_0 .net "mem_wr", 0 0, o000000000142a728;  alias, 0 drivers
v0000000001423af0_0 .net "rdy_in", 0 0, L_00000000014f2c40;  alias, 1 drivers
v00000000014237d0_0 .net "rst_in", 0 0, L_0000000001429d10;  1 drivers
E_0000000001409580 .event posedge, v0000000001422ab0_0;
S_00000000008a8500 .scope module, "hci0" "hci" 3 121, 5 36 0, S_0000000000896ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "ram_wr";
    .port_info 6 /OUTPUT 17 "ram_a";
    .port_info 7 /INPUT 8 "ram_din";
    .port_info 8 /OUTPUT 8 "ram_dout";
    .port_info 9 /INPUT 3 "io_sel";
    .port_info 10 /INPUT 1 "io_en";
    .port_info 11 /INPUT 8 "io_din";
    .port_info 12 /OUTPUT 8 "io_dout";
    .port_info 13 /INPUT 1 "io_wr";
    .port_info 14 /OUTPUT 1 "io_full";
    .port_info 15 /OUTPUT 1 "program_finish";
    .port_info 16 /INPUT 32 "cpu_dbgreg_din";
P_000000000092e890 .param/l "BAUD_RATE" 0 5 40, +C4<00000000000000011100001000000000>;
P_000000000092e8c8 .param/l "DBG_UART_PARITY_ERR" 1 5 78, +C4<00000000000000000000000000000000>;
P_000000000092e900 .param/l "DBG_UNKNOWN_OPCODE" 1 5 79, +C4<00000000000000000000000000000001>;
P_000000000092e938 .param/l "IO_IN_BUF_WIDTH" 1 5 117, +C4<00000000000000000000000000001010>;
P_000000000092e970 .param/l "OP_CPU_REG_RD" 1 5 66, C4<00000001>;
P_000000000092e9a8 .param/l "OP_CPU_REG_WR" 1 5 67, C4<00000010>;
P_000000000092e9e0 .param/l "OP_DBG_BRK" 1 5 68, C4<00000011>;
P_000000000092ea18 .param/l "OP_DBG_RUN" 1 5 69, C4<00000100>;
P_000000000092ea50 .param/l "OP_DISABLE" 1 5 75, C4<00001011>;
P_000000000092ea88 .param/l "OP_ECHO" 1 5 65, C4<00000000>;
P_000000000092eac0 .param/l "OP_IO_IN" 1 5 70, C4<00000101>;
P_000000000092eaf8 .param/l "OP_MEM_RD" 1 5 73, C4<00001001>;
P_000000000092eb30 .param/l "OP_MEM_WR" 1 5 74, C4<00001010>;
P_000000000092eb68 .param/l "OP_QUERY_DBG_BRK" 1 5 71, C4<00000111>;
P_000000000092eba0 .param/l "OP_QUERY_ERR_CODE" 1 5 72, C4<00001000>;
P_000000000092ebd8 .param/l "RAM_ADDR_WIDTH" 0 5 39, +C4<00000000000000000000000000010001>;
P_000000000092ec10 .param/l "SYS_CLK_FREQ" 0 5 38, +C4<00000101111101011110000100000000>;
P_000000000092ec48 .param/l "S_CPU_REG_RD_STG0" 1 5 88, C4<00110>;
P_000000000092ec80 .param/l "S_CPU_REG_RD_STG1" 1 5 89, C4<00111>;
P_000000000092ecb8 .param/l "S_DECODE" 1 5 83, C4<00001>;
P_000000000092ecf0 .param/l "S_DISABLE" 1 5 95, C4<10000>;
P_000000000092ed28 .param/l "S_DISABLED" 1 5 82, C4<00000>;
P_000000000092ed60 .param/l "S_ECHO_STG_0" 1 5 84, C4<00010>;
P_000000000092ed98 .param/l "S_ECHO_STG_1" 1 5 85, C4<00011>;
P_000000000092edd0 .param/l "S_IO_IN_STG_0" 1 5 86, C4<00100>;
P_000000000092ee08 .param/l "S_IO_IN_STG_1" 1 5 87, C4<00101>;
P_000000000092ee40 .param/l "S_MEM_RD_STG_0" 1 5 91, C4<01001>;
P_000000000092ee78 .param/l "S_MEM_RD_STG_1" 1 5 92, C4<01010>;
P_000000000092eeb0 .param/l "S_MEM_WR_STG_0" 1 5 93, C4<01011>;
P_000000000092eee8 .param/l "S_MEM_WR_STG_1" 1 5 94, C4<01100>;
P_000000000092ef20 .param/l "S_QUERY_ERR_CODE" 1 5 90, C4<01000>;
L_0000000001429920 .functor BUFZ 1, L_00000000008abac0, C4<0>, C4<0>, C4<0>;
L_00000000008ab660 .functor BUFZ 8, L_00000000008aaf60, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000149a430 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001490e70_0 .net/2u *"_s14", 31 0, L_000000000149a430;  1 drivers
v0000000001491690_0 .net *"_s16", 31 0, L_0000000001498ab0;  1 drivers
L_000000000149a988 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000001492630_0 .net/2u *"_s20", 4 0, L_000000000149a988;  1 drivers
v0000000001490f10_0 .net "active", 0 0, L_00000000014f4180;  alias, 1 drivers
v0000000001491b90_0 .net "clk", 0 0, L_0000000001429a70;  alias, 1 drivers
v0000000001492310_0 .net "cpu_dbgreg_din", 31 0, o000000000142a638;  alias, 0 drivers
v0000000001490fb0 .array "cpu_dbgreg_seg", 0 3;
v0000000001490fb0_0 .net v0000000001490fb0 0, 7 0, L_0000000001498a10; 1 drivers
v0000000001490fb0_1 .net v0000000001490fb0 1, 7 0, L_0000000001499d70; 1 drivers
v0000000001490fb0_2 .net v0000000001490fb0 2, 7 0, L_0000000001499a50; 1 drivers
v0000000001490fb0_3 .net v0000000001490fb0 3, 7 0, L_0000000001499c30; 1 drivers
v0000000001491910_0 .var "d_addr", 16 0;
v00000000014901f0_0 .net "d_cpu_cycle_cnt", 31 0, L_00000000014f4b80;  1 drivers
v0000000001491050_0 .var "d_decode_cnt", 2 0;
v00000000014905b0_0 .var "d_err_code", 1 0;
v0000000001492770_0 .var "d_execute_cnt", 16 0;
v0000000001491c30_0 .var "d_io_dout", 7 0;
v00000000014910f0_0 .var "d_io_in_wr_data", 7 0;
v0000000001492270_0 .var "d_io_in_wr_en", 0 0;
v0000000001491cd0_0 .var "d_program_finish", 0 0;
v0000000001492130_0 .var "d_state", 4 0;
v00000000014923b0_0 .var "d_tx_data", 7 0;
v0000000001492450_0 .var "d_wr_en", 0 0;
v00000000014924f0_0 .net "io_din", 7 0, L_00000000008ab820;  alias, 1 drivers
v0000000001492590_0 .net "io_dout", 7 0, v0000000001493530_0;  alias, 1 drivers
v00000000014900b0_0 .net "io_en", 0 0, L_00000000014f31e0;  alias, 1 drivers
v0000000001490330_0 .net "io_full", 0 0, L_0000000001429920;  alias, 1 drivers
v0000000001490650_0 .net "io_in_empty", 0 0, L_0000000001429680;  1 drivers
v00000000014932b0_0 .net "io_in_full", 0 0, L_0000000001429fb0;  1 drivers
v00000000014937b0_0 .net "io_in_rd_data", 7 0, L_0000000001429610;  1 drivers
v00000000014930d0_0 .var "io_in_rd_en", 0 0;
v0000000001492950_0 .net "io_sel", 2 0, L_00000000014f2740;  alias, 1 drivers
v0000000001493b70_0 .net "io_wr", 0 0, L_00000000008ab7b0;  alias, 1 drivers
v0000000001493a30_0 .net "parity_err", 0 0, L_000000000142a020;  1 drivers
v0000000001492c70_0 .var "program_finish", 0 0;
v0000000001493df0_0 .var "q_addr", 16 0;
v0000000001493ad0_0 .var "q_cpu_cycle_cnt", 31 0;
v0000000001493670_0 .var "q_decode_cnt", 2 0;
v00000000014929f0_0 .var "q_err_code", 1 0;
v0000000001493170_0 .var "q_execute_cnt", 16 0;
v0000000001493530_0 .var "q_io_dout", 7 0;
v0000000001492f90_0 .var "q_io_en", 0 0;
v0000000001493c10_0 .var "q_io_in_wr_data", 7 0;
v0000000001492e50_0 .var "q_io_in_wr_en", 0 0;
v0000000001493cb0_0 .var "q_state", 4 0;
v0000000001492d10_0 .var "q_tx_data", 7 0;
v00000000014938f0_0 .var "q_wr_en", 0 0;
v0000000001493210_0 .net "ram_a", 16 0, v0000000001493df0_0;  alias, 1 drivers
v0000000001493350_0 .net "ram_din", 7 0, L_00000000008ab9e0;  alias, 1 drivers
v00000000014933f0_0 .net "ram_dout", 7 0, L_00000000008ab660;  alias, 1 drivers
v0000000001492db0_0 .var "ram_wr", 0 0;
v0000000001493490_0 .net "rd_data", 7 0, L_00000000008aaf60;  1 drivers
v0000000001492ef0_0 .var "rd_en", 0 0;
v00000000014935d0_0 .net "rst", 0 0, v0000000001498dd0_0;  1 drivers
v0000000001493030_0 .net "rx", 0 0, o000000000142b8c8;  alias, 0 drivers
v0000000001493710_0 .net "rx_empty", 0 0, L_00000000008ab890;  1 drivers
v0000000001493850_0 .net "tx", 0 0, L_0000000001429300;  alias, 1 drivers
v0000000001493990_0 .net "tx_full", 0 0, L_00000000008abac0;  1 drivers
E_0000000001409d00/0 .event edge, v0000000001493cb0_0, v0000000001493670_0, v0000000001493170_0, v0000000001493df0_0;
E_0000000001409d00/1 .event edge, v00000000014929f0_0, v0000000001490790_0, v0000000001492f90_0, v00000000014900b0_0;
E_0000000001409d00/2 .event edge, v0000000001493b70_0, v0000000001492950_0, v00000000014917d0_0, v00000000014924f0_0;
E_0000000001409d00/3 .event edge, v0000000001487b40_0, v000000000148d480_0, v0000000001487000_0, v000000000148cee0_0;
E_0000000001409d00/4 .event edge, v0000000001492770_0, v0000000001490fb0_0, v0000000001490fb0_1, v0000000001490fb0_2;
E_0000000001409d00/5 .event edge, v0000000001490fb0_3, v0000000001493350_0;
E_0000000001409d00 .event/or E_0000000001409d00/0, E_0000000001409d00/1, E_0000000001409d00/2, E_0000000001409d00/3, E_0000000001409d00/4, E_0000000001409d00/5;
E_000000000140a080/0 .event edge, v00000000014900b0_0, v0000000001493b70_0, v0000000001492950_0, v0000000001486060_0;
E_000000000140a080/1 .event edge, v0000000001493ad0_0;
E_000000000140a080 .event/or E_000000000140a080/0, E_000000000140a080/1;
L_0000000001499c30 .part o000000000142a638, 24, 8;
L_0000000001499a50 .part o000000000142a638, 16, 8;
L_0000000001499d70 .part o000000000142a638, 8, 8;
L_0000000001498a10 .part o000000000142a638, 0, 8;
L_0000000001498ab0 .arith/sum 32, v0000000001493ad0_0, L_000000000149a430;
L_00000000014f4b80 .functor MUXZ 32, L_0000000001498ab0, v0000000001493ad0_0, L_00000000014f4180, C4<>;
L_00000000014f4180 .cmp/ne 5, v0000000001493cb0_0, L_000000000149a988;
S_00000000008a8750 .scope module, "io_in_fifo" "fifo" 5 129, 6 27 0, S_00000000008a8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_00000000008eb7a0 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000001010>;
P_00000000008eb7d8 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0000000001429990 .functor AND 1, v00000000014930d0_0, L_00000000014995f0, C4<1>, C4<1>;
L_0000000001429ae0 .functor AND 1, v0000000001492e50_0, L_0000000001499690, C4<1>, C4<1>;
L_0000000001429df0 .functor AND 1, v0000000001487be0_0, L_0000000001499eb0, C4<1>, C4<1>;
L_00000000014295a0 .functor AND 1, L_0000000001499f50, L_0000000001429990, C4<1>, C4<1>;
L_0000000001429220 .functor OR 1, L_0000000001429df0, L_00000000014295a0, C4<0>, C4<0>;
L_0000000001429ed0 .functor AND 1, v0000000001487dc0_0, L_0000000001499910, C4<1>, C4<1>;
L_0000000001429e60 .functor AND 1, L_0000000001499cd0, L_0000000001429ae0, C4<1>, C4<1>;
L_0000000001429840 .functor OR 1, L_0000000001429ed0, L_0000000001429e60, C4<0>, C4<0>;
L_0000000001429610 .functor BUFZ 8, L_00000000014999b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000001429fb0 .functor BUFZ 1, v0000000001487dc0_0, C4<0>, C4<0>, C4<0>;
L_0000000001429680 .functor BUFZ 1, v0000000001487be0_0, C4<0>, C4<0>, C4<0>;
v00000000014221f0_0 .net *"_s1", 0 0, L_00000000014995f0;  1 drivers
v0000000001423eb0_0 .net *"_s10", 9 0, L_0000000001499af0;  1 drivers
v0000000001423870_0 .net *"_s14", 7 0, L_0000000001499230;  1 drivers
v0000000001422d30_0 .net *"_s16", 11 0, L_00000000014992d0;  1 drivers
L_000000000149a310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001422f10_0 .net *"_s19", 1 0, L_000000000149a310;  1 drivers
L_000000000149a358 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000000001423a50_0 .net/2u *"_s22", 9 0, L_000000000149a358;  1 drivers
v0000000001423ff0_0 .net *"_s24", 9 0, L_00000000014988d0;  1 drivers
v00000000013f4ce0_0 .net *"_s31", 0 0, L_0000000001499eb0;  1 drivers
v00000000013f5aa0_0 .net *"_s32", 0 0, L_0000000001429df0;  1 drivers
v00000000013f51e0_0 .net *"_s34", 9 0, L_0000000001499870;  1 drivers
v00000000013f53c0_0 .net *"_s36", 0 0, L_0000000001499f50;  1 drivers
v00000000013f5500_0 .net *"_s38", 0 0, L_00000000014295a0;  1 drivers
v00000000013f5640_0 .net *"_s43", 0 0, L_0000000001499910;  1 drivers
v0000000000921890_0 .net *"_s44", 0 0, L_0000000001429ed0;  1 drivers
v0000000000922470_0 .net *"_s46", 9 0, L_0000000001499b90;  1 drivers
v00000000009223d0_0 .net *"_s48", 0 0, L_0000000001499cd0;  1 drivers
v00000000009226f0_0 .net *"_s5", 0 0, L_0000000001499690;  1 drivers
v000000000096ad00_0 .net *"_s50", 0 0, L_0000000001429e60;  1 drivers
v0000000001486c40_0 .net *"_s54", 7 0, L_00000000014999b0;  1 drivers
v0000000001487aa0_0 .net *"_s56", 11 0, L_0000000001498970;  1 drivers
L_000000000149a3e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001487d20_0 .net *"_s59", 1 0, L_000000000149a3e8;  1 drivers
L_000000000149a2c8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000000001487a00_0 .net/2u *"_s8", 9 0, L_000000000149a2c8;  1 drivers
L_000000000149a3a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000000001486420_0 .net "addr_bits_wide_1", 9 0, L_000000000149a3a0;  1 drivers
v0000000001486920_0 .net "clk", 0 0, L_0000000001429a70;  alias, 1 drivers
v0000000001487e60_0 .net "d_data", 7 0, L_0000000001499730;  1 drivers
v0000000001487500_0 .net "d_empty", 0 0, L_0000000001429220;  1 drivers
v00000000014870a0_0 .net "d_full", 0 0, L_0000000001429840;  1 drivers
v0000000001487c80_0 .net "d_rd_ptr", 9 0, L_00000000014997d0;  1 drivers
v0000000001487f00_0 .net "d_wr_ptr", 9 0, L_0000000001499190;  1 drivers
v0000000001487b40_0 .net "empty", 0 0, L_0000000001429680;  alias, 1 drivers
v0000000001487000_0 .net "full", 0 0, L_0000000001429fb0;  alias, 1 drivers
v00000000014866a0 .array "q_data_array", 0 1023, 7 0;
v0000000001487be0_0 .var "q_empty", 0 0;
v0000000001487dc0_0 .var "q_full", 0 0;
v00000000014861a0_0 .var "q_rd_ptr", 9 0;
v00000000014871e0_0 .var "q_wr_ptr", 9 0;
v0000000001486060_0 .net "rd_data", 7 0, L_0000000001429610;  alias, 1 drivers
v0000000001486380_0 .net "rd_en", 0 0, v00000000014930d0_0;  1 drivers
v0000000001486e20_0 .net "rd_en_prot", 0 0, L_0000000001429990;  1 drivers
v00000000014875a0_0 .net "reset", 0 0, v0000000001498dd0_0;  alias, 1 drivers
v0000000001487460_0 .net "wr_data", 7 0, v0000000001493c10_0;  1 drivers
v0000000001486240_0 .net "wr_en", 0 0, v0000000001492e50_0;  1 drivers
v0000000001487640_0 .net "wr_en_prot", 0 0, L_0000000001429ae0;  1 drivers
L_00000000014995f0 .reduce/nor v0000000001487be0_0;
L_0000000001499690 .reduce/nor v0000000001487dc0_0;
L_0000000001499af0 .arith/sum 10, v00000000014871e0_0, L_000000000149a2c8;
L_0000000001499190 .functor MUXZ 10, v00000000014871e0_0, L_0000000001499af0, L_0000000001429ae0, C4<>;
L_0000000001499230 .array/port v00000000014866a0, L_00000000014992d0;
L_00000000014992d0 .concat [ 10 2 0 0], v00000000014871e0_0, L_000000000149a310;
L_0000000001499730 .functor MUXZ 8, L_0000000001499230, v0000000001493c10_0, L_0000000001429ae0, C4<>;
L_00000000014988d0 .arith/sum 10, v00000000014861a0_0, L_000000000149a358;
L_00000000014997d0 .functor MUXZ 10, v00000000014861a0_0, L_00000000014988d0, L_0000000001429990, C4<>;
L_0000000001499eb0 .reduce/nor L_0000000001429ae0;
L_0000000001499870 .arith/sub 10, v00000000014871e0_0, v00000000014861a0_0;
L_0000000001499f50 .cmp/eq 10, L_0000000001499870, L_000000000149a3a0;
L_0000000001499910 .reduce/nor L_0000000001429990;
L_0000000001499b90 .arith/sub 10, v00000000014861a0_0, v00000000014871e0_0;
L_0000000001499cd0 .cmp/eq 10, L_0000000001499b90, L_000000000149a3a0;
L_00000000014999b0 .array/port v00000000014866a0, L_0000000001498970;
L_0000000001498970 .concat [ 10 2 0 0], v00000000014861a0_0, L_000000000149a3e8;
S_00000000008e5ae0 .scope module, "uart_blk" "uart" 5 196, 7 28 0, S_00000000008a8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /OUTPUT 1 "tx";
    .port_info 7 /OUTPUT 8 "rx_data";
    .port_info 8 /OUTPUT 1 "rx_empty";
    .port_info 9 /OUTPUT 1 "tx_full";
    .port_info 10 /OUTPUT 1 "parity_err";
P_00000000008e6e20 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 7 50, +C4<00000000000000000000000000010000>;
P_00000000008e6e58 .param/l "BAUD_RATE" 0 7 31, +C4<00000000000000011100001000000000>;
P_00000000008e6e90 .param/l "DATA_BITS" 0 7 32, +C4<00000000000000000000000000001000>;
P_00000000008e6ec8 .param/l "PARITY_MODE" 0 7 34, +C4<00000000000000000000000000000001>;
P_00000000008e6f00 .param/l "STOP_BITS" 0 7 33, +C4<00000000000000000000000000000001>;
P_00000000008e6f38 .param/l "SYS_CLK_FREQ" 0 7 30, +C4<00000101111101011110000100000000>;
L_000000000142a020 .functor BUFZ 1, v0000000001490b50_0, C4<0>, C4<0>, C4<0>;
L_00000000014296f0 .functor OR 1, v0000000001490b50_0, v000000000148d980_0, C4<0>, C4<0>;
L_0000000001429760 .functor NOT 1, L_00000000008ab5f0, C4<0>, C4<0>, C4<0>;
v0000000001491af0_0 .net "baud_clk_tick", 0 0, L_00000000014f59e0;  1 drivers
v0000000001490150_0 .net "clk", 0 0, L_0000000001429a70;  alias, 1 drivers
v0000000001490d30_0 .net "d_rx_parity_err", 0 0, L_00000000014296f0;  1 drivers
v0000000001490790_0 .net "parity_err", 0 0, L_000000000142a020;  alias, 1 drivers
v0000000001490b50_0 .var "q_rx_parity_err", 0 0;
v0000000001492090_0 .net "rd_en", 0 0, v0000000001492ef0_0;  1 drivers
v00000000014908d0_0 .net "reset", 0 0, v0000000001498dd0_0;  alias, 1 drivers
v0000000001491d70_0 .net "rx", 0 0, o000000000142b8c8;  alias, 0 drivers
v0000000001491e10_0 .net "rx_data", 7 0, L_00000000008aaf60;  alias, 1 drivers
v0000000001491eb0_0 .net "rx_done_tick", 0 0, v000000000148dac0_0;  1 drivers
v0000000001490510_0 .net "rx_empty", 0 0, L_00000000008ab890;  alias, 1 drivers
v0000000001491550_0 .net "rx_fifo_wr_data", 7 0, v000000000148c940_0;  1 drivers
v0000000001490bf0_0 .net "rx_parity_err", 0 0, v000000000148d980_0;  1 drivers
v0000000001491190_0 .net "tx", 0 0, L_0000000001429300;  alias, 1 drivers
v0000000001492810_0 .net "tx_data", 7 0, v0000000001492d10_0;  1 drivers
v0000000001491730_0 .net "tx_done_tick", 0 0, v000000000148f8f0_0;  1 drivers
v0000000001490470_0 .net "tx_fifo_empty", 0 0, L_00000000008ab5f0;  1 drivers
v0000000001490dd0_0 .net "tx_fifo_rd_data", 7 0, L_00000000008ab580;  1 drivers
v00000000014912d0_0 .net "tx_full", 0 0, L_00000000008abac0;  alias, 1 drivers
v00000000014915f0_0 .net "wr_en", 0 0, v00000000014938f0_0;  1 drivers
S_00000000008e7040 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 7 80, 8 29 0, S_00000000008e5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "baud_clk_tick";
P_00000000008d9b30 .param/l "BAUD" 0 8 32, +C4<00000000000000011100001000000000>;
P_00000000008d9b68 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 8 33, +C4<00000000000000000000000000010000>;
P_00000000008d9ba0 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 8 41, C4<0000000000110110>;
P_00000000008d9bd8 .param/l "SYS_CLK_FREQ" 0 8 31, +C4<00000101111101011110000100000000>;
v0000000001486ec0_0 .net *"_s0", 31 0, L_00000000014f5ee0;  1 drivers
L_000000000149a550 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001487140_0 .net/2u *"_s10", 15 0, L_000000000149a550;  1 drivers
v0000000001487280_0 .net *"_s12", 15 0, L_00000000014f49a0;  1 drivers
v0000000001487320_0 .net *"_s16", 31 0, L_00000000014f5b20;  1 drivers
L_000000000149a598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014876e0_0 .net *"_s19", 15 0, L_000000000149a598;  1 drivers
L_000000000149a5e0 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0000000001487780_0 .net/2u *"_s20", 31 0, L_000000000149a5e0;  1 drivers
v00000000014873c0_0 .net *"_s22", 0 0, L_00000000014f5bc0;  1 drivers
L_000000000149a628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000014869c0_0 .net/2u *"_s24", 0 0, L_000000000149a628;  1 drivers
L_000000000149a670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001486f60_0 .net/2u *"_s26", 0 0, L_000000000149a670;  1 drivers
L_000000000149a478 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001486a60_0 .net *"_s3", 15 0, L_000000000149a478;  1 drivers
L_000000000149a4c0 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0000000001486b00_0 .net/2u *"_s4", 31 0, L_000000000149a4c0;  1 drivers
v0000000001486560_0 .net *"_s6", 0 0, L_00000000014f4ae0;  1 drivers
L_000000000149a508 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001487820_0 .net/2u *"_s8", 15 0, L_000000000149a508;  1 drivers
v0000000001486100_0 .net "baud_clk_tick", 0 0, L_00000000014f59e0;  alias, 1 drivers
v00000000014864c0_0 .net "clk", 0 0, L_0000000001429a70;  alias, 1 drivers
v00000000014878c0_0 .net "d_cnt", 15 0, L_00000000014f5a80;  1 drivers
v0000000001486600_0 .var "q_cnt", 15 0;
v0000000001487960_0 .net "reset", 0 0, v0000000001498dd0_0;  alias, 1 drivers
E_000000000140a180 .event posedge, v00000000014875a0_0, v0000000001422ab0_0;
L_00000000014f5ee0 .concat [ 16 16 0 0], v0000000001486600_0, L_000000000149a478;
L_00000000014f4ae0 .cmp/eq 32, L_00000000014f5ee0, L_000000000149a4c0;
L_00000000014f49a0 .arith/sum 16, v0000000001486600_0, L_000000000149a550;
L_00000000014f5a80 .functor MUXZ 16, L_00000000014f49a0, L_000000000149a508, L_00000000014f4ae0, C4<>;
L_00000000014f5b20 .concat [ 16 16 0 0], v0000000001486600_0, L_000000000149a598;
L_00000000014f5bc0 .cmp/eq 32, L_00000000014f5b20, L_000000000149a5e0;
L_00000000014f59e0 .functor MUXZ 1, L_000000000149a670, L_000000000149a628, L_00000000014f5bc0, C4<>;
S_00000000008d9c20 .scope module, "uart_rx_blk" "uart_rx" 7 91, 9 28 0, S_00000000008e5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_done_tick";
    .port_info 6 /OUTPUT 1 "parity_err";
P_00000000008aa930 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 9 33, +C4<00000000000000000000000000010000>;
P_00000000008aa968 .param/l "DATA_BITS" 0 9 30, +C4<00000000000000000000000000001000>;
P_00000000008aa9a0 .param/l "PARITY_MODE" 0 9 32, +C4<00000000000000000000000000000001>;
P_00000000008aa9d8 .param/l "STOP_BITS" 0 9 31, +C4<00000000000000000000000000000001>;
P_00000000008aaa10 .param/l "STOP_OVERSAMPLE_TICKS" 1 9 45, C4<010000>;
P_00000000008aaa48 .param/l "S_DATA" 1 9 50, C4<00100>;
P_00000000008aaa80 .param/l "S_IDLE" 1 9 48, C4<00001>;
P_00000000008aaab8 .param/l "S_PARITY" 1 9 51, C4<01000>;
P_00000000008aaaf0 .param/l "S_START" 1 9 49, C4<00010>;
P_00000000008aab28 .param/l "S_STOP" 1 9 52, C4<10000>;
v0000000001486ba0_0 .net "baud_clk_tick", 0 0, L_00000000014f59e0;  alias, 1 drivers
v0000000001486ce0_0 .net "clk", 0 0, L_0000000001429a70;  alias, 1 drivers
v00000000014862e0_0 .var "d_data", 7 0;
v0000000001486d80_0 .var "d_data_bit_idx", 2 0;
v0000000001486740_0 .var "d_done_tick", 0 0;
v00000000014867e0_0 .var "d_oversample_tick_cnt", 3 0;
v0000000001486880_0 .var "d_parity_err", 0 0;
v000000000148d8e0_0 .var "d_state", 4 0;
v000000000148d020_0 .net "parity_err", 0 0, v000000000148d980_0;  alias, 1 drivers
v000000000148c940_0 .var "q_data", 7 0;
v000000000148d340_0 .var "q_data_bit_idx", 2 0;
v000000000148dac0_0 .var "q_done_tick", 0 0;
v000000000148c8a0_0 .var "q_oversample_tick_cnt", 3 0;
v000000000148d980_0 .var "q_parity_err", 0 0;
v000000000148cc60_0 .var "q_rx", 0 0;
v000000000148da20_0 .var "q_state", 4 0;
v000000000148c9e0_0 .net "reset", 0 0, v0000000001498dd0_0;  alias, 1 drivers
v000000000148db60_0 .net "rx", 0 0, o000000000142b8c8;  alias, 0 drivers
v000000000148dc00_0 .net "rx_data", 7 0, v000000000148c940_0;  alias, 1 drivers
v000000000148de80_0 .net "rx_done_tick", 0 0, v000000000148dac0_0;  alias, 1 drivers
E_0000000001409280/0 .event edge, v000000000148da20_0, v000000000148c940_0, v000000000148d340_0, v0000000001486100_0;
E_0000000001409280/1 .event edge, v000000000148c8a0_0, v000000000148cc60_0;
E_0000000001409280 .event/or E_0000000001409280/0, E_0000000001409280/1;
S_00000000008d9db0 .scope module, "uart_rx_fifo" "fifo" 7 119, 6 27 0, S_00000000008e5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_00000000008ec7a0 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000000011>;
P_00000000008ec7d8 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0000000001429370 .functor AND 1, v0000000001492ef0_0, L_00000000014f4d60, C4<1>, C4<1>;
L_00000000014293e0 .functor AND 1, v000000000148dac0_0, L_00000000014f5620, C4<1>, C4<1>;
L_0000000001429450 .functor AND 1, v000000000148d7a0_0, L_00000000014f5940, C4<1>, C4<1>;
L_00000000008aaef0 .functor AND 1, L_00000000014f4900, L_0000000001429370, C4<1>, C4<1>;
L_00000000008ab4a0 .functor OR 1, L_0000000001429450, L_00000000008aaef0, C4<0>, C4<0>;
L_00000000008ab6d0 .functor AND 1, v000000000148cbc0_0, L_00000000014f4cc0, C4<1>, C4<1>;
L_00000000008aafd0 .functor AND 1, L_00000000014f5440, L_00000000014293e0, C4<1>, C4<1>;
L_00000000008aada0 .functor OR 1, L_00000000008ab6d0, L_00000000008aafd0, C4<0>, C4<0>;
L_00000000008aaf60 .functor BUFZ 8, L_00000000014f4e00, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000008abc10 .functor BUFZ 1, v000000000148cbc0_0, C4<0>, C4<0>, C4<0>;
L_00000000008ab890 .functor BUFZ 1, v000000000148d7a0_0, C4<0>, C4<0>, C4<0>;
v000000000148c760_0 .net *"_s1", 0 0, L_00000000014f4d60;  1 drivers
v000000000148c620_0 .net *"_s10", 2 0, L_00000000014f4c20;  1 drivers
v000000000148dca0_0 .net *"_s14", 7 0, L_00000000014f5e40;  1 drivers
v000000000148d3e0_0 .net *"_s16", 4 0, L_00000000014f5f80;  1 drivers
L_000000000149a700 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000148c260_0 .net *"_s19", 1 0, L_000000000149a700;  1 drivers
L_000000000149a748 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000000000148dd40_0 .net/2u *"_s22", 2 0, L_000000000149a748;  1 drivers
v000000000148c080_0 .net *"_s24", 2 0, L_00000000014f4a40;  1 drivers
v000000000148d520_0 .net *"_s31", 0 0, L_00000000014f5940;  1 drivers
v000000000148c6c0_0 .net *"_s32", 0 0, L_0000000001429450;  1 drivers
v000000000148d5c0_0 .net *"_s34", 2 0, L_00000000014f5d00;  1 drivers
v000000000148c120_0 .net *"_s36", 0 0, L_00000000014f4900;  1 drivers
v000000000148d840_0 .net *"_s38", 0 0, L_00000000008aaef0;  1 drivers
v000000000148dde0_0 .net *"_s43", 0 0, L_00000000014f4cc0;  1 drivers
v000000000148ce40_0 .net *"_s44", 0 0, L_00000000008ab6d0;  1 drivers
v000000000148df20_0 .net *"_s46", 2 0, L_00000000014f5da0;  1 drivers
v000000000148d160_0 .net *"_s48", 0 0, L_00000000014f5440;  1 drivers
v000000000148d200_0 .net *"_s5", 0 0, L_00000000014f5620;  1 drivers
v000000000148cf80_0 .net *"_s50", 0 0, L_00000000008aafd0;  1 drivers
v000000000148c4e0_0 .net *"_s54", 7 0, L_00000000014f4e00;  1 drivers
v000000000148d2a0_0 .net *"_s56", 4 0, L_00000000014f54e0;  1 drivers
L_000000000149a7d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000148c580_0 .net *"_s59", 1 0, L_000000000149a7d8;  1 drivers
L_000000000149a6b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000000000148ca80_0 .net/2u *"_s8", 2 0, L_000000000149a6b8;  1 drivers
L_000000000149a790 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000000000148d0c0_0 .net "addr_bits_wide_1", 2 0, L_000000000149a790;  1 drivers
v000000000148c800_0 .net "clk", 0 0, L_0000000001429a70;  alias, 1 drivers
v000000000148c1c0_0 .net "d_data", 7 0, L_00000000014f5c60;  1 drivers
v000000000148c440_0 .net "d_empty", 0 0, L_00000000008ab4a0;  1 drivers
v000000000148c300_0 .net "d_full", 0 0, L_00000000008aada0;  1 drivers
v000000000148c3a0_0 .net "d_rd_ptr", 2 0, L_00000000014f4ea0;  1 drivers
v000000000148cb20_0 .net "d_wr_ptr", 2 0, L_00000000014f5760;  1 drivers
v000000000148d480_0 .net "empty", 0 0, L_00000000008ab890;  alias, 1 drivers
v000000000148d660_0 .net "full", 0 0, L_00000000008abc10;  1 drivers
v000000000148d700 .array "q_data_array", 0 7, 7 0;
v000000000148d7a0_0 .var "q_empty", 0 0;
v000000000148cbc0_0 .var "q_full", 0 0;
v000000000148cd00_0 .var "q_rd_ptr", 2 0;
v000000000148cda0_0 .var "q_wr_ptr", 2 0;
v000000000148cee0_0 .net "rd_data", 7 0, L_00000000008aaf60;  alias, 1 drivers
v000000000148e810_0 .net "rd_en", 0 0, v0000000001492ef0_0;  alias, 1 drivers
v000000000148f530_0 .net "rd_en_prot", 0 0, L_0000000001429370;  1 drivers
v000000000148f5d0_0 .net "reset", 0 0, v0000000001498dd0_0;  alias, 1 drivers
v000000000148f7b0_0 .net "wr_data", 7 0, v000000000148c940_0;  alias, 1 drivers
v000000000148f030_0 .net "wr_en", 0 0, v000000000148dac0_0;  alias, 1 drivers
v000000000148e130_0 .net "wr_en_prot", 0 0, L_00000000014293e0;  1 drivers
L_00000000014f4d60 .reduce/nor v000000000148d7a0_0;
L_00000000014f5620 .reduce/nor v000000000148cbc0_0;
L_00000000014f4c20 .arith/sum 3, v000000000148cda0_0, L_000000000149a6b8;
L_00000000014f5760 .functor MUXZ 3, v000000000148cda0_0, L_00000000014f4c20, L_00000000014293e0, C4<>;
L_00000000014f5e40 .array/port v000000000148d700, L_00000000014f5f80;
L_00000000014f5f80 .concat [ 3 2 0 0], v000000000148cda0_0, L_000000000149a700;
L_00000000014f5c60 .functor MUXZ 8, L_00000000014f5e40, v000000000148c940_0, L_00000000014293e0, C4<>;
L_00000000014f4a40 .arith/sum 3, v000000000148cd00_0, L_000000000149a748;
L_00000000014f4ea0 .functor MUXZ 3, v000000000148cd00_0, L_00000000014f4a40, L_0000000001429370, C4<>;
L_00000000014f5940 .reduce/nor L_00000000014293e0;
L_00000000014f5d00 .arith/sub 3, v000000000148cda0_0, v000000000148cd00_0;
L_00000000014f4900 .cmp/eq 3, L_00000000014f5d00, L_000000000149a790;
L_00000000014f4cc0 .reduce/nor L_0000000001429370;
L_00000000014f5da0 .arith/sub 3, v000000000148cd00_0, v000000000148cda0_0;
L_00000000014f5440 .cmp/eq 3, L_00000000014f5da0, L_000000000149a790;
L_00000000014f4e00 .array/port v000000000148d700, L_00000000014f54e0;
L_00000000014f54e0 .concat [ 3 2 0 0], v000000000148cd00_0, L_000000000149a7d8;
S_00000000008aab70 .scope module, "uart_tx_blk" "uart_tx" 7 106, 10 28 0, S_00000000008e5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_done_tick";
    .port_info 6 /OUTPUT 1 "tx";
P_0000000000842d60 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 10 33, +C4<00000000000000000000000000010000>;
P_0000000000842d98 .param/l "DATA_BITS" 0 10 30, +C4<00000000000000000000000000001000>;
P_0000000000842dd0 .param/l "PARITY_MODE" 0 10 32, +C4<00000000000000000000000000000001>;
P_0000000000842e08 .param/l "STOP_BITS" 0 10 31, +C4<00000000000000000000000000000001>;
P_0000000000842e40 .param/l "STOP_OVERSAMPLE_TICKS" 1 10 45, C4<010000>;
P_0000000000842e78 .param/l "S_DATA" 1 10 50, C4<00100>;
P_0000000000842eb0 .param/l "S_IDLE" 1 10 48, C4<00001>;
P_0000000000842ee8 .param/l "S_PARITY" 1 10 51, C4<01000>;
P_0000000000842f20 .param/l "S_START" 1 10 49, C4<00010>;
P_0000000000842f58 .param/l "S_STOP" 1 10 52, C4<10000>;
L_0000000001429300 .functor BUFZ 1, v000000000148f3f0_0, C4<0>, C4<0>, C4<0>;
v000000000148e950_0 .net "baud_clk_tick", 0 0, L_00000000014f59e0;  alias, 1 drivers
v000000000148e9f0_0 .net "clk", 0 0, L_0000000001429a70;  alias, 1 drivers
v000000000148fad0_0 .var "d_baud_clk_tick_cnt", 3 0;
v000000000148e590_0 .var "d_data", 7 0;
v000000000148f710_0 .var "d_data_bit_idx", 2 0;
v000000000148eef0_0 .var "d_parity_bit", 0 0;
v000000000148f350_0 .var "d_state", 4 0;
v000000000148e8b0_0 .var "d_tx", 0 0;
v000000000148f210_0 .var "d_tx_done_tick", 0 0;
v000000000148fb70_0 .var "q_baud_clk_tick_cnt", 3 0;
v000000000148fa30_0 .var "q_data", 7 0;
v000000000148e770_0 .var "q_data_bit_idx", 2 0;
v000000000148f670_0 .var "q_parity_bit", 0 0;
v000000000148e1d0_0 .var "q_state", 4 0;
v000000000148f3f0_0 .var "q_tx", 0 0;
v000000000148f8f0_0 .var "q_tx_done_tick", 0 0;
v000000000148ff30_0 .net "reset", 0 0, v0000000001498dd0_0;  alias, 1 drivers
v000000000148f850_0 .net "tx", 0 0, L_0000000001429300;  alias, 1 drivers
v000000000148f990_0 .net "tx_data", 7 0, L_00000000008ab580;  alias, 1 drivers
v000000000148ea90_0 .net "tx_done_tick", 0 0, v000000000148f8f0_0;  alias, 1 drivers
v000000000148e4f0_0 .net "tx_start", 0 0, L_0000000001429760;  1 drivers
E_0000000001409400/0 .event edge, v000000000148e1d0_0, v000000000148fa30_0, v000000000148e770_0, v000000000148f670_0;
E_0000000001409400/1 .event edge, v0000000001486100_0, v000000000148fb70_0, v000000000148e4f0_0, v000000000148f8f0_0;
E_0000000001409400/2 .event edge, v000000000148f990_0;
E_0000000001409400 .event/or E_0000000001409400/0, E_0000000001409400/1, E_0000000001409400/2;
S_0000000000842fa0 .scope module, "uart_tx_fifo" "fifo" 7 133, 6 27 0, S_00000000008e5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_00000000008ec220 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000001010>;
P_00000000008ec258 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_00000000008ab0b0 .functor AND 1, v000000000148f8f0_0, L_00000000014f4f40, C4<1>, C4<1>;
L_00000000008ab200 .functor AND 1, v00000000014938f0_0, L_00000000014f58a0, C4<1>, C4<1>;
L_00000000008ab120 .functor AND 1, v0000000001491870_0, L_00000000014f53a0, C4<1>, C4<1>;
L_00000000008aba50 .functor AND 1, L_00000000014f56c0, L_00000000008ab0b0, C4<1>, C4<1>;
L_00000000008ab430 .functor OR 1, L_00000000008ab120, L_00000000008aba50, C4<0>, C4<0>;
L_00000000008ab900 .functor AND 1, v00000000014903d0_0, L_00000000014f44a0, C4<1>, C4<1>;
L_00000000008ab510 .functor AND 1, L_00000000014f3fa0, L_00000000008ab200, C4<1>, C4<1>;
L_00000000008aae80 .functor OR 1, L_00000000008ab900, L_00000000008ab510, C4<0>, C4<0>;
L_00000000008ab580 .functor BUFZ 8, L_00000000014f4720, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000008abac0 .functor BUFZ 1, v00000000014903d0_0, C4<0>, C4<0>, C4<0>;
L_00000000008ab5f0 .functor BUFZ 1, v0000000001491870_0, C4<0>, C4<0>, C4<0>;
v000000000148fc10_0 .net *"_s1", 0 0, L_00000000014f4f40;  1 drivers
v000000000148e310_0 .net *"_s10", 9 0, L_00000000014f5800;  1 drivers
v000000000148fcb0_0 .net *"_s14", 7 0, L_00000000014f5120;  1 drivers
v000000000148eb30_0 .net *"_s16", 11 0, L_00000000014f5080;  1 drivers
L_000000000149a868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000148ebd0_0 .net *"_s19", 1 0, L_000000000149a868;  1 drivers
L_000000000149a8b0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000000000148fdf0_0 .net/2u *"_s22", 9 0, L_000000000149a8b0;  1 drivers
v000000000148e270_0 .net *"_s24", 9 0, L_00000000014f5260;  1 drivers
v000000000148e090_0 .net *"_s31", 0 0, L_00000000014f53a0;  1 drivers
v000000000148f490_0 .net *"_s32", 0 0, L_00000000008ab120;  1 drivers
v000000000148fd50_0 .net *"_s34", 9 0, L_00000000014f5580;  1 drivers
v000000000148e3b0_0 .net *"_s36", 0 0, L_00000000014f56c0;  1 drivers
v000000000148ec70_0 .net *"_s38", 0 0, L_00000000008aba50;  1 drivers
v000000000148ed10_0 .net *"_s43", 0 0, L_00000000014f44a0;  1 drivers
v000000000148fe90_0 .net *"_s44", 0 0, L_00000000008ab900;  1 drivers
v000000000148e450_0 .net *"_s46", 9 0, L_00000000014f35a0;  1 drivers
v000000000148e630_0 .net *"_s48", 0 0, L_00000000014f3fa0;  1 drivers
v000000000148edb0_0 .net *"_s5", 0 0, L_00000000014f58a0;  1 drivers
v000000000148e6d0_0 .net *"_s50", 0 0, L_00000000008ab510;  1 drivers
v000000000148ee50_0 .net *"_s54", 7 0, L_00000000014f4720;  1 drivers
v000000000148ef90_0 .net *"_s56", 11 0, L_00000000014f24c0;  1 drivers
L_000000000149a940 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000148f0d0_0 .net *"_s59", 1 0, L_000000000149a940;  1 drivers
L_000000000149a820 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000000000148f170_0 .net/2u *"_s8", 9 0, L_000000000149a820;  1 drivers
L_000000000149a8f8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000000000148f2b0_0 .net "addr_bits_wide_1", 9 0, L_000000000149a8f8;  1 drivers
v0000000001490ab0_0 .net "clk", 0 0, L_0000000001429a70;  alias, 1 drivers
v00000000014919b0_0 .net "d_data", 7 0, L_00000000014f51c0;  1 drivers
v0000000001491f50_0 .net "d_empty", 0 0, L_00000000008ab430;  1 drivers
v0000000001490c90_0 .net "d_full", 0 0, L_00000000008aae80;  1 drivers
v0000000001490970_0 .net "d_rd_ptr", 9 0, L_00000000014f5300;  1 drivers
v00000000014921d0_0 .net "d_wr_ptr", 9 0, L_00000000014f4fe0;  1 drivers
v00000000014926d0_0 .net "empty", 0 0, L_00000000008ab5f0;  alias, 1 drivers
v00000000014917d0_0 .net "full", 0 0, L_00000000008abac0;  alias, 1 drivers
v0000000001491410 .array "q_data_array", 0 1023, 7 0;
v0000000001491870_0 .var "q_empty", 0 0;
v00000000014903d0_0 .var "q_full", 0 0;
v0000000001491230_0 .var "q_rd_ptr", 9 0;
v00000000014906f0_0 .var "q_wr_ptr", 9 0;
v0000000001490290_0 .net "rd_data", 7 0, L_00000000008ab580;  alias, 1 drivers
v0000000001491a50_0 .net "rd_en", 0 0, v000000000148f8f0_0;  alias, 1 drivers
v0000000001490a10_0 .net "rd_en_prot", 0 0, L_00000000008ab0b0;  1 drivers
v00000000014914b0_0 .net "reset", 0 0, v0000000001498dd0_0;  alias, 1 drivers
v0000000001490830_0 .net "wr_data", 7 0, v0000000001492d10_0;  alias, 1 drivers
v0000000001491370_0 .net "wr_en", 0 0, v00000000014938f0_0;  alias, 1 drivers
v0000000001491ff0_0 .net "wr_en_prot", 0 0, L_00000000008ab200;  1 drivers
L_00000000014f4f40 .reduce/nor v0000000001491870_0;
L_00000000014f58a0 .reduce/nor v00000000014903d0_0;
L_00000000014f5800 .arith/sum 10, v00000000014906f0_0, L_000000000149a820;
L_00000000014f4fe0 .functor MUXZ 10, v00000000014906f0_0, L_00000000014f5800, L_00000000008ab200, C4<>;
L_00000000014f5120 .array/port v0000000001491410, L_00000000014f5080;
L_00000000014f5080 .concat [ 10 2 0 0], v00000000014906f0_0, L_000000000149a868;
L_00000000014f51c0 .functor MUXZ 8, L_00000000014f5120, v0000000001492d10_0, L_00000000008ab200, C4<>;
L_00000000014f5260 .arith/sum 10, v0000000001491230_0, L_000000000149a8b0;
L_00000000014f5300 .functor MUXZ 10, v0000000001491230_0, L_00000000014f5260, L_00000000008ab0b0, C4<>;
L_00000000014f53a0 .reduce/nor L_00000000008ab200;
L_00000000014f5580 .arith/sub 10, v00000000014906f0_0, v0000000001491230_0;
L_00000000014f56c0 .cmp/eq 10, L_00000000014f5580, L_000000000149a8f8;
L_00000000014f44a0 .reduce/nor L_00000000008ab0b0;
L_00000000014f35a0 .arith/sub 10, v0000000001491230_0, v00000000014906f0_0;
L_00000000014f3fa0 .cmp/eq 10, L_00000000014f35a0, L_000000000149a8f8;
L_00000000014f4720 .array/port v0000000001491410, L_00000000014f24c0;
L_00000000014f24c0 .concat [ 10 2 0 0], v0000000001491230_0, L_000000000149a940;
S_0000000000886a50 .scope module, "ram0" "ram" 3 60, 11 3 0, S_0000000000896ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "en_in";
    .port_info 2 /INPUT 1 "r_nw_in";
    .port_info 3 /INPUT 17 "a_in";
    .port_info 4 /INPUT 8 "d_in";
    .port_info 5 /OUTPUT 8 "d_out";
P_0000000001409780 .param/l "ADDR_WIDTH" 0 11 5, +C4<00000000000000000000000000010001>;
L_0000000001429f40 .functor NOT 1, L_0000000001429c30, C4<0>, C4<0>, C4<0>;
v0000000001496df0_0 .net *"_s0", 0 0, L_0000000001429f40;  1 drivers
L_000000000149a160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001497c50_0 .net/2u *"_s2", 0 0, L_000000000149a160;  1 drivers
L_000000000149a1a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000001496e90_0 .net/2u *"_s6", 7 0, L_000000000149a1a8;  1 drivers
v0000000001496b70_0 .net "a_in", 16 0, L_0000000001499050;  alias, 1 drivers
v0000000001498290_0 .net "clk_in", 0 0, L_0000000001429a70;  alias, 1 drivers
v0000000001498330_0 .net "d_in", 7 0, L_00000000014f3e60;  alias, 1 drivers
v0000000001498510_0 .net "d_out", 7 0, L_0000000001499550;  alias, 1 drivers
v0000000001497930_0 .net "en_in", 0 0, L_0000000001498e70;  alias, 1 drivers
v0000000001498790_0 .net "r_nw_in", 0 0, L_0000000001429c30;  1 drivers
v0000000001496990_0 .net "ram_bram_dout", 7 0, L_00000000014294c0;  1 drivers
v0000000001498650_0 .net "ram_bram_we", 0 0, L_0000000001498d30;  1 drivers
L_0000000001498d30 .functor MUXZ 1, L_000000000149a160, L_0000000001429f40, L_0000000001498e70, C4<>;
L_0000000001499550 .functor MUXZ 8, L_000000000149a1a8, L_00000000014294c0, L_0000000001498e70, C4<>;
S_000000000096e490 .scope module, "ram_bram" "single_port_ram_sync" 11 20, 2 62 0, S_0000000000886a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 17 "addr_a";
    .port_info 3 /INPUT 8 "din_a";
    .port_info 4 /OUTPUT 8 "dout_a";
P_00000000008eb2a0 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_00000000008eb2d8 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_00000000014294c0 .functor BUFZ 8, L_0000000001498c90, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000001493d50_0 .net *"_s0", 7 0, L_0000000001498c90;  1 drivers
v0000000001493e90_0 .net *"_s2", 18 0, L_0000000001499e10;  1 drivers
L_000000000149a118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001493f30_0 .net *"_s5", 1 0, L_000000000149a118;  1 drivers
v00000000014928b0_0 .net "addr_a", 16 0, L_0000000001499050;  alias, 1 drivers
v0000000001492a90_0 .net "clk", 0 0, L_0000000001429a70;  alias, 1 drivers
v0000000001492bd0_0 .net "din_a", 7 0, L_00000000014f3e60;  alias, 1 drivers
v0000000001492b30_0 .net "dout_a", 7 0, L_00000000014294c0;  alias, 1 drivers
v00000000014983d0_0 .var/i "i", 31 0;
v0000000001497bb0_0 .var "q_addr_a", 16 0;
v00000000014968f0 .array "ram", 0 131071, 7 0;
v00000000014971b0_0 .net "we", 0 0, L_0000000001498d30;  alias, 1 drivers
L_0000000001498c90 .array/port v00000000014968f0, L_0000000001499e10;
L_0000000001499e10 .concat [ 17 2 0 0], v0000000001497bb0_0, L_000000000149a118;
    .scope S_000000000087f0b0;
T_0 ;
    %wait E_00000000014097c0;
    %load/vec4 v0000000001423190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000001422dd0_0;
    %load/vec4 v0000000001424090_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001423370, 0, 4;
T_0.0 ;
    %load/vec4 v0000000001424090_0;
    %assign/vec4 v0000000001422a10_0, 0;
    %load/vec4 v0000000001423230_0;
    %assign/vec4 v0000000001422330_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000096e490;
T_1 ;
    %wait E_0000000001409580;
    %load/vec4 v00000000014971b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000001492bd0_0;
    %load/vec4 v00000000014928b0_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014968f0, 0, 4;
T_1.0 ;
    %load/vec4 v00000000014928b0_0;
    %assign/vec4 v0000000001497bb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000096e490;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014983d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000014983d0_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000014983d0_0;
    %store/vec4a v00000000014968f0, 4, 0;
    %load/vec4 v00000000014983d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014983d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "test.data", v00000000014968f0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000897160;
T_3 ;
    %wait E_0000000001409580;
    %load/vec4 v00000000014237d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001423af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008a8750;
T_4 ;
    %wait E_0000000001409580;
    %load/vec4 v00000000014875a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000014861a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000014871e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001487be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001487dc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000001487c80_0;
    %assign/vec4 v00000000014861a0_0, 0;
    %load/vec4 v0000000001487f00_0;
    %assign/vec4 v00000000014871e0_0, 0;
    %load/vec4 v0000000001487500_0;
    %assign/vec4 v0000000001487be0_0, 0;
    %load/vec4 v00000000014870a0_0;
    %assign/vec4 v0000000001487dc0_0, 0;
    %load/vec4 v0000000001487e60_0;
    %load/vec4 v00000000014871e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014866a0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008e7040;
T_5 ;
    %wait E_000000000140a180;
    %load/vec4 v0000000001487960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001486600_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000014878c0_0;
    %assign/vec4 v0000000001486600_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000008d9c20;
T_6 ;
    %wait E_000000000140a180;
    %load/vec4 v000000000148c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000148da20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000148c8a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000148c940_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000148d340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000148dac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000148d980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000148cc60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000148d8e0_0;
    %assign/vec4 v000000000148da20_0, 0;
    %load/vec4 v00000000014867e0_0;
    %assign/vec4 v000000000148c8a0_0, 0;
    %load/vec4 v00000000014862e0_0;
    %assign/vec4 v000000000148c940_0, 0;
    %load/vec4 v0000000001486d80_0;
    %assign/vec4 v000000000148d340_0, 0;
    %load/vec4 v0000000001486740_0;
    %assign/vec4 v000000000148dac0_0, 0;
    %load/vec4 v0000000001486880_0;
    %assign/vec4 v000000000148d980_0, 0;
    %load/vec4 v000000000148db60_0;
    %assign/vec4 v000000000148cc60_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008d9c20;
T_7 ;
    %wait E_0000000001409280;
    %load/vec4 v000000000148da20_0;
    %store/vec4 v000000000148d8e0_0, 0, 5;
    %load/vec4 v000000000148c940_0;
    %store/vec4 v00000000014862e0_0, 0, 8;
    %load/vec4 v000000000148d340_0;
    %store/vec4 v0000000001486d80_0, 0, 3;
    %load/vec4 v0000000001486ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v000000000148c8a0_0;
    %addi 1, 0, 4;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v000000000148c8a0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v00000000014867e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001486740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001486880_0, 0, 1;
    %load/vec4 v000000000148da20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v000000000148cc60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000000000148d8e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000014867e0_0, 0, 4;
T_7.8 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0000000001486ba0_0;
    %load/vec4 v000000000148c8a0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000000000148d8e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000014867e0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001486d80_0, 0, 3;
T_7.10 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0000000001486ba0_0;
    %load/vec4 v000000000148c8a0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v000000000148cc60_0;
    %load/vec4 v000000000148c940_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000014862e0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000014867e0_0, 0, 4;
    %load/vec4 v000000000148d340_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000000000148d8e0_0, 0, 5;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v000000000148d340_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000001486d80_0, 0, 3;
T_7.15 ;
T_7.12 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0000000001486ba0_0;
    %load/vec4 v000000000148c8a0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v000000000148cc60_0;
    %load/vec4 v000000000148c940_0;
    %xnor/r;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000000001486880_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000148d8e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000014867e0_0, 0, 4;
T_7.16 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000000001486ba0_0;
    %load/vec4 v000000000148c8a0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000148d8e0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001486740_0, 0, 1;
T_7.18 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008aab70;
T_8 ;
    %wait E_000000000140a180;
    %load/vec4 v000000000148ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000148e1d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000148fb70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000148fa30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000148e770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000148f3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000148f8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000148f670_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000148f350_0;
    %assign/vec4 v000000000148e1d0_0, 0;
    %load/vec4 v000000000148fad0_0;
    %assign/vec4 v000000000148fb70_0, 0;
    %load/vec4 v000000000148e590_0;
    %assign/vec4 v000000000148fa30_0, 0;
    %load/vec4 v000000000148f710_0;
    %assign/vec4 v000000000148e770_0, 0;
    %load/vec4 v000000000148e8b0_0;
    %assign/vec4 v000000000148f3f0_0, 0;
    %load/vec4 v000000000148f210_0;
    %assign/vec4 v000000000148f8f0_0, 0;
    %load/vec4 v000000000148eef0_0;
    %assign/vec4 v000000000148f670_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008aab70;
T_9 ;
    %wait E_0000000001409400;
    %load/vec4 v000000000148e1d0_0;
    %store/vec4 v000000000148f350_0, 0, 5;
    %load/vec4 v000000000148fa30_0;
    %store/vec4 v000000000148e590_0, 0, 8;
    %load/vec4 v000000000148e770_0;
    %store/vec4 v000000000148f710_0, 0, 3;
    %load/vec4 v000000000148f670_0;
    %store/vec4 v000000000148eef0_0, 0, 1;
    %load/vec4 v000000000148e950_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v000000000148fb70_0;
    %addi 1, 0, 4;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v000000000148fb70_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v000000000148fad0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000148f210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000148e8b0_0, 0, 1;
    %load/vec4 v000000000148e1d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v000000000148e4f0_0;
    %load/vec4 v000000000148f8f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000000000148f350_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000148fad0_0, 0, 4;
    %load/vec4 v000000000148f990_0;
    %store/vec4 v000000000148e590_0, 0, 8;
    %load/vec4 v000000000148f990_0;
    %xnor/r;
    %store/vec4 v000000000148eef0_0, 0, 1;
T_9.8 ;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000148e8b0_0, 0, 1;
    %load/vec4 v000000000148e950_0;
    %load/vec4 v000000000148fb70_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000000000148f350_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000148fad0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000148f710_0, 0, 3;
T_9.10 ;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v000000000148fa30_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000000000148e8b0_0, 0, 1;
    %load/vec4 v000000000148e950_0;
    %load/vec4 v000000000148fb70_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v000000000148fa30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000148e590_0, 0, 8;
    %load/vec4 v000000000148e770_0;
    %addi 1, 0, 3;
    %store/vec4 v000000000148f710_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000148fad0_0, 0, 4;
    %load/vec4 v000000000148e770_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000000000148f350_0, 0, 5;
T_9.14 ;
T_9.12 ;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v000000000148f670_0;
    %store/vec4 v000000000148e8b0_0, 0, 1;
    %load/vec4 v000000000148e950_0;
    %load/vec4 v000000000148fb70_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000148f350_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000148fad0_0, 0, 4;
T_9.16 ;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v000000000148e950_0;
    %load/vec4 v000000000148fb70_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000148f350_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000148f210_0, 0, 1;
T_9.18 ;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000008d9db0;
T_10 ;
    %wait E_0000000001409580;
    %load/vec4 v000000000148f5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000148cd00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000148cda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000148d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000148cbc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000148c3a0_0;
    %assign/vec4 v000000000148cd00_0, 0;
    %load/vec4 v000000000148cb20_0;
    %assign/vec4 v000000000148cda0_0, 0;
    %load/vec4 v000000000148c440_0;
    %assign/vec4 v000000000148d7a0_0, 0;
    %load/vec4 v000000000148c300_0;
    %assign/vec4 v000000000148cbc0_0, 0;
    %load/vec4 v000000000148c1c0_0;
    %load/vec4 v000000000148cda0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000148d700, 0, 4;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000842fa0;
T_11 ;
    %wait E_0000000001409580;
    %load/vec4 v00000000014914b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000001491230_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000014906f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001491870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014903d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000001490970_0;
    %assign/vec4 v0000000001491230_0, 0;
    %load/vec4 v00000000014921d0_0;
    %assign/vec4 v00000000014906f0_0, 0;
    %load/vec4 v0000000001491f50_0;
    %assign/vec4 v0000000001491870_0, 0;
    %load/vec4 v0000000001490c90_0;
    %assign/vec4 v00000000014903d0_0, 0;
    %load/vec4 v00000000014919b0_0;
    %load/vec4 v00000000014906f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001491410, 0, 4;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000008e5ae0;
T_12 ;
    %wait E_000000000140a180;
    %load/vec4 v00000000014908d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001490b50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000001490d30_0;
    %assign/vec4 v0000000001490b50_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000008a8500;
T_13 ;
    %wait E_0000000001409580;
    %load/vec4 v00000000014935d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000001493cb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001493670_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000000001493170_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000000001493df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014929f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001492d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014938f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001492e50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001493c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001492f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001493ad0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001493530_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000001492130_0;
    %assign/vec4 v0000000001493cb0_0, 0;
    %load/vec4 v0000000001491050_0;
    %assign/vec4 v0000000001493670_0, 0;
    %load/vec4 v0000000001492770_0;
    %assign/vec4 v0000000001493170_0, 0;
    %load/vec4 v0000000001491910_0;
    %assign/vec4 v0000000001493df0_0, 0;
    %load/vec4 v00000000014905b0_0;
    %assign/vec4 v00000000014929f0_0, 0;
    %load/vec4 v00000000014923b0_0;
    %assign/vec4 v0000000001492d10_0, 0;
    %load/vec4 v0000000001492450_0;
    %assign/vec4 v00000000014938f0_0, 0;
    %load/vec4 v0000000001492270_0;
    %assign/vec4 v0000000001492e50_0, 0;
    %load/vec4 v00000000014910f0_0;
    %assign/vec4 v0000000001493c10_0, 0;
    %load/vec4 v00000000014900b0_0;
    %assign/vec4 v0000000001492f90_0, 0;
    %load/vec4 v00000000014901f0_0;
    %assign/vec4 v0000000001493ad0_0, 0;
    %load/vec4 v0000000001491c30_0;
    %assign/vec4 v0000000001493530_0, 0;
    %load/vec4 v0000000001491cd0_0;
    %assign/vec4 v0000000001492c70_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000008a8500;
T_14 ;
    %wait E_000000000140a080;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001491c30_0, 0, 8;
    %load/vec4 v00000000014900b0_0;
    %load/vec4 v0000000001493b70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000001492950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v00000000014937b0_0;
    %store/vec4 v0000000001491c30_0, 0, 8;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0000000001493ad0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000000001491c30_0, 0, 8;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0000000001493ad0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000000001491c30_0, 0, 8;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0000000001493ad0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000000001491c30_0, 0, 8;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0000000001493ad0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000000001491c30_0, 0, 8;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000008a8500;
T_15 ;
    %wait E_0000000001409d00;
    %load/vec4 v0000000001493cb0_0;
    %store/vec4 v0000000001492130_0, 0, 5;
    %load/vec4 v0000000001493670_0;
    %store/vec4 v0000000001491050_0, 0, 3;
    %load/vec4 v0000000001493170_0;
    %store/vec4 v0000000001492770_0, 0, 17;
    %load/vec4 v0000000001493df0_0;
    %store/vec4 v0000000001491910_0, 0, 17;
    %load/vec4 v00000000014929f0_0;
    %store/vec4 v00000000014905b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000014923b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001492450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001492db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014930d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001492270_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000014910f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001491cd0_0, 0, 1;
    %load/vec4 v0000000001493a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000014905b0_0, 4, 1;
T_15.0 ;
    %load/vec4 v0000000001492f90_0;
    %inv;
    %load/vec4 v00000000014900b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000000001493b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0000000001492950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.6 ;
    %load/vec4 v0000000001493990_0;
    %nor/r;
    %load/vec4 v00000000014924f0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.9, 8;
    %load/vec4 v00000000014924f0_0;
    %store/vec4 v00000000014923b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492450_0, 0, 1;
T_15.9 ;
    %vpi_call 5 258 "$write", "%c", v00000000014924f0_0 {0 0 0};
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0000000001493990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000014923b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492450_0, 0, 1;
T_15.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001491cd0_0, 0, 1;
    %vpi_call 5 267 "$display", "IO:Return" {0 0 0};
    %vpi_call 5 268 "$finish" {0 0 0};
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0000000001492950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %jmp T_15.14;
T_15.13 ;
    %load/vec4 v0000000001490650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014930d0_0, 0, 1;
T_15.15 ;
    %load/vec4 v0000000001493710_0;
    %nor/r;
    %load/vec4 v00000000014932b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %load/vec4 v0000000001493490_0;
    %store/vec4 v00000000014910f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492270_0, 0, 1;
T_15.17 ;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000000001493cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_15.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_15.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_15.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_15.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_15.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_15.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_15.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.31, 6;
    %jmp T_15.32;
T_15.19 ;
    %load/vec4 v0000000001493710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %load/vec4 v0000000001493490_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_15.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.36;
T_15.35 ;
    %load/vec4 v0000000001493490_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_15.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000014923b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492450_0, 0, 1;
T_15.37 ;
T_15.36 ;
T_15.33 ;
    %jmp T_15.32;
T_15.20 ;
    %load/vec4 v0000000001493710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001491050_0, 0, 3;
    %load/vec4 v0000000001493490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000014905b0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.52;
T_15.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.52;
T_15.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.52;
T_15.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.52;
T_15.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.52;
T_15.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.52;
T_15.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.52;
T_15.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.52;
T_15.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.52;
T_15.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
    %jmp T_15.52;
T_15.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000000014923b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492450_0, 0, 1;
    %jmp T_15.52;
T_15.52 ;
    %pop/vec4 1;
T_15.39 ;
    %jmp T_15.32;
T_15.21 ;
    %load/vec4 v0000000001493710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %load/vec4 v0000000001493670_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000001491050_0, 0, 3;
    %load/vec4 v0000000001493670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.55, 4;
    %load/vec4 v0000000001493490_0;
    %pad/u 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %jmp T_15.56;
T_15.55 ;
    %load/vec4 v0000000001493490_0;
    %load/vec4 v0000000001493170_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %load/vec4 v0000000001492770_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_15.58, 8;
T_15.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.58, 8;
 ; End of false expr.
    %blend;
T_15.58;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.56 ;
T_15.53 ;
    %jmp T_15.32;
T_15.22 ;
    %load/vec4 v0000000001493710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %load/vec4 v0000000001493170_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %load/vec4 v0000000001493490_0;
    %store/vec4 v00000000014923b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492450_0, 0, 1;
    %load/vec4 v0000000001492770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.61 ;
T_15.59 ;
    %jmp T_15.32;
T_15.23 ;
    %load/vec4 v0000000001493710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %load/vec4 v0000000001493670_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000001491050_0, 0, 3;
    %load/vec4 v0000000001493670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.65, 4;
    %load/vec4 v0000000001493490_0;
    %pad/u 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %jmp T_15.66;
T_15.65 ;
    %load/vec4 v0000000001493490_0;
    %load/vec4 v0000000001493170_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %load/vec4 v0000000001492770_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_15.68, 8;
T_15.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.68, 8;
 ; End of false expr.
    %blend;
T_15.68;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.66 ;
T_15.63 ;
    %jmp T_15.32;
T_15.24 ;
    %load/vec4 v0000000001493710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %load/vec4 v0000000001493170_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %load/vec4 v00000000014932b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.71, 8;
    %load/vec4 v0000000001493490_0;
    %store/vec4 v00000000014910f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492270_0, 0, 1;
T_15.71 ;
    %load/vec4 v0000000001492770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.73 ;
T_15.69 ;
    %jmp T_15.32;
T_15.25 ;
    %load/vec4 v0000000001493990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.75, 8;
    %load/vec4 v00000000014929f0_0;
    %pad/u 8;
    %store/vec4 v00000000014923b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492450_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.75 ;
    %jmp T_15.32;
T_15.26 ;
    %load/vec4 v0000000001493990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000000001491910_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.77 ;
    %jmp T_15.32;
T_15.27 ;
    %load/vec4 v0000000001493990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.79, 8;
    %load/vec4 v0000000001493170_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %ix/getv 4, v0000000001493df0_0;
    %load/vec4a v0000000001490fb0, 4;
    %store/vec4 v00000000014923b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492450_0, 0, 1;
    %load/vec4 v0000000001493df0_0;
    %addi 1, 0, 17;
    %store/vec4 v0000000001491910_0, 0, 17;
    %load/vec4 v0000000001492770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.81 ;
T_15.79 ;
    %jmp T_15.32;
T_15.28 ;
    %load/vec4 v0000000001493710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %load/vec4 v0000000001493670_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000001491050_0, 0, 3;
    %load/vec4 v0000000001493670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.85, 4;
    %load/vec4 v0000000001493490_0;
    %pad/u 17;
    %store/vec4 v0000000001491910_0, 0, 17;
    %jmp T_15.86;
T_15.85 ;
    %load/vec4 v0000000001493670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001493490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001493df0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001491910_0, 0, 17;
    %jmp T_15.88;
T_15.87 ;
    %load/vec4 v0000000001493670_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.89, 4;
    %load/vec4 v0000000001493490_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000001493df0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001491910_0, 0, 17;
    %jmp T_15.90;
T_15.89 ;
    %load/vec4 v0000000001493670_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.91, 4;
    %load/vec4 v0000000001493490_0;
    %pad/u 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %jmp T_15.92;
T_15.91 ;
    %load/vec4 v0000000001493490_0;
    %load/vec4 v0000000001493170_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000001492770_0, 0, 17;
    %load/vec4 v0000000001492770_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_15.94, 8;
T_15.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.94, 8;
 ; End of false expr.
    %blend;
T_15.94;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.92 ;
T_15.90 ;
T_15.88 ;
T_15.86 ;
T_15.83 ;
    %jmp T_15.32;
T_15.29 ;
    %load/vec4 v0000000001493170_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.95, 8;
    %load/vec4 v0000000001493170_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %jmp T_15.96;
T_15.95 ;
    %load/vec4 v0000000001493990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.97, 8;
    %load/vec4 v0000000001493170_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %load/vec4 v0000000001493350_0;
    %store/vec4 v00000000014923b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492450_0, 0, 1;
    %load/vec4 v0000000001493df0_0;
    %addi 1, 0, 17;
    %store/vec4 v0000000001491910_0, 0, 17;
    %load/vec4 v0000000001492770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.99 ;
T_15.97 ;
T_15.96 ;
    %jmp T_15.32;
T_15.30 ;
    %load/vec4 v0000000001493710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %load/vec4 v0000000001493670_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000001491050_0, 0, 3;
    %load/vec4 v0000000001493670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.103, 4;
    %load/vec4 v0000000001493490_0;
    %pad/u 17;
    %store/vec4 v0000000001491910_0, 0, 17;
    %jmp T_15.104;
T_15.103 ;
    %load/vec4 v0000000001493670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001493490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001493df0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001491910_0, 0, 17;
    %jmp T_15.106;
T_15.105 ;
    %load/vec4 v0000000001493670_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.107, 4;
    %load/vec4 v0000000001493490_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000001493df0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001491910_0, 0, 17;
    %jmp T_15.108;
T_15.107 ;
    %load/vec4 v0000000001493670_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.109, 4;
    %load/vec4 v0000000001493490_0;
    %pad/u 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %jmp T_15.110;
T_15.109 ;
    %load/vec4 v0000000001493490_0;
    %load/vec4 v0000000001493170_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %load/vec4 v0000000001492770_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_15.112, 8;
T_15.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.112, 8;
 ; End of false expr.
    %blend;
T_15.112;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.110 ;
T_15.108 ;
T_15.106 ;
T_15.104 ;
T_15.101 ;
    %jmp T_15.32;
T_15.31 ;
    %load/vec4 v0000000001493710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492ef0_0, 0, 1;
    %load/vec4 v0000000001493170_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001492770_0, 0, 17;
    %load/vec4 v0000000001493df0_0;
    %addi 1, 0, 17;
    %store/vec4 v0000000001491910_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001492db0_0, 0, 1;
    %load/vec4 v0000000001492770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001492130_0, 0, 5;
T_15.115 ;
T_15.113 ;
    %jmp T_15.32;
T_15.32 ;
    %pop/vec4 1;
T_15.3 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000896ee0;
T_16 ;
    %wait E_0000000001409cc0;
    %load/vec4 v0000000001498150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001498dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001499370_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001499370_0, 0;
    %load/vec4 v0000000001499370_0;
    %assign/vec4 v0000000001498dd0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000896ee0;
T_17 ;
    %wait E_0000000001409580;
    %load/vec4 v0000000001496210_0;
    %assign/vec4 v00000000014974d0_0, 0;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "/RISCV-CPU/CPU/src/common/block_ram/block_ram.v";
    "riscv_top.v";
    "/RISCV-CPU/CPU/src/cpu.v";
    "/RISCV-CPU/CPU/src/hci.v";
    "/RISCV-CPU/CPU/src/common/fifo/fifo.v";
    "/RISCV-CPU/CPU/src/common/uart/uart.v";
    "/RISCV-CPU/CPU/src/common/uart/uart_baud_clk.v";
    "/RISCV-CPU/CPU/src/common/uart/uart_rx.v";
    "/RISCV-CPU/CPU/src/common/uart/uart_tx.v";
    "/RISCV-CPU/CPU/src/ram.v";
