Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov  3 11:25:05 2025
| Host         : CS152B-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TrafficController_timing_summary_routed.rpt -pb TrafficController_timing_summary_routed.pb -rpx TrafficController_timing_summary_routed.rpx -warn_on_violation
| Design       : TrafficController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.990        0.000                      0                   42        0.195        0.000                      0                   42        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.990        0.000                      0                   42        0.195        0.000                      0                   42        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.044ns (43.054%)  route 2.704ns (56.946%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    clk_div/CLK
    SLICE_X0Y9           FDCE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.423    clk_div/counter_reg[1]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  clk_div/pulse_1hz_i_7/O
                         net (fo=1, routed)           1.018     7.565    clk_div/pulse_1hz_i_7_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  clk_div/pulse_1hz_i_2/O
                         net (fo=28, routed)          0.875     8.565    clk_div/pulse_1hz_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  clk_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.689    clk_div/counter[0]_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  clk_div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  clk_div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_div/counter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  clk_div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  clk_div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  clk_div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    clk_div/counter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  clk_div/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    clk_div/counter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  clk_div/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    clk_div/counter_reg[24]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  clk_div/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    clk_div/CLK
    SLICE_X0Y15          FDCE                                         r  clk_div/counter_reg[27]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)       -0.198    14.895    clk_div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 2.264ns (45.576%)  route 2.704ns (54.424%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    clk_div/CLK
    SLICE_X0Y9           FDCE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.423    clk_div/counter_reg[1]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  clk_div/pulse_1hz_i_7/O
                         net (fo=1, routed)           1.018     7.565    clk_div/pulse_1hz_i_7_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  clk_div/pulse_1hz_i_2/O
                         net (fo=28, routed)          0.875     8.565    clk_div/pulse_1hz_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  clk_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.689    clk_div/counter[0]_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  clk_div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  clk_div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_div/counter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  clk_div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  clk_div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  clk_div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    clk_div/counter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  clk_div/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    clk_div/counter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.125 r  clk_div/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.125    clk_div/counter_reg[24]_i_1_n_6
    SLICE_X0Y15          FDCE                                         r  clk_div/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    clk_div/CLK
    SLICE_X0Y15          FDCE                                         r  clk_div/counter_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    clk_div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 2.169ns (44.515%)  route 2.704ns (55.485%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    clk_div/CLK
    SLICE_X0Y9           FDCE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.423    clk_div/counter_reg[1]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  clk_div/pulse_1hz_i_7/O
                         net (fo=1, routed)           1.018     7.565    clk_div/pulse_1hz_i_7_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  clk_div/pulse_1hz_i_2/O
                         net (fo=28, routed)          0.875     8.565    clk_div/pulse_1hz_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  clk_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.689    clk_div/counter[0]_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  clk_div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  clk_div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_div/counter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  clk_div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  clk_div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  clk_div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    clk_div/counter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  clk_div/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    clk_div/counter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.030 r  clk_div/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.030    clk_div/counter_reg[24]_i_1_n_5
    SLICE_X0Y15          FDCE                                         r  clk_div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    clk_div/CLK
    SLICE_X0Y15          FDCE                                         r  clk_div/counter_reg[26]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    clk_div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 2.153ns (44.332%)  route 2.704ns (55.668%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    clk_div/CLK
    SLICE_X0Y9           FDCE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.423    clk_div/counter_reg[1]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  clk_div/pulse_1hz_i_7/O
                         net (fo=1, routed)           1.018     7.565    clk_div/pulse_1hz_i_7_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  clk_div/pulse_1hz_i_2/O
                         net (fo=28, routed)          0.875     8.565    clk_div/pulse_1hz_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  clk_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.689    clk_div/counter[0]_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  clk_div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  clk_div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_div/counter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  clk_div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  clk_div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  clk_div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    clk_div/counter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  clk_div/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    clk_div/counter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.014 r  clk_div/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.014    clk_div/counter_reg[24]_i_1_n_7
    SLICE_X0Y15          FDCE                                         r  clk_div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    clk_div/CLK
    SLICE_X0Y15          FDCE                                         r  clk_div/counter_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    clk_div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 2.150ns (44.298%)  route 2.704ns (55.702%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    clk_div/CLK
    SLICE_X0Y9           FDCE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.423    clk_div/counter_reg[1]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  clk_div/pulse_1hz_i_7/O
                         net (fo=1, routed)           1.018     7.565    clk_div/pulse_1hz_i_7_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  clk_div/pulse_1hz_i_2/O
                         net (fo=28, routed)          0.875     8.565    clk_div/pulse_1hz_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  clk_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.689    clk_div/counter[0]_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  clk_div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  clk_div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_div/counter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  clk_div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  clk_div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  clk_div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    clk_div/counter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.011 r  clk_div/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.011    clk_div/counter_reg[20]_i_1_n_6
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514    14.855    clk_div/CLK
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062    15.156    clk_div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 2.129ns (44.056%)  route 2.704ns (55.944%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    clk_div/CLK
    SLICE_X0Y9           FDCE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.423    clk_div/counter_reg[1]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  clk_div/pulse_1hz_i_7/O
                         net (fo=1, routed)           1.018     7.565    clk_div/pulse_1hz_i_7_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  clk_div/pulse_1hz_i_2/O
                         net (fo=28, routed)          0.875     8.565    clk_div/pulse_1hz_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  clk_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.689    clk_div/counter[0]_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  clk_div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  clk_div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_div/counter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  clk_div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  clk_div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  clk_div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    clk_div/counter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.990 r  clk_div/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.990    clk_div/counter_reg[20]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514    14.855    clk_div/CLK
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062    15.156    clk_div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.055ns (43.186%)  route 2.704ns (56.814%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    clk_div/CLK
    SLICE_X0Y9           FDCE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.423    clk_div/counter_reg[1]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  clk_div/pulse_1hz_i_7/O
                         net (fo=1, routed)           1.018     7.565    clk_div/pulse_1hz_i_7_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  clk_div/pulse_1hz_i_2/O
                         net (fo=28, routed)          0.875     8.565    clk_div/pulse_1hz_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  clk_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.689    clk_div/counter[0]_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  clk_div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  clk_div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_div/counter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  clk_div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  clk_div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  clk_div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    clk_div/counter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.916 r  clk_div/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.916    clk_div/counter_reg[20]_i_1_n_5
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514    14.855    clk_div/CLK
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062    15.156    clk_div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 2.039ns (42.994%)  route 2.704ns (57.006%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    clk_div/CLK
    SLICE_X0Y9           FDCE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.423    clk_div/counter_reg[1]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  clk_div/pulse_1hz_i_7/O
                         net (fo=1, routed)           1.018     7.565    clk_div/pulse_1hz_i_7_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  clk_div/pulse_1hz_i_2/O
                         net (fo=28, routed)          0.875     8.565    clk_div/pulse_1hz_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  clk_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.689    clk_div/counter[0]_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  clk_div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  clk_div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_div/counter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  clk_div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  clk_div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  clk_div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    clk_div/counter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.900 r  clk_div/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.900    clk_div/counter_reg[20]_i_1_n_7
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514    14.855    clk_div/CLK
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[20]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062    15.156    clk_div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.036ns (42.958%)  route 2.704ns (57.042%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    clk_div/CLK
    SLICE_X0Y9           FDCE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.423    clk_div/counter_reg[1]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  clk_div/pulse_1hz_i_7/O
                         net (fo=1, routed)           1.018     7.565    clk_div/pulse_1hz_i_7_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  clk_div/pulse_1hz_i_2/O
                         net (fo=28, routed)          0.875     8.565    clk_div/pulse_1hz_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  clk_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.689    clk_div/counter[0]_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  clk_div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  clk_div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_div/counter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  clk_div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  clk_div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.897 r  clk_div/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.897    clk_div/counter_reg[16]_i_1_n_6
    SLICE_X0Y13          FDCE                                         r  clk_div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514    14.855    clk_div/CLK
    SLICE_X0Y13          FDCE                                         r  clk_div/counter_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.062    15.156    clk_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 2.015ns (42.704%)  route 2.704ns (57.296%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    clk_div/CLK
    SLICE_X0Y9           FDCE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.423    clk_div/counter_reg[1]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  clk_div/pulse_1hz_i_7/O
                         net (fo=1, routed)           1.018     7.565    clk_div/pulse_1hz_i_7_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  clk_div/pulse_1hz_i_2/O
                         net (fo=28, routed)          0.875     8.565    clk_div/pulse_1hz_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  clk_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.689    clk_div/counter[0]_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  clk_div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  clk_div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_div/counter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  clk_div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  clk_div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.876 r  clk_div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.876    clk_div/counter_reg[16]_i_1_n_4
    SLICE_X0Y13          FDCE                                         r  clk_div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514    14.855    clk_div/CLK
    SLICE_X0Y13          FDCE                                         r  clk_div/counter_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.062    15.156    clk_div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  5.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.522%)  route 0.143ns (43.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.143     1.760    state[1]
    SLICE_X2Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    next_state__0[2]
    SLICE_X2Y11          FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.121     1.610    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_div/pulse_1hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    clk_div/CLK
    SLICE_X1Y13          FDCE                                         r  clk_div/pulse_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  clk_div/pulse_1hz_reg/Q
                         net (fo=7, routed)           0.131     1.746    pulse_1hz
    SLICE_X2Y13          FDCE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          FDCE (Hold_fdce_C_CE)       -0.016     1.473    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 walk_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            walk_req_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  walk_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  walk_req_reg/Q
                         net (fo=3, routed)           0.179     1.795    clk_div/walk_req_reg_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  clk_div/walk_req_i_1/O
                         net (fo=1, routed)           0.000     1.840    clk_div_n_1
    SLICE_X3Y13          FDCE                                         r  walk_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  walk_req_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.091     1.565    walk_req_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.262%)  route 0.184ns (49.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.184     1.801    state[1]
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    next_state__0[1]
    SLICE_X3Y11          FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.091     1.567    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  timer_reg[0]/Q
                         net (fo=13, routed)          0.203     1.819    timer_reg__0[0]
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    p_0_in[0]
    SLICE_X3Y12          FDCE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  timer_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.091     1.566    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.621%)  route 0.205ns (52.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  timer_reg[0]/Q
                         net (fo=13, routed)          0.205     1.821    timer_reg__0[0]
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.866 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    p_0_in[1]
    SLICE_X3Y12          FDCE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  timer_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.092     1.567    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    clk_div/CLK
    SLICE_X0Y12          FDCE                                         r  clk_div/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  clk_div/counter_reg[15]/Q
                         net (fo=2, routed)           0.172     1.788    clk_div/counter_reg[15]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  clk_div/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.833    clk_div/counter[12]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  clk_div/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    clk_div/counter_reg[12]_i_1_n_4
    SLICE_X0Y12          FDCE                                         r  clk_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_div/CLK
    SLICE_X0Y12          FDCE                                         r  clk_div/counter_reg[15]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    clk_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.476    clk_div/CLK
    SLICE_X0Y11          FDCE                                         r  clk_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  clk_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.789    clk_div/counter_reg[11]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.045     1.834 r  clk_div/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.834    clk_div/counter[8]_i_2_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.897 r  clk_div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    clk_div/counter_reg[8]_i_1_n_4
    SLICE_X0Y11          FDCE                                         r  clk_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     1.991    clk_div/CLK
    SLICE_X0Y11          FDCE                                         r  clk_div/counter_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    clk_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    clk_div/CLK
    SLICE_X0Y13          FDCE                                         r  clk_div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  clk_div/counter_reg[19]/Q
                         net (fo=2, routed)           0.172     1.787    clk_div/counter_reg[19]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  clk_div/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.832    clk_div/counter[16]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  clk_div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    clk_div/counter_reg[16]_i_1_n_4
    SLICE_X0Y13          FDCE                                         r  clk_div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     1.988    clk_div/CLK
    SLICE_X0Y13          FDCE                                         r  clk_div/counter_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    clk_div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    clk_div/CLK
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  clk_div/counter_reg[23]/Q
                         net (fo=2, routed)           0.172     1.787    clk_div/counter_reg[23]
    SLICE_X0Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  clk_div/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.832    clk_div/counter[20]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  clk_div/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    clk_div/counter_reg[20]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     1.988    clk_div/CLK
    SLICE_X0Y14          FDCE                                         r  clk_div/counter_reg[23]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    clk_div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     clk_div/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    clk_div/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    clk_div/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    clk_div/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    clk_div/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    clk_div/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clk_div/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clk_div/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk_div/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk_div/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk_div/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk_div/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    clk_div/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_div/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_div/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_div/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_div/counter_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk_div/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk_div/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clk_div/counter_reg[13]/C



