# LTTS-Mini_project
Applying SDLC on project: Speaker recognition



## Folder structure
| Folder | Description |
| ------ | ----------- |
| `Requirements` | Required understanding of the project |
| `Architecture` | Detailed flow of implementation |
| `Implementation` | Verilog code files |
| `Test plan and output` | Output verification |
| `Others` | Python files used to generate look-up tables in verilog and references |
| `Report` | Detailed description of the project |


### Results
The simple euclidean distance among every test vs trained data is calculated.
![](https://github.com/T-Rahul/LTTS-Mini_project/blob/main/7%20Others/Result.png)
